/* SPDX-License-Identifier: BSD-2-Clause */
//[File]            : wfdma_wrap_csr.h
//[Revision time]   : Fri Oct  4 12:09:39 2024
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2024 Mediatek Incorportion. All rights reserved.
// remove HW description see https://wiki.mediatek.inc/display/WTKB/CODA+HW+description+separation


#ifndef __WFDMA_WRAP_CSR_REGS_H__
#define __WFDMA_WRAP_CSR_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif








#define WFDMA_WRAP_CSR_BASE                                    (0x18027000 + CONN_INFRA_ON_REMAPPING_OFFSET)

#define WFDMA_WRAP_CSR_WFDMA_TOP_CTRL_CR_ADDR                  (WFDMA_WRAP_CSR_BASE + 0x00u) 
#define WFDMA_WRAP_CSR_WFDMA_MBIST_FUSE_CTRL_ADDR              (WFDMA_WRAP_CSR_BASE + 0x4u) 
#define WFDMA_WRAP_CSR_WFDMA_MBIST_PREFUSE_DATA_ADDR           (WFDMA_WRAP_CSR_BASE + 0x8u) 
#define WFDMA_WRAP_CSR_WFDMA_MBIST_FUSE_CTRL1_ADDR             (WFDMA_WRAP_CSR_BASE + 0xCu) 
#define WFDMA_WRAP_CSR_WFDMA_BKRS_RX_PF_PAUSE_EN_ADDR          (WFDMA_WRAP_CSR_BASE + 0x10u) 
#define WFDMA_WRAP_CSR_WFDMA_HW_RST_CTRL_ADDR                  (WFDMA_WRAP_CSR_BASE + 0x20u) 
#define WFDMA_WRAP_CSR_WFDMA_SW_RST_CTRL_ADDR                  (WFDMA_WRAP_CSR_BASE + 0x24u) 
#define WFDMA_WRAP_CSR_WFDMA_PCIE_DLY_RX_SEL_ADDR              (WFDMA_WRAP_CSR_BASE + 0x2Cu) 
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_ADDR                  (WFDMA_WRAP_CSR_BASE + 0x30u) 
#define WFDMA_WRAP_CSR_WED_RING_CONTROL_IDX_ADDR               (WFDMA_WRAP_CSR_BASE + 0x34u) 
#define WFDMA_WRAP_CSR_WFDMA_DBG_SEL_ADDR                      (WFDMA_WRAP_CSR_BASE + 0x40u) 
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_ADDR                     (WFDMA_WRAP_CSR_BASE + 0x44u) 
#define WFDMA_WRAP_CSR_WFDMA_DBG_OUT_ADDR                      (WFDMA_WRAP_CSR_BASE + 0x48u) 
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_ADDR           (WFDMA_WRAP_CSR_BASE + 0x50u) 
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_VIO_ADDR_0_ADDR       (WFDMA_WRAP_CSR_BASE + 0x54u) 
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_VIO_ADDR_1_ADDR       (WFDMA_WRAP_CSR_BASE + 0x58u) 
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_VIO_ID_0_ADDR         (WFDMA_WRAP_CSR_BASE + 0x5Cu) 
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_ADDR           (WFDMA_WRAP_CSR_BASE + 0x60u) 
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_VIO_ADDR_2_ADDR       (WFDMA_WRAP_CSR_BASE + 0x64u) 
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_VIO_ID_1_ADDR         (WFDMA_WRAP_CSR_BASE + 0x68u) 
#define WFDMA_WRAP_CSR_WFDMA_SLPPROT_DBG_0_ADDR                (WFDMA_WRAP_CSR_BASE + 0x70u) 
#define WFDMA_WRAP_CSR_WFDMA_SLPPROT_DBG_1_ADDR                (WFDMA_WRAP_CSR_BASE + 0x74u) 
#define WFDMA_WRAP_CSR_WFDMA_SLPPROT_DBG_2_ADDR                (WFDMA_WRAP_CSR_BASE + 0x78u) 
#define WFDMA_WRAP_CSR_WFDMA_DCM_CTRL_ADDR                     (WFDMA_WRAP_CSR_BASE + 0x80u) 
#define WFDMA_WRAP_CSR_WFDMA_PCIE_RECOG_ADDR                   (WFDMA_WRAP_CSR_BASE + 0x90u) 
#define WFDMA_WRAP_CSR_WFDMA_AXI_CAB_CTRL_ADDR                 (WFDMA_WRAP_CSR_BASE + 0xA0u) 
#define WFDMA_WRAP_CSR_WO_DRV_MDVT_TEST_MODE_ADDR              (WFDMA_WRAP_CSR_BASE + 0xB0u) 
#define WFDMA_WRAP_CSR_WFDMA_MSI_CONFIG0_ADDR                  (WFDMA_WRAP_CSR_BASE + 0xC0u) 
#define WFDMA_WRAP_CSR_WFDMA_MSI_CONFIG1_ADDR                  (WFDMA_WRAP_CSR_BASE + 0xC4u) 
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_0_ADDR                 (WFDMA_WRAP_CSR_BASE + 0xD0u) 
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_1_ADDR                 (WFDMA_WRAP_CSR_BASE + 0xD4u) 
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_2_ADDR                 (WFDMA_WRAP_CSR_BASE + 0xD8u) 
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_3_ADDR                 (WFDMA_WRAP_CSR_BASE + 0xDCu) 
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_0_ADDR                 (WFDMA_WRAP_CSR_BASE + 0xE0u) 
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_1_ADDR                 (WFDMA_WRAP_CSR_BASE + 0xE4u) 
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_2_ADDR                 (WFDMA_WRAP_CSR_BASE + 0xE8u) 
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_3_ADDR                 (WFDMA_WRAP_CSR_BASE + 0xECu) 
#define WFDMA_WRAP_CSR_WFDMA_INT_DBG_0_ADDR                    (WFDMA_WRAP_CSR_BASE + 0xF0u) 
#define WFDMA_WRAP_CSR_WFDMA_INT_DBG_1_ADDR                    (WFDMA_WRAP_CSR_BASE + 0xF4u) 
#define WFDMA_WRAP_CSR_WFDMA_INT_DBG_2_ADDR                    (WFDMA_WRAP_CSR_BASE + 0xF8u) 
#define WFDMA_WRAP_CSR_WFDMA_INT_DBG_3_ADDR                    (WFDMA_WRAP_CSR_BASE + 0xFCu) 
#define WFDMA_WRAP_CSR_WFDMA_MCU_CONFIG_ADDR                   (WFDMA_WRAP_CSR_BASE + 0x100u) 
#define WFDMA_WRAP_CSR_PCIE_TX_INT_SEL_ADDR                    (WFDMA_WRAP_CSR_BASE + 0x110u) 
#define WFDMA_WRAP_CSR_PCIE_RX_INT_SEL_ADDR                    (WFDMA_WRAP_CSR_BASE + 0x118u) 
#define WFDMA_WRAP_CSR_WFDMA_P0_AR_LOCK_CTRL_ADDR              (WFDMA_WRAP_CSR_BASE + 0x120u) 
#define WFDMA_WRAP_CSR_TMBIST_CTRL_0_ADDR                      (WFDMA_WRAP_CSR_BASE + 0x140u) 
#define WFDMA_WRAP_CSR_TMBIST_CTRL_1_ADDR                      (WFDMA_WRAP_CSR_BASE + 0x144u) 
#define WFDMA_WRAP_CSR_TMBIST_CTRL_2_ADDR                      (WFDMA_WRAP_CSR_BASE + 0x148u) 
#define WFDMA_WRAP_CSR_TMBIST_CTRL_3_ADDR                      (WFDMA_WRAP_CSR_BASE + 0x14Cu) 
#define WFDMA_WRAP_CSR_TMBIST_CTRL_4_ADDR                      (WFDMA_WRAP_CSR_BASE + 0x150u) 
#define WFDMA_WRAP_CSR_TMBIST_CTRL_5_ADDR                      (WFDMA_WRAP_CSR_BASE + 0x154u) 
#define WFDMA_WRAP_CSR_TMBIST_CTRL_6_ADDR                      (WFDMA_WRAP_CSR_BASE + 0x158u) 
#define WFDMA_WRAP_CSR_TMBIST_CTRL_7_ADDR                      (WFDMA_WRAP_CSR_BASE + 0x15Cu) 
#define WFDMA_WRAP_CSR_TMBIST_CTRL_8_ADDR                      (WFDMA_WRAP_CSR_BASE + 0x160u) 
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_ADDR                   (WFDMA_WRAP_CSR_BASE + 0x200u) 
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_ADDR                   (WFDMA_WRAP_CSR_BASE + 0x204u) 
#define WFDMA_WRAP_CSR_WED_TX0_CTRL0_ADDR                      (WFDMA_WRAP_CSR_BASE + 0x300u) 
#define WFDMA_WRAP_CSR_WED_TX0_CTRL1_ADDR                      (WFDMA_WRAP_CSR_BASE + 0x304u) 
#define WFDMA_WRAP_CSR_WED_TX0_CTRL2_ADDR                      (WFDMA_WRAP_CSR_BASE + 0x308u) 
#define WFDMA_WRAP_CSR_WED_TX0_STS_ADDR                        (WFDMA_WRAP_CSR_BASE + 0x30Cu) 
#define WFDMA_WRAP_CSR_WED_TX1_CTRL0_ADDR                      (WFDMA_WRAP_CSR_BASE + 0x310u) 
#define WFDMA_WRAP_CSR_WED_TX1_CTRL1_ADDR                      (WFDMA_WRAP_CSR_BASE + 0x314u) 
#define WFDMA_WRAP_CSR_WED_TX1_CTRL2_ADDR                      (WFDMA_WRAP_CSR_BASE + 0x318u) 
#define WFDMA_WRAP_CSR_WED_TX1_STS_ADDR                        (WFDMA_WRAP_CSR_BASE + 0x31Cu) 
#define WFDMA_WRAP_CSR_WED_RX1_CTRL0_ADDR                      (WFDMA_WRAP_CSR_BASE + 0x410u) 
#define WFDMA_WRAP_CSR_WED_RX1_CTRL1_ADDR                      (WFDMA_WRAP_CSR_BASE + 0x414u) 
#define WFDMA_WRAP_CSR_WED_RX1_CTRL2_ADDR                      (WFDMA_WRAP_CSR_BASE + 0x418u) 
#define WFDMA_WRAP_CSR_WED_RX1_STS_ADDR                        (WFDMA_WRAP_CSR_BASE + 0x41Cu) 





#define WFDMA_WRAP_CSR_WFDMA_TOP_CTRL_CR_CONN_HIF_WRAP_CSR_OUT_ADDR WFDMA_WRAP_CSR_WFDMA_TOP_CTRL_CR_ADDR
#define WFDMA_WRAP_CSR_WFDMA_TOP_CTRL_CR_CONN_HIF_WRAP_CSR_OUT_MASK 0x0000FFFFu                
#define WFDMA_WRAP_CSR_WFDMA_TOP_CTRL_CR_CONN_HIF_WRAP_CSR_OUT_SHFT 0u


#define WFDMA_WRAP_CSR_WFDMA_MBIST_FUSE_CTRL_MBIST_PREFUSE_0_ADDR WFDMA_WRAP_CSR_WFDMA_MBIST_FUSE_CTRL_ADDR
#define WFDMA_WRAP_CSR_WFDMA_MBIST_FUSE_CTRL_MBIST_PREFUSE_0_MASK 0x0001FFFEu                
#define WFDMA_WRAP_CSR_WFDMA_MBIST_FUSE_CTRL_MBIST_PREFUSE_0_SHFT 1u
#define WFDMA_WRAP_CSR_WFDMA_MBIST_FUSE_CTRL_MBIST_FUSE_SEL_ADDR WFDMA_WRAP_CSR_WFDMA_MBIST_FUSE_CTRL_ADDR
#define WFDMA_WRAP_CSR_WFDMA_MBIST_FUSE_CTRL_MBIST_FUSE_SEL_MASK 0x00000001u                
#define WFDMA_WRAP_CSR_WFDMA_MBIST_FUSE_CTRL_MBIST_FUSE_SEL_SHFT 0u


#define WFDMA_WRAP_CSR_WFDMA_MBIST_PREFUSE_DATA_MBIST_PREFUSE_DATA_1_ADDR WFDMA_WRAP_CSR_WFDMA_MBIST_PREFUSE_DATA_ADDR
#define WFDMA_WRAP_CSR_WFDMA_MBIST_PREFUSE_DATA_MBIST_PREFUSE_DATA_1_MASK 0xFFFF0000u                
#define WFDMA_WRAP_CSR_WFDMA_MBIST_PREFUSE_DATA_MBIST_PREFUSE_DATA_1_SHFT 16u
#define WFDMA_WRAP_CSR_WFDMA_MBIST_PREFUSE_DATA_MBIST_PREFUSE_DATA_0_ADDR WFDMA_WRAP_CSR_WFDMA_MBIST_PREFUSE_DATA_ADDR
#define WFDMA_WRAP_CSR_WFDMA_MBIST_PREFUSE_DATA_MBIST_PREFUSE_DATA_0_MASK 0x0000FFFFu                
#define WFDMA_WRAP_CSR_WFDMA_MBIST_PREFUSE_DATA_MBIST_PREFUSE_DATA_0_SHFT 0u


#define WFDMA_WRAP_CSR_WFDMA_MBIST_FUSE_CTRL1_MBIST_PREFUSE_1_ADDR WFDMA_WRAP_CSR_WFDMA_MBIST_FUSE_CTRL1_ADDR
#define WFDMA_WRAP_CSR_WFDMA_MBIST_FUSE_CTRL1_MBIST_PREFUSE_1_MASK 0x0001FFFEu                
#define WFDMA_WRAP_CSR_WFDMA_MBIST_FUSE_CTRL1_MBIST_PREFUSE_1_SHFT 1u
#define WFDMA_WRAP_CSR_WFDMA_MBIST_FUSE_CTRL1_MBIST_FUSE_LOAD_SEL_ADDR WFDMA_WRAP_CSR_WFDMA_MBIST_FUSE_CTRL1_ADDR
#define WFDMA_WRAP_CSR_WFDMA_MBIST_FUSE_CTRL1_MBIST_FUSE_LOAD_SEL_MASK 0x00000001u                
#define WFDMA_WRAP_CSR_WFDMA_MBIST_FUSE_CTRL1_MBIST_FUSE_LOAD_SEL_SHFT 0u


#define WFDMA_WRAP_CSR_WFDMA_BKRS_RX_PF_PAUSE_EN_BKRS_RX_PF_PAUSE_EN_ADDR WFDMA_WRAP_CSR_WFDMA_BKRS_RX_PF_PAUSE_EN_ADDR
#define WFDMA_WRAP_CSR_WFDMA_BKRS_RX_PF_PAUSE_EN_BKRS_RX_PF_PAUSE_EN_MASK 0x00000001u                
#define WFDMA_WRAP_CSR_WFDMA_BKRS_RX_PF_PAUSE_EN_BKRS_RX_PF_PAUSE_EN_SHFT 0u


#define WFDMA_WRAP_CSR_WFDMA_HW_RST_CTRL_WFDMA_REG_RST_ADDR    WFDMA_WRAP_CSR_WFDMA_HW_RST_CTRL_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HW_RST_CTRL_WFDMA_REG_RST_MASK    0x00000001u                
#define WFDMA_WRAP_CSR_WFDMA_HW_RST_CTRL_WFDMA_REG_RST_SHFT    0u


#define WFDMA_WRAP_CSR_WFDMA_SW_RST_CTRL_WFDMA_LOGIC_RST_ADDR  WFDMA_WRAP_CSR_WFDMA_SW_RST_CTRL_ADDR
#define WFDMA_WRAP_CSR_WFDMA_SW_RST_CTRL_WFDMA_LOGIC_RST_MASK  0x00000001u                
#define WFDMA_WRAP_CSR_WFDMA_SW_RST_CTRL_WFDMA_LOGIC_RST_SHFT  0u


#define WFDMA_WRAP_CSR_WFDMA_PCIE_DLY_RX_SEL_CSR_PCIE_DLY_RX_SEL_3_ADDR WFDMA_WRAP_CSR_WFDMA_PCIE_DLY_RX_SEL_ADDR
#define WFDMA_WRAP_CSR_WFDMA_PCIE_DLY_RX_SEL_CSR_PCIE_DLY_RX_SEL_3_MASK 0x0000F000u                
#define WFDMA_WRAP_CSR_WFDMA_PCIE_DLY_RX_SEL_CSR_PCIE_DLY_RX_SEL_3_SHFT 12u
#define WFDMA_WRAP_CSR_WFDMA_PCIE_DLY_RX_SEL_CSR_PCIE_DLY_RX_SEL_2_ADDR WFDMA_WRAP_CSR_WFDMA_PCIE_DLY_RX_SEL_ADDR
#define WFDMA_WRAP_CSR_WFDMA_PCIE_DLY_RX_SEL_CSR_PCIE_DLY_RX_SEL_2_MASK 0x00000F00u                
#define WFDMA_WRAP_CSR_WFDMA_PCIE_DLY_RX_SEL_CSR_PCIE_DLY_RX_SEL_2_SHFT 8u
#define WFDMA_WRAP_CSR_WFDMA_PCIE_DLY_RX_SEL_CSR_PCIE_DLY_RX_SEL_1_ADDR WFDMA_WRAP_CSR_WFDMA_PCIE_DLY_RX_SEL_ADDR
#define WFDMA_WRAP_CSR_WFDMA_PCIE_DLY_RX_SEL_CSR_PCIE_DLY_RX_SEL_1_MASK 0x000000F0u                
#define WFDMA_WRAP_CSR_WFDMA_PCIE_DLY_RX_SEL_CSR_PCIE_DLY_RX_SEL_1_SHFT 4u
#define WFDMA_WRAP_CSR_WFDMA_PCIE_DLY_RX_SEL_CSR_PCIE_DLY_RX_SEL_0_ADDR WFDMA_WRAP_CSR_WFDMA_PCIE_DLY_RX_SEL_ADDR
#define WFDMA_WRAP_CSR_WFDMA_PCIE_DLY_RX_SEL_CSR_PCIE_DLY_RX_SEL_0_MASK 0x0000000Fu                
#define WFDMA_WRAP_CSR_WFDMA_PCIE_DLY_RX_SEL_CSR_PCIE_DLY_RX_SEL_0_SHFT 0u


#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_TXD_FORMAT_EXT_48BIT_ADDR WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_TXD_FORMAT_EXT_48BIT_MASK 0x04000000u                
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_TXD_FORMAT_EXT_48BIT_SHFT 26u
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_TXD_FORMAT_EXT_36BIT_ADDR WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_TXD_FORMAT_EXT_36BIT_MASK 0x02000000u                
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_TXD_FORMAT_EXT_36BIT_SHFT 25u
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_BN2_PCIE_SEL_ADDR     WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_BN2_PCIE_SEL_MASK     0x00400000u                
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_BN2_PCIE_SEL_SHFT     22u
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_BN1_PCIE_SEL_ADDR     WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_BN1_PCIE_SEL_MASK     0x00200000u                
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_BN1_PCIE_SEL_SHFT     21u
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_BN0_PCIE_SEL_ADDR     WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_BN0_PCIE_SEL_MASK     0x00100000u                
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_BN0_PCIE_SEL_SHFT     20u
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_CSR_P1_AXI_AON_HALT_EN_ADDR WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_CSR_P1_AXI_AON_HALT_EN_MASK 0x00001000u                
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_CSR_P1_AXI_AON_HALT_EN_SHFT 12u
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_CSR_M0_AXI_AON_HALT_EN_ADDR WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_CSR_M0_AXI_AON_HALT_EN_MASK 0x00000800u                
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_CSR_M0_AXI_AON_HALT_EN_SHFT 11u
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_CSR_P0_AXI_AON_HALT_EN_ADDR WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_CSR_P0_AXI_AON_HALT_EN_MASK 0x00000400u                
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_CSR_P0_AXI_AON_HALT_EN_SHFT 10u
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_DRV_CR_DBG_EN_ADDR    WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_DRV_CR_DBG_EN_MASK    0x00000200u                
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_DRV_CR_DBG_EN_SHFT    9u
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_PCIE_DLY_RX_INT_EN_ADDR WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_PCIE_DLY_RX_INT_EN_MASK 0x00000100u                
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_PCIE_DLY_RX_INT_EN_SHFT 8u
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_HIF_USB_SDIO_MODE_ADDR WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_HIF_USB_SDIO_MODE_MASK 0x00000008u                
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_HIF_USB_SDIO_MODE_SHFT 3u
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_WFDMA_LOOPBACK_TEST_MODE_ADDR WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_WFDMA_LOOPBACK_TEST_MODE_MASK 0x00000004u                
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_WFDMA_LOOPBACK_TEST_MODE_SHFT 2u
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_HOST_WED_EN_ADDR      WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_HOST_WED_EN_MASK      0x00000002u                
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_HOST_WED_EN_SHFT      1u
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_PDMA_PER_BAND_ADDR    WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_PDMA_PER_BAND_MASK    0x00000001u                
#define WFDMA_WRAP_CSR_WFDMA_HOST_CONFIG_PDMA_PER_BAND_SHFT    0u


#define WFDMA_WRAP_CSR_WED_RING_CONTROL_IDX_WED_RX_RING1_CONTROL_IDX_ADDR WFDMA_WRAP_CSR_WED_RING_CONTROL_IDX_ADDR
#define WFDMA_WRAP_CSR_WED_RING_CONTROL_IDX_WED_RX_RING1_CONTROL_IDX_MASK 0x000F0000u                
#define WFDMA_WRAP_CSR_WED_RING_CONTROL_IDX_WED_RX_RING1_CONTROL_IDX_SHFT 16u
#define WFDMA_WRAP_CSR_WED_RING_CONTROL_IDX_WED_TX_RING1_CONTROL_IDX_ADDR WFDMA_WRAP_CSR_WED_RING_CONTROL_IDX_ADDR
#define WFDMA_WRAP_CSR_WED_RING_CONTROL_IDX_WED_TX_RING1_CONTROL_IDX_MASK 0x00001F00u                
#define WFDMA_WRAP_CSR_WED_RING_CONTROL_IDX_WED_TX_RING1_CONTROL_IDX_SHFT 8u
#define WFDMA_WRAP_CSR_WED_RING_CONTROL_IDX_WED_TX_RING0_CONTROL_IDX_ADDR WFDMA_WRAP_CSR_WED_RING_CONTROL_IDX_ADDR
#define WFDMA_WRAP_CSR_WED_RING_CONTROL_IDX_WED_TX_RING0_CONTROL_IDX_MASK 0x0000001Fu                
#define WFDMA_WRAP_CSR_WED_RING_CONTROL_IDX_WED_TX_RING0_CONTROL_IDX_SHFT 0u


#define WFDMA_WRAP_CSR_WFDMA_DBG_SEL_DEBUG_EN_ADDR             WFDMA_WRAP_CSR_WFDMA_DBG_SEL_ADDR
#define WFDMA_WRAP_CSR_WFDMA_DBG_SEL_DEBUG_EN_MASK             0x00000010u                
#define WFDMA_WRAP_CSR_WFDMA_DBG_SEL_DEBUG_EN_SHFT             4u
#define WFDMA_WRAP_CSR_WFDMA_DBG_SEL_DEBUG_SEL_ADDR            WFDMA_WRAP_CSR_WFDMA_DBG_SEL_ADDR
#define WFDMA_WRAP_CSR_WFDMA_DBG_SEL_DEBUG_SEL_MASK            0x00000007u                
#define WFDMA_WRAP_CSR_WFDMA_DBG_SEL_DEBUG_SEL_SHFT            0u


#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_CFET_OSC_EN_ADDR         WFDMA_WRAP_CSR_WFDMA_HIF_MISC_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_CFET_OSC_EN_MASK         0x80000000u                
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_CFET_OSC_EN_SHFT         31u
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P1_TRINFO_OSC_EN_ADDR    WFDMA_WRAP_CSR_WFDMA_HIF_MISC_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P1_TRINFO_OSC_EN_MASK    0x40000000u                
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P1_TRINFO_OSC_EN_SHFT    30u
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P0_TRINFO_OSC_EN_ADDR    WFDMA_WRAP_CSR_WFDMA_HIF_MISC_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P0_TRINFO_OSC_EN_MASK    0x20000000u                
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P0_TRINFO_OSC_EN_SHFT    29u
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P1_WFDMA_OSC_EN_ADDR     WFDMA_WRAP_CSR_WFDMA_HIF_MISC_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P1_WFDMA_OSC_EN_MASK     0x10000000u                
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P1_WFDMA_OSC_EN_SHFT     28u
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_M0_WFDMA_OSC_EN_ADDR     WFDMA_WRAP_CSR_WFDMA_HIF_MISC_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_M0_WFDMA_OSC_EN_MASK     0x08000000u                
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_M0_WFDMA_OSC_EN_SHFT     27u
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P0_WFDMA_OSC_EN_ADDR     WFDMA_WRAP_CSR_WFDMA_HIF_MISC_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P0_WFDMA_OSC_EN_MASK     0x04000000u                
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P0_WFDMA_OSC_EN_SHFT     26u
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P1_TRINO_BUSY_ADDR       WFDMA_WRAP_CSR_WFDMA_HIF_MISC_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P1_TRINO_BUSY_MASK       0x02000000u                
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P1_TRINO_BUSY_SHFT       25u
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P1_TRINFO_CLK_EN_ADDR    WFDMA_WRAP_CSR_WFDMA_HIF_MISC_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P1_TRINFO_CLK_EN_MASK    0x01000000u                
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P1_TRINFO_CLK_EN_SHFT    24u
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P0_TRINFO_BUSY_ADDR      WFDMA_WRAP_CSR_WFDMA_HIF_MISC_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P0_TRINFO_BUSY_MASK      0x00800000u                
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P0_TRINFO_BUSY_SHFT      23u
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P0_TRINFO_CLK_EN_ADDR    WFDMA_WRAP_CSR_WFDMA_HIF_MISC_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P0_TRINFO_CLK_EN_MASK    0x00400000u                
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P0_TRINFO_CLK_EN_SHFT    22u
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P1_WFDMA_BUSY_ADDR       WFDMA_WRAP_CSR_WFDMA_HIF_MISC_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P1_WFDMA_BUSY_MASK       0x00200000u                
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P1_WFDMA_BUSY_SHFT       21u
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P1_WFDMA_CLK_EN_ADDR     WFDMA_WRAP_CSR_WFDMA_HIF_MISC_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P1_WFDMA_CLK_EN_MASK     0x00100000u                
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P1_WFDMA_CLK_EN_SHFT     20u
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_M0_WFDMA_BUSY_ADDR       WFDMA_WRAP_CSR_WFDMA_HIF_MISC_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_M0_WFDMA_BUSY_MASK       0x00080000u                
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_M0_WFDMA_BUSY_SHFT       19u
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_M0_WFDMA_CLK_EN_ADDR     WFDMA_WRAP_CSR_WFDMA_HIF_MISC_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_M0_WFDMA_CLK_EN_MASK     0x00040000u                
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_M0_WFDMA_CLK_EN_SHFT     18u
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P0_WFDMA_BUSY_ADDR       WFDMA_WRAP_CSR_WFDMA_HIF_MISC_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P0_WFDMA_BUSY_MASK       0x00020000u                
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P0_WFDMA_BUSY_SHFT       17u
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P0_WFDMA_CLK_EN_ADDR     WFDMA_WRAP_CSR_WFDMA_HIF_MISC_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P0_WFDMA_CLK_EN_MASK     0x00010000u                
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_P0_WFDMA_CLK_EN_SHFT     16u
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_INT_APB_BUSY_ADDR        WFDMA_WRAP_CSR_WFDMA_HIF_MISC_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_INT_APB_BUSY_MASK        0x00002000u                
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_INT_APB_BUSY_SHFT        13u
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_EXT_APB_BUSY_ADDR        WFDMA_WRAP_CSR_WFDMA_HIF_MISC_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_EXT_APB_BUSY_MASK        0x00001000u                
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_EXT_APB_BUSY_SHFT        12u
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_CSR_WFDMA_EARLY_BUSY_ADDR WFDMA_WRAP_CSR_WFDMA_HIF_MISC_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_CSR_WFDMA_EARLY_BUSY_MASK 0x00000800u                
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_CSR_WFDMA_EARLY_BUSY_SHFT 11u
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_CSR_WFDMA_KEEP_UMAC_ON_ADDR WFDMA_WRAP_CSR_WFDMA_HIF_MISC_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_CSR_WFDMA_KEEP_UMAC_ON_MASK 0x00000400u                
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_CSR_WFDMA_KEEP_UMAC_ON_SHFT 10u
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_CSR_WFDMA_KEEP_ISHIGH_SPEED_ADDR WFDMA_WRAP_CSR_WFDMA_HIF_MISC_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_CSR_WFDMA_KEEP_ISHIGH_SPEED_MASK 0x00000200u                
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_CSR_WFDMA_KEEP_ISHIGH_SPEED_SHFT 9u
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_CSR_WFDMA_DISABLE_LOG_CK_GATE_ADDR WFDMA_WRAP_CSR_WFDMA_HIF_MISC_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_CSR_WFDMA_DISABLE_LOG_CK_GATE_MASK 0x00000100u                
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_CSR_WFDMA_DISABLE_LOG_CK_GATE_SHFT 8u
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_WFDMA_HOST_AXI_BUSY_ADDR WFDMA_WRAP_CSR_WFDMA_HIF_MISC_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_WFDMA_HOST_AXI_BUSY_MASK 0x00000080u                
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_WFDMA_HOST_AXI_BUSY_SHFT 7u
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_WFDMA_OSC_EN_ADDR        WFDMA_WRAP_CSR_WFDMA_HIF_MISC_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_WFDMA_OSC_EN_MASK        0x00000040u                
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_WFDMA_OSC_EN_SHFT        6u
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_WFDMA_L1_DCM_BUSY_ADDR   WFDMA_WRAP_CSR_WFDMA_HIF_MISC_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_WFDMA_L1_DCM_BUSY_MASK   0x00000020u                
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_WFDMA_L1_DCM_BUSY_SHFT   5u
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_WFDMA_LOG_CK_EN_ADDR     WFDMA_WRAP_CSR_WFDMA_HIF_MISC_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_WFDMA_LOG_CK_EN_MASK     0x00000010u                
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_WFDMA_LOG_CK_EN_SHFT     4u
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_MCU_BUSY_ADDR            WFDMA_WRAP_CSR_WFDMA_HIF_MISC_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_MCU_BUSY_MASK            0x00000002u                
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_MCU_BUSY_SHFT            1u
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_HIF_BUSY_ADDR            WFDMA_WRAP_CSR_WFDMA_HIF_MISC_ADDR
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_HIF_BUSY_MASK            0x00000001u                
#define WFDMA_WRAP_CSR_WFDMA_HIF_MISC_HIF_BUSY_SHFT            0u


#define WFDMA_WRAP_CSR_WFDMA_DBG_OUT_WFDMA_DBG_OUT_ADDR        WFDMA_WRAP_CSR_WFDMA_DBG_OUT_ADDR
#define WFDMA_WRAP_CSR_WFDMA_DBG_OUT_WFDMA_DBG_OUT_MASK        0xFFFFFFFFu                
#define WFDMA_WRAP_CSR_WFDMA_DBG_OUT_WFDMA_DBG_OUT_SHFT        0u


#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P1_AXI_IDLE_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P1_AXI_IDLE_MASK 0x80000000u                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P1_AXI_IDLE_SHFT 31u
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P1_AXI_FORCE_WLAST_HIGH_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P1_AXI_FORCE_WLAST_HIGH_MASK 0x40000000u                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P1_AXI_FORCE_WLAST_HIGH_SHFT 30u
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P1_AXI_FORCE_WVALID_HIGH_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P1_AXI_FORCE_WVALID_HIGH_MASK 0x20000000u                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P1_AXI_FORCE_WVALID_HIGH_SHFT 29u
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P1_AXI_FORCE_RREADY_HIGH_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P1_AXI_FORCE_RREADY_HIGH_MASK 0x10000000u                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P1_AXI_FORCE_RREADY_HIGH_SHFT 28u
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P1_AXI_SLPPROT_VIO_WR_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P1_AXI_SLPPROT_VIO_WR_MASK 0x00200000u                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P1_AXI_SLPPROT_VIO_WR_SHFT 21u
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P1_AXI_SLPPROT_VIO_RD_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P1_AXI_SLPPROT_VIO_RD_MASK 0x00100000u                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P1_AXI_SLPPROT_VIO_RD_SHFT 20u
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P1_AXI_SLPPROT_ERR_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P1_AXI_SLPPROT_ERR_MASK 0x00080000u                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P1_AXI_SLPPROT_ERR_SHFT 19u
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P1_AXI_SLPPROT_IDLE_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P1_AXI_SLPPROT_IDLE_MASK 0x00040000u                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P1_AXI_SLPPROT_IDLE_SHFT 18u
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P1_AXI_SLPPROT_RDY_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P1_AXI_SLPPROT_RDY_MASK 0x00020000u                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P1_AXI_SLPPROT_RDY_SHFT 17u
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P1_AXI_SLPPROT_EN_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P1_AXI_SLPPROT_EN_MASK 0x00010000u                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P1_AXI_SLPPROT_EN_SHFT 16u
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P0_AXI_IDLE_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P0_AXI_IDLE_MASK 0x00008000u                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P0_AXI_IDLE_SHFT 15u
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P0_AXI_FORCE_WLAST_HIGH_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P0_AXI_FORCE_WLAST_HIGH_MASK 0x00004000u                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P0_AXI_FORCE_WLAST_HIGH_SHFT 14u
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P0_AXI_FORCE_WVALID_HIGH_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P0_AXI_FORCE_WVALID_HIGH_MASK 0x00002000u                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P0_AXI_FORCE_WVALID_HIGH_SHFT 13u
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P0_AXI_FORCE_RREADY_HIGH_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P0_AXI_FORCE_RREADY_HIGH_MASK 0x00001000u                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P0_AXI_FORCE_RREADY_HIGH_SHFT 12u
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P0_AXI_SLPPROT_VIO_WR_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P0_AXI_SLPPROT_VIO_WR_MASK 0x00000020u                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P0_AXI_SLPPROT_VIO_WR_SHFT 5u
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P0_AXI_SLPPROT_VIO_RD_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P0_AXI_SLPPROT_VIO_RD_MASK 0x00000010u                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P0_AXI_SLPPROT_VIO_RD_SHFT 4u
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P0_AXI_SLPPROT_ERR_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P0_AXI_SLPPROT_ERR_MASK 0x00000008u                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P0_AXI_SLPPROT_ERR_SHFT 3u
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P0_AXI_SLPPROT_IDLE_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P0_AXI_SLPPROT_IDLE_MASK 0x00000004u                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P0_AXI_SLPPROT_IDLE_SHFT 2u
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P0_AXI_SLPPROT_RDY_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P0_AXI_SLPPROT_RDY_MASK 0x00000002u                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P0_AXI_SLPPROT_RDY_SHFT 1u
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P0_AXI_SLPPROT_EN_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P0_AXI_SLPPROT_EN_MASK 0x00000001u                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_0_P0_AXI_SLPPROT_EN_SHFT 0u


#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_VIO_ADDR_0_P0_AXI_SLPPROT_VIO_ADDR_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_VIO_ADDR_0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_VIO_ADDR_0_P0_AXI_SLPPROT_VIO_ADDR_MASK 0xFFFFFFFFu                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_VIO_ADDR_0_P0_AXI_SLPPROT_VIO_ADDR_SHFT 0u


#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_VIO_ADDR_1_P1_AXI_SLPPROT_VIO_ADDR_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_VIO_ADDR_1_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_VIO_ADDR_1_P1_AXI_SLPPROT_VIO_ADDR_MASK 0xFFFFFFFFu                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_VIO_ADDR_1_P1_AXI_SLPPROT_VIO_ADDR_SHFT 0u


#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_VIO_ID_0_P1_AXI_SLPPROT_VIO_ID_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_VIO_ID_0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_VIO_ID_0_P1_AXI_SLPPROT_VIO_ID_MASK 0x00003F00u                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_VIO_ID_0_P1_AXI_SLPPROT_VIO_ID_SHFT 8u
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_VIO_ID_0_P0_AXI_SLPPROT_VIO_ID_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_VIO_ID_0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_VIO_ID_0_P0_AXI_SLPPROT_VIO_ID_MASK 0x0000003Fu                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_VIO_ID_0_P0_AXI_SLPPROT_VIO_ID_SHFT 0u


#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_M0_AXI_IDLE_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_M0_AXI_IDLE_MASK 0x00008000u                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_M0_AXI_IDLE_SHFT 15u
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_M0_AXI_FORCE_WLAST_HIGH_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_M0_AXI_FORCE_WLAST_HIGH_MASK 0x00004000u                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_M0_AXI_FORCE_WLAST_HIGH_SHFT 14u
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_M0_AXI_FORCE_WVALID_HIGH_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_M0_AXI_FORCE_WVALID_HIGH_MASK 0x00002000u                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_M0_AXI_FORCE_WVALID_HIGH_SHFT 13u
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_M0_AXI_FORCE_RREADY_HIGH_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_M0_AXI_FORCE_RREADY_HIGH_MASK 0x00001000u                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_M0_AXI_FORCE_RREADY_HIGH_SHFT 12u
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_M0_AXI_SLPPROT_VIO_WR_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_M0_AXI_SLPPROT_VIO_WR_MASK 0x00000020u                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_M0_AXI_SLPPROT_VIO_WR_SHFT 5u
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_M0_AXI_SLPPROT_VIO_RD_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_M0_AXI_SLPPROT_VIO_RD_MASK 0x00000010u                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_M0_AXI_SLPPROT_VIO_RD_SHFT 4u
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_M0_AXI_SLPPROT_ERR_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_M0_AXI_SLPPROT_ERR_MASK 0x00000008u                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_M0_AXI_SLPPROT_ERR_SHFT 3u
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_M0_AXI_SLPPROT_IDLE_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_M0_AXI_SLPPROT_IDLE_MASK 0x00000004u                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_M0_AXI_SLPPROT_IDLE_SHFT 2u
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_M0_AXI_SLPPROT_RDY_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_M0_AXI_SLPPROT_RDY_MASK 0x00000002u                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_M0_AXI_SLPPROT_RDY_SHFT 1u
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_M0_AXI_SLPPROT_EN_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_M0_AXI_SLPPROT_EN_MASK 0x00000001u                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_CTRL_1_M0_AXI_SLPPROT_EN_SHFT 0u


#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_VIO_ADDR_2_M0_AXI_SLPPROT_VIO_ADDR_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_VIO_ADDR_2_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_VIO_ADDR_2_M0_AXI_SLPPROT_VIO_ADDR_MASK 0xFFFFFFFFu                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_VIO_ADDR_2_M0_AXI_SLPPROT_VIO_ADDR_SHFT 0u


#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_VIO_ID_1_M0_AXI_SLPPROT_VIO_ID_ADDR WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_VIO_ID_1_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_VIO_ID_1_M0_AXI_SLPPROT_VIO_ID_MASK 0x000000FFu                
#define WFDMA_WRAP_CSR_WFDMA_AXI_SLPPROT_VIO_ID_1_M0_AXI_SLPPROT_VIO_ID_SHFT 0u


#define WFDMA_WRAP_CSR_WFDMA_SLPPROT_DBG_0_WFDMA_SLPPROT_DBG_ADDR WFDMA_WRAP_CSR_WFDMA_SLPPROT_DBG_0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_SLPPROT_DBG_0_WFDMA_SLPPROT_DBG_MASK 0xFFFFFFFFu                
#define WFDMA_WRAP_CSR_WFDMA_SLPPROT_DBG_0_WFDMA_SLPPROT_DBG_SHFT 0u


#define WFDMA_WRAP_CSR_WFDMA_SLPPROT_DBG_1_WFDMA_SLPPROT_DBG_ADDR WFDMA_WRAP_CSR_WFDMA_SLPPROT_DBG_1_ADDR
#define WFDMA_WRAP_CSR_WFDMA_SLPPROT_DBG_1_WFDMA_SLPPROT_DBG_MASK 0xFFFFFFFFu                
#define WFDMA_WRAP_CSR_WFDMA_SLPPROT_DBG_1_WFDMA_SLPPROT_DBG_SHFT 0u


#define WFDMA_WRAP_CSR_WFDMA_SLPPROT_DBG_2_WFDMA_SLPPROT_DBG_ADDR WFDMA_WRAP_CSR_WFDMA_SLPPROT_DBG_2_ADDR
#define WFDMA_WRAP_CSR_WFDMA_SLPPROT_DBG_2_WFDMA_SLPPROT_DBG_MASK 0xFFFFFFFFu                
#define WFDMA_WRAP_CSR_WFDMA_SLPPROT_DBG_2_WFDMA_SLPPROT_DBG_SHFT 0u


#define WFDMA_WRAP_CSR_WFDMA_DCM_CTRL_PSEL_BUSY_CNT_UNIT_ADDR  WFDMA_WRAP_CSR_WFDMA_DCM_CTRL_ADDR
#define WFDMA_WRAP_CSR_WFDMA_DCM_CTRL_PSEL_BUSY_CNT_UNIT_MASK  0x00002000u                
#define WFDMA_WRAP_CSR_WFDMA_DCM_CTRL_PSEL_BUSY_CNT_UNIT_SHFT  13u
#define WFDMA_WRAP_CSR_WFDMA_DCM_CTRL_PSEL_BUSY_CNT_ADDR       WFDMA_WRAP_CSR_WFDMA_DCM_CTRL_ADDR
#define WFDMA_WRAP_CSR_WFDMA_DCM_CTRL_PSEL_BUSY_CNT_MASK       0x00001FE0u                
#define WFDMA_WRAP_CSR_WFDMA_DCM_CTRL_PSEL_BUSY_CNT_SHFT       5u
#define WFDMA_WRAP_CSR_WFDMA_DCM_CTRL_DCM_CTRL_BUS_ADDR        WFDMA_WRAP_CSR_WFDMA_DCM_CTRL_ADDR
#define WFDMA_WRAP_CSR_WFDMA_DCM_CTRL_DCM_CTRL_BUS_MASK        0x00000008u                
#define WFDMA_WRAP_CSR_WFDMA_DCM_CTRL_DCM_CTRL_BUS_SHFT        3u
#define WFDMA_WRAP_CSR_WFDMA_DCM_CTRL_DCM_CTRL_CR_ADDR         WFDMA_WRAP_CSR_WFDMA_DCM_CTRL_ADDR
#define WFDMA_WRAP_CSR_WFDMA_DCM_CTRL_DCM_CTRL_CR_MASK         0x00000001u                
#define WFDMA_WRAP_CSR_WFDMA_DCM_CTRL_DCM_CTRL_CR_SHFT         0u


#define WFDMA_WRAP_CSR_WFDMA_PCIE_RECOG_PCIE_RECOG_SEM_ADDR    WFDMA_WRAP_CSR_WFDMA_PCIE_RECOG_ADDR
#define WFDMA_WRAP_CSR_WFDMA_PCIE_RECOG_PCIE_RECOG_SEM_MASK    0x80000000u                
#define WFDMA_WRAP_CSR_WFDMA_PCIE_RECOG_PCIE_RECOG_SEM_SHFT    31u
#define WFDMA_WRAP_CSR_WFDMA_PCIE_RECOG_PCIE_RECOG_ID_ADDR     WFDMA_WRAP_CSR_WFDMA_PCIE_RECOG_ADDR
#define WFDMA_WRAP_CSR_WFDMA_PCIE_RECOG_PCIE_RECOG_ID_MASK     0x7FFFFFFFu                
#define WFDMA_WRAP_CSR_WFDMA_PCIE_RECOG_PCIE_RECOG_ID_SHFT     0u


#define WFDMA_WRAP_CSR_WFDMA_AXI_CAB_CTRL_AXI_CAB_W_BUSY_ADDR  WFDMA_WRAP_CSR_WFDMA_AXI_CAB_CTRL_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_CAB_CTRL_AXI_CAB_W_BUSY_MASK  0x00000004u                
#define WFDMA_WRAP_CSR_WFDMA_AXI_CAB_CTRL_AXI_CAB_W_BUSY_SHFT  2u
#define WFDMA_WRAP_CSR_WFDMA_AXI_CAB_CTRL_AXI_CAB_R_BUSY_ADDR  WFDMA_WRAP_CSR_WFDMA_AXI_CAB_CTRL_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_CAB_CTRL_AXI_CAB_R_BUSY_MASK  0x00000002u                
#define WFDMA_WRAP_CSR_WFDMA_AXI_CAB_CTRL_AXI_CAB_R_BUSY_SHFT  1u
#define WFDMA_WRAP_CSR_WFDMA_AXI_CAB_CTRL_AXI_CAB_IDLE_ADDR    WFDMA_WRAP_CSR_WFDMA_AXI_CAB_CTRL_ADDR
#define WFDMA_WRAP_CSR_WFDMA_AXI_CAB_CTRL_AXI_CAB_IDLE_MASK    0x00000001u                
#define WFDMA_WRAP_CSR_WFDMA_AXI_CAB_CTRL_AXI_CAB_IDLE_SHFT    0u


#define WFDMA_WRAP_CSR_WO_DRV_MDVT_TEST_MODE_WO_DRV_MDVT_ADDR_RNG_ADDR WFDMA_WRAP_CSR_WO_DRV_MDVT_TEST_MODE_ADDR
#define WFDMA_WRAP_CSR_WO_DRV_MDVT_TEST_MODE_WO_DRV_MDVT_ADDR_RNG_MASK 0xFFFF0000u                
#define WFDMA_WRAP_CSR_WO_DRV_MDVT_TEST_MODE_WO_DRV_MDVT_ADDR_RNG_SHFT 16u
#define WFDMA_WRAP_CSR_WO_DRV_MDVT_TEST_MODE_WO_DRV_MDVT_TEST_MODE_ADDR WFDMA_WRAP_CSR_WO_DRV_MDVT_TEST_MODE_ADDR
#define WFDMA_WRAP_CSR_WO_DRV_MDVT_TEST_MODE_WO_DRV_MDVT_TEST_MODE_MASK 0x00000001u                
#define WFDMA_WRAP_CSR_WO_DRV_MDVT_TEST_MODE_WO_DRV_MDVT_TEST_MODE_SHFT 0u


#define WFDMA_WRAP_CSR_WFDMA_MSI_CONFIG0_PCIE1_MSI_ACK_MODE_ADDR WFDMA_WRAP_CSR_WFDMA_MSI_CONFIG0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_MSI_CONFIG0_PCIE1_MSI_ACK_MODE_MASK 0xFFFF0000u                
#define WFDMA_WRAP_CSR_WFDMA_MSI_CONFIG0_PCIE1_MSI_ACK_MODE_SHFT 16u
#define WFDMA_WRAP_CSR_WFDMA_MSI_CONFIG0_PCIE0_MSI_ACK_MODE_ADDR WFDMA_WRAP_CSR_WFDMA_MSI_CONFIG0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_MSI_CONFIG0_PCIE0_MSI_ACK_MODE_MASK 0x0000FFFFu                
#define WFDMA_WRAP_CSR_WFDMA_MSI_CONFIG0_PCIE0_MSI_ACK_MODE_SHFT 0u


#define WFDMA_WRAP_CSR_WFDMA_MSI_CONFIG1_MD_MSI_EXIST_ADDR     WFDMA_WRAP_CSR_WFDMA_MSI_CONFIG1_ADDR
#define WFDMA_WRAP_CSR_WFDMA_MSI_CONFIG1_MD_MSI_EXIST_MASK     0x02000000u                
#define WFDMA_WRAP_CSR_WFDMA_MSI_CONFIG1_MD_MSI_EXIST_SHFT     25u
#define WFDMA_WRAP_CSR_WFDMA_MSI_CONFIG1_MSI_DEASSERT_TMR_EN_ADDR WFDMA_WRAP_CSR_WFDMA_MSI_CONFIG1_ADDR
#define WFDMA_WRAP_CSR_WFDMA_MSI_CONFIG1_MSI_DEASSERT_TMR_EN_MASK 0x01000000u                
#define WFDMA_WRAP_CSR_WFDMA_MSI_CONFIG1_MSI_DEASSERT_TMR_EN_SHFT 24u
#define WFDMA_WRAP_CSR_WFDMA_MSI_CONFIG1_MSI_DEASSERT_TMR_TICKS_ADDR WFDMA_WRAP_CSR_WFDMA_MSI_CONFIG1_ADDR
#define WFDMA_WRAP_CSR_WFDMA_MSI_CONFIG1_MSI_DEASSERT_TMR_TICKS_MASK 0x00FF0000u                
#define WFDMA_WRAP_CSR_WFDMA_MSI_CONFIG1_MSI_DEASSERT_TMR_TICKS_SHFT 16u
#define WFDMA_WRAP_CSR_WFDMA_MSI_CONFIG1_TRINFO_DONE_ACK_TICKS_ADDR WFDMA_WRAP_CSR_WFDMA_MSI_CONFIG1_ADDR
#define WFDMA_WRAP_CSR_WFDMA_MSI_CONFIG1_TRINFO_DONE_ACK_TICKS_MASK 0x0000000Fu                
#define WFDMA_WRAP_CSR_WFDMA_MSI_CONFIG1_TRINFO_DONE_ACK_TICKS_SHFT 0u


#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_0_P0_MSI_CFG_3_ADDR    WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_0_P0_MSI_CFG_3_MASK    0xFF000000u                
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_0_P0_MSI_CFG_3_SHFT    24u
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_0_P0_MSI_CFG_2_ADDR    WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_0_P0_MSI_CFG_2_MASK    0x00FF0000u                
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_0_P0_MSI_CFG_2_SHFT    16u
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_0_P0_MSI_CFG_1_ADDR    WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_0_P0_MSI_CFG_1_MASK    0x0000FF00u                
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_0_P0_MSI_CFG_1_SHFT    8u
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_0_P0_MSI_CFG_0_ADDR    WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_0_P0_MSI_CFG_0_MASK    0x000000FFu                
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_0_P0_MSI_CFG_0_SHFT    0u


#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_1_P0_MSI_CFG_7_ADDR    WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_1_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_1_P0_MSI_CFG_7_MASK    0xFF000000u                
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_1_P0_MSI_CFG_7_SHFT    24u
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_1_P0_MSI_CFG_6_ADDR    WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_1_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_1_P0_MSI_CFG_6_MASK    0x00FF0000u                
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_1_P0_MSI_CFG_6_SHFT    16u
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_1_P0_MSI_CFG_5_ADDR    WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_1_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_1_P0_MSI_CFG_5_MASK    0x0000FF00u                
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_1_P0_MSI_CFG_5_SHFT    8u
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_1_P0_MSI_CFG_4_ADDR    WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_1_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_1_P0_MSI_CFG_4_MASK    0x000000FFu                
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_1_P0_MSI_CFG_4_SHFT    0u


#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_2_P0_MSI_CFG_11_ADDR   WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_2_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_2_P0_MSI_CFG_11_MASK   0xFF000000u                
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_2_P0_MSI_CFG_11_SHFT   24u
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_2_P0_MSI_CFG_10_ADDR   WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_2_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_2_P0_MSI_CFG_10_MASK   0x00FF0000u                
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_2_P0_MSI_CFG_10_SHFT   16u
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_2_P0_MSI_CFG_9_ADDR    WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_2_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_2_P0_MSI_CFG_9_MASK    0x0000FF00u                
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_2_P0_MSI_CFG_9_SHFT    8u
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_2_P0_MSI_CFG_8_ADDR    WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_2_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_2_P0_MSI_CFG_8_MASK    0x000000FFu                
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_2_P0_MSI_CFG_8_SHFT    0u


#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_3_P0_MSI_CFG_15_ADDR   WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_3_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_3_P0_MSI_CFG_15_MASK   0xFF000000u                
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_3_P0_MSI_CFG_15_SHFT   24u
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_3_P0_MSI_CFG_14_ADDR   WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_3_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_3_P0_MSI_CFG_14_MASK   0x00FF0000u                
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_3_P0_MSI_CFG_14_SHFT   16u
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_3_P0_MSI_CFG_13_ADDR   WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_3_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_3_P0_MSI_CFG_13_MASK   0x0000FF00u                
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_3_P0_MSI_CFG_13_SHFT   8u
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_3_P0_MSI_CFG_12_ADDR   WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_3_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_3_P0_MSI_CFG_12_MASK   0x000000FFu                
#define WFDMA_WRAP_CSR_WFDMA_P0_MSI_CFG_3_P0_MSI_CFG_12_SHFT   0u


#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_0_P1_MSI_CFG_3_ADDR    WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_0_P1_MSI_CFG_3_MASK    0xFF000000u                
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_0_P1_MSI_CFG_3_SHFT    24u
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_0_P1_MSI_CFG_2_ADDR    WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_0_P1_MSI_CFG_2_MASK    0x00FF0000u                
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_0_P1_MSI_CFG_2_SHFT    16u
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_0_P1_MSI_CFG_1_ADDR    WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_0_P1_MSI_CFG_1_MASK    0x0000FF00u                
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_0_P1_MSI_CFG_1_SHFT    8u
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_0_P1_MSI_CFG_0_ADDR    WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_0_P1_MSI_CFG_0_MASK    0x000000FFu                
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_0_P1_MSI_CFG_0_SHFT    0u


#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_1_P1_MSI_CFG_7_ADDR    WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_1_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_1_P1_MSI_CFG_7_MASK    0xFF000000u                
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_1_P1_MSI_CFG_7_SHFT    24u
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_1_P1_MSI_CFG_6_ADDR    WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_1_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_1_P1_MSI_CFG_6_MASK    0x00FF0000u                
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_1_P1_MSI_CFG_6_SHFT    16u
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_1_P1_MSI_CFG_5_ADDR    WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_1_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_1_P1_MSI_CFG_5_MASK    0x0000FF00u                
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_1_P1_MSI_CFG_5_SHFT    8u
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_1_P1_MSI_CFG_4_ADDR    WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_1_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_1_P1_MSI_CFG_4_MASK    0x000000FFu                
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_1_P1_MSI_CFG_4_SHFT    0u


#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_2_P1_MSI_CFG_11_ADDR   WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_2_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_2_P1_MSI_CFG_11_MASK   0xFF000000u                
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_2_P1_MSI_CFG_11_SHFT   24u
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_2_P1_MSI_CFG_10_ADDR   WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_2_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_2_P1_MSI_CFG_10_MASK   0x00FF0000u                
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_2_P1_MSI_CFG_10_SHFT   16u
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_2_P1_MSI_CFG_9_ADDR    WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_2_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_2_P1_MSI_CFG_9_MASK    0x0000FF00u                
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_2_P1_MSI_CFG_9_SHFT    8u
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_2_P1_MSI_CFG_8_ADDR    WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_2_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_2_P1_MSI_CFG_8_MASK    0x000000FFu                
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_2_P1_MSI_CFG_8_SHFT    0u


#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_3_P1_MSI_CFG_15_ADDR   WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_3_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_3_P1_MSI_CFG_15_MASK   0xFF000000u                
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_3_P1_MSI_CFG_15_SHFT   24u
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_3_P1_MSI_CFG_14_ADDR   WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_3_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_3_P1_MSI_CFG_14_MASK   0x00FF0000u                
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_3_P1_MSI_CFG_14_SHFT   16u
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_3_P1_MSI_CFG_13_ADDR   WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_3_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_3_P1_MSI_CFG_13_MASK   0x0000FF00u                
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_3_P1_MSI_CFG_13_SHFT   8u
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_3_P1_MSI_CFG_12_ADDR   WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_3_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_3_P1_MSI_CFG_12_MASK   0x000000FFu                
#define WFDMA_WRAP_CSR_WFDMA_P1_MSI_CFG_3_P1_MSI_CFG_12_SHFT   0u


#define WFDMA_WRAP_CSR_WFDMA_INT_DBG_0_WFDMA_INT_DBG_0_ADDR    WFDMA_WRAP_CSR_WFDMA_INT_DBG_0_ADDR
#define WFDMA_WRAP_CSR_WFDMA_INT_DBG_0_WFDMA_INT_DBG_0_MASK    0xFFFFFFFFu                
#define WFDMA_WRAP_CSR_WFDMA_INT_DBG_0_WFDMA_INT_DBG_0_SHFT    0u


#define WFDMA_WRAP_CSR_WFDMA_INT_DBG_1_WFDMA_INT_DBG_1_ADDR    WFDMA_WRAP_CSR_WFDMA_INT_DBG_1_ADDR
#define WFDMA_WRAP_CSR_WFDMA_INT_DBG_1_WFDMA_INT_DBG_1_MASK    0xFFFFFFFFu                
#define WFDMA_WRAP_CSR_WFDMA_INT_DBG_1_WFDMA_INT_DBG_1_SHFT    0u


#define WFDMA_WRAP_CSR_WFDMA_INT_DBG_2_WFDMA_INT_DBG_2_ADDR    WFDMA_WRAP_CSR_WFDMA_INT_DBG_2_ADDR
#define WFDMA_WRAP_CSR_WFDMA_INT_DBG_2_WFDMA_INT_DBG_2_MASK    0xFFFFFFFFu                
#define WFDMA_WRAP_CSR_WFDMA_INT_DBG_2_WFDMA_INT_DBG_2_SHFT    0u


#define WFDMA_WRAP_CSR_WFDMA_INT_DBG_3_WFDMA_INT_DBG_3_ADDR    WFDMA_WRAP_CSR_WFDMA_INT_DBG_3_ADDR
#define WFDMA_WRAP_CSR_WFDMA_INT_DBG_3_WFDMA_INT_DBG_3_MASK    0xFFFFFFFFu                
#define WFDMA_WRAP_CSR_WFDMA_INT_DBG_3_WFDMA_INT_DBG_3_SHFT    0u


#define WFDMA_WRAP_CSR_WFDMA_MCU_CONFIG_SDO_INTF_EN_ADDR       WFDMA_WRAP_CSR_WFDMA_MCU_CONFIG_ADDR
#define WFDMA_WRAP_CSR_WFDMA_MCU_CONFIG_SDO_INTF_EN_MASK       0x00000001u                
#define WFDMA_WRAP_CSR_WFDMA_MCU_CONFIG_SDO_INTF_EN_SHFT       0u


#define WFDMA_WRAP_CSR_PCIE_TX_INT_SEL_PCIE_TX_INT_SEL_ADDR    WFDMA_WRAP_CSR_PCIE_TX_INT_SEL_ADDR
#define WFDMA_WRAP_CSR_PCIE_TX_INT_SEL_PCIE_TX_INT_SEL_MASK    0xFFFFFFFFu                
#define WFDMA_WRAP_CSR_PCIE_TX_INT_SEL_PCIE_TX_INT_SEL_SHFT    0u


#define WFDMA_WRAP_CSR_PCIE_RX_INT_SEL_PCIE_RX_INT_SEL_ADDR    WFDMA_WRAP_CSR_PCIE_RX_INT_SEL_ADDR
#define WFDMA_WRAP_CSR_PCIE_RX_INT_SEL_PCIE_RX_INT_SEL_MASK    0xFFFFFFFFu                
#define WFDMA_WRAP_CSR_PCIE_RX_INT_SEL_PCIE_RX_INT_SEL_SHFT    0u


#define WFDMA_WRAP_CSR_WFDMA_P0_AR_LOCK_CTRL_PCIE0_WFDMA_LOCK_PHS_ADDR WFDMA_WRAP_CSR_WFDMA_P0_AR_LOCK_CTRL_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P0_AR_LOCK_CTRL_PCIE0_WFDMA_LOCK_PHS_MASK 0x01000000u                
#define WFDMA_WRAP_CSR_WFDMA_P0_AR_LOCK_CTRL_PCIE0_WFDMA_LOCK_PHS_SHFT 24u
#define WFDMA_WRAP_CSR_WFDMA_P0_AR_LOCK_CTRL_DBG_AR_LOCK_PHS_ADDR WFDMA_WRAP_CSR_WFDMA_P0_AR_LOCK_CTRL_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P0_AR_LOCK_CTRL_DBG_AR_LOCK_PHS_MASK 0x001F0000u                
#define WFDMA_WRAP_CSR_WFDMA_P0_AR_LOCK_CTRL_DBG_AR_LOCK_PHS_SHFT 16u
#define WFDMA_WRAP_CSR_WFDMA_P0_AR_LOCK_CTRL_CSR_P0_AR_FORCE_LOCK_ADDR WFDMA_WRAP_CSR_WFDMA_P0_AR_LOCK_CTRL_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P0_AR_LOCK_CTRL_CSR_P0_AR_FORCE_LOCK_MASK 0x00001F00u                
#define WFDMA_WRAP_CSR_WFDMA_P0_AR_LOCK_CTRL_CSR_P0_AR_FORCE_LOCK_SHFT 8u
#define WFDMA_WRAP_CSR_WFDMA_P0_AR_LOCK_CTRL_CSR_P0_AR_LOCK_EN_ADDR WFDMA_WRAP_CSR_WFDMA_P0_AR_LOCK_CTRL_ADDR
#define WFDMA_WRAP_CSR_WFDMA_P0_AR_LOCK_CTRL_CSR_P0_AR_LOCK_EN_MASK 0x0000001Fu                
#define WFDMA_WRAP_CSR_WFDMA_P0_AR_LOCK_CTRL_CSR_P0_AR_LOCK_EN_SHFT 0u


#define WFDMA_WRAP_CSR_TMBIST_CTRL_0_WFDMA_MEM_USE_DEFAULT_DELSEL_ADDR WFDMA_WRAP_CSR_TMBIST_CTRL_0_ADDR
#define WFDMA_WRAP_CSR_TMBIST_CTRL_0_WFDMA_MEM_USE_DEFAULT_DELSEL_MASK 0x00000001u                
#define WFDMA_WRAP_CSR_TMBIST_CTRL_0_WFDMA_MEM_USE_DEFAULT_DELSEL_SHFT 0u


#define WFDMA_WRAP_CSR_TMBIST_CTRL_1_WFDMA_DELSEL_0_ADDR       WFDMA_WRAP_CSR_TMBIST_CTRL_1_ADDR
#define WFDMA_WRAP_CSR_TMBIST_CTRL_1_WFDMA_DELSEL_0_MASK       0xFFFFFFFFu                
#define WFDMA_WRAP_CSR_TMBIST_CTRL_1_WFDMA_DELSEL_0_SHFT       0u


#define WFDMA_WRAP_CSR_TMBIST_CTRL_2_WFDMA_DELSEL_1_ADDR       WFDMA_WRAP_CSR_TMBIST_CTRL_2_ADDR
#define WFDMA_WRAP_CSR_TMBIST_CTRL_2_WFDMA_DELSEL_1_MASK       0xFFFFFFFFu                
#define WFDMA_WRAP_CSR_TMBIST_CTRL_2_WFDMA_DELSEL_1_SHFT       0u


#define WFDMA_WRAP_CSR_TMBIST_CTRL_3_WFDMA_DELSEL_2_ADDR       WFDMA_WRAP_CSR_TMBIST_CTRL_3_ADDR
#define WFDMA_WRAP_CSR_TMBIST_CTRL_3_WFDMA_DELSEL_2_MASK       0xFFFFFFFFu                
#define WFDMA_WRAP_CSR_TMBIST_CTRL_3_WFDMA_DELSEL_2_SHFT       0u


#define WFDMA_WRAP_CSR_TMBIST_CTRL_4_WFDMA_DELSEL_3_ADDR       WFDMA_WRAP_CSR_TMBIST_CTRL_4_ADDR
#define WFDMA_WRAP_CSR_TMBIST_CTRL_4_WFDMA_DELSEL_3_MASK       0xFFFFFFFFu                
#define WFDMA_WRAP_CSR_TMBIST_CTRL_4_WFDMA_DELSEL_3_SHFT       0u


#define WFDMA_WRAP_CSR_TMBIST_CTRL_5_WFDMA_DELSEL_4_ADDR       WFDMA_WRAP_CSR_TMBIST_CTRL_5_ADDR
#define WFDMA_WRAP_CSR_TMBIST_CTRL_5_WFDMA_DELSEL_4_MASK       0xFFFFFFFFu                
#define WFDMA_WRAP_CSR_TMBIST_CTRL_5_WFDMA_DELSEL_4_SHFT       0u


#define WFDMA_WRAP_CSR_TMBIST_CTRL_6_WFDMA_DELSEL_5_ADDR       WFDMA_WRAP_CSR_TMBIST_CTRL_6_ADDR
#define WFDMA_WRAP_CSR_TMBIST_CTRL_6_WFDMA_DELSEL_5_MASK       0xFFFFFFFFu                
#define WFDMA_WRAP_CSR_TMBIST_CTRL_6_WFDMA_DELSEL_5_SHFT       0u


#define WFDMA_WRAP_CSR_TMBIST_CTRL_7_WFDMA_DELSEL_6_ADDR       WFDMA_WRAP_CSR_TMBIST_CTRL_7_ADDR
#define WFDMA_WRAP_CSR_TMBIST_CTRL_7_WFDMA_DELSEL_6_MASK       0xFFFFFFFFu                
#define WFDMA_WRAP_CSR_TMBIST_CTRL_7_WFDMA_DELSEL_6_SHFT       0u


#define WFDMA_WRAP_CSR_TMBIST_CTRL_8_WFDMA_DELSEL_7_ADDR       WFDMA_WRAP_CSR_TMBIST_CTRL_8_ADDR
#define WFDMA_WRAP_CSR_TMBIST_CTRL_8_WFDMA_DELSEL_7_MASK       0xFFFFFFFFu                
#define WFDMA_WRAP_CSR_TMBIST_CTRL_8_WFDMA_DELSEL_7_SHFT       0u


#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_MCU2HOST_SW_INT_STS_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_MCU2HOST_SW_INT_STS_MASK 0x20000000u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_MCU2HOST_SW_INT_STS_SHFT 29u
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_SUBSYS_INT_STS_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_SUBSYS_INT_STS_MASK 0x10000000u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_SUBSYS_INT_STS_SHFT 28u
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_TX_DONE_INT_STS_17_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_TX_DONE_INT_STS_17_MASK 0x08000000u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_TX_DONE_INT_STS_17_SHFT 27u
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_TX_DONE_INT_STS_16_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_TX_DONE_INT_STS_16_MASK 0x04000000u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_TX_DONE_INT_STS_16_SHFT 26u
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_WPDMA2HOST_ERR_INT_STS_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_WPDMA2HOST_ERR_INT_STS_MASK 0x01000000u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_WPDMA2HOST_ERR_INT_STS_SHFT 24u
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_TX_DONE_INT_STS_20_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_TX_DONE_INT_STS_20_MASK 0x00400000u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_TX_DONE_INT_STS_20_SHFT 22u
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_TX_DONE_INT_STS_22_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_TX_DONE_INT_STS_22_MASK 0x00200000u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_TX_DONE_INT_STS_22_SHFT 21u
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_TX_DONE_INT_STS_21_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_TX_DONE_INT_STS_21_MASK 0x00100000u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_TX_DONE_INT_STS_21_SHFT 20u
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_WACPU_EVT_INT_STS_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_WACPU_EVT_INT_STS_MASK 0x00020000u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_WACPU_EVT_INT_STS_SHFT 17u
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_RX_DONE_INT_STS_8_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_RX_DONE_INT_STS_8_MASK 0x00010000u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_RX_DONE_INT_STS_8_SHFT 16u
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_RX_DONE_INT_STS_7_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_RX_DONE_INT_STS_7_MASK 0x00008000u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_RX_DONE_INT_STS_7_SHFT 15u
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_RX_DONE_INT_STS_6_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_RX_DONE_INT_STS_6_MASK 0x00004000u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_RX_DONE_INT_STS_6_SHFT 14u
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_RX_DONE_INT_STS_5_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_RX_DONE_INT_STS_5_MASK 0x00002000u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_RX_DONE_INT_STS_5_SHFT 13u
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_RX_DONE_INT_STS_4_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_RX_DONE_INT_STS_4_MASK 0x00001000u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_RX_DONE_INT_STS_4_SHFT 12u
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_RRO_IRQ_STS_ADDR       WFDMA_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_RRO_IRQ_STS_MASK       0x00000800u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_RRO_IRQ_STS_SHFT       11u
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_TX_DONE_INT_STS_1_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_TX_DONE_INT_STS_1_MASK 0x00000020u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_TX_DONE_INT_STS_1_SHFT 5u
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_TX_DONE_INT_STS_0_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_TX_DONE_INT_STS_0_MASK 0x00000010u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_TX_DONE_INT_STS_0_SHFT 4u
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_RX_DONE_INT_STS_3_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_RX_DONE_INT_STS_3_MASK 0x00000008u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_RX_DONE_INT_STS_3_SHFT 3u
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_RX_DONE_INT_STS_2_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_RX_DONE_INT_STS_2_MASK 0x00000004u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_RX_DONE_INT_STS_2_SHFT 2u
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_RX_DONE_INT_STS_1_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_RX_DONE_INT_STS_1_MASK 0x00000002u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_RX_DONE_INT_STS_1_SHFT 1u
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_RX_DONE_INT_STS_0_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_STA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_RX_DONE_INT_STS_0_MASK 0x00000001u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_STA_HOST_DMA_RX_DONE_INT_STS_0_SHFT 0u


#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_MCU2HOST_SW_INT_ENA_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_MCU2HOST_SW_INT_ENA_MASK 0x20000000u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_MCU2HOST_SW_INT_ENA_SHFT 29u
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_SUBSYS_INT_ENA_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_SUBSYS_INT_ENA_MASK 0x10000000u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_SUBSYS_INT_ENA_SHFT 28u
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_TX_DONE_INT_ENA_17_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_TX_DONE_INT_ENA_17_MASK 0x08000000u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_TX_DONE_INT_ENA_17_SHFT 27u
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_TX_DONE_INT_ENA_16_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_TX_DONE_INT_ENA_16_MASK 0x04000000u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_TX_DONE_INT_ENA_16_SHFT 26u
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_WPDMA2HOST_ERR_INT_ENA_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_WPDMA2HOST_ERR_INT_ENA_MASK 0x01000000u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_WPDMA2HOST_ERR_INT_ENA_SHFT 24u
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_TX_DONE_INT_ENA_20_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_TX_DONE_INT_ENA_20_MASK 0x00400000u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_TX_DONE_INT_ENA_20_SHFT 22u
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_TX_COHERENT_INT_ENA_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_TX_COHERENT_INT_ENA_MASK 0x00200000u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_TX_COHERENT_INT_ENA_SHFT 21u
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_RX_COHERENT_INT_ENA_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_RX_COHERENT_INT_ENA_MASK 0x00100000u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_RX_COHERENT_INT_ENA_SHFT 20u
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_WACPU_EVT_INT_ENA_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_WACPU_EVT_INT_ENA_MASK 0x00020000u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_WACPU_EVT_INT_ENA_SHFT 17u
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_RX_DONE_INT_ENA_8_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_RX_DONE_INT_ENA_8_MASK 0x00010000u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_RX_DONE_INT_ENA_8_SHFT 16u
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_RX_DONE_INT_ENA_7_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_RX_DONE_INT_ENA_7_MASK 0x00008000u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_RX_DONE_INT_ENA_7_SHFT 15u
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_RX_DONE_INT_ENA_6_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_RX_DONE_INT_ENA_6_MASK 0x00004000u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_RX_DONE_INT_ENA_6_SHFT 14u
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_RX_DONE_INT_ENA_5_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_RX_DONE_INT_ENA_5_MASK 0x00002000u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_RX_DONE_INT_ENA_5_SHFT 13u
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_RX_DONE_INT_ENA_4_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_RX_DONE_INT_ENA_4_MASK 0x00001000u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_RX_DONE_INT_ENA_4_SHFT 12u
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_RRO_IRQ_STS_ADDR       WFDMA_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_RRO_IRQ_STS_MASK       0x00000800u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_RRO_IRQ_STS_SHFT       11u
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_TX_DONE_INT_ENA_1_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_TX_DONE_INT_ENA_1_MASK 0x00000020u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_TX_DONE_INT_ENA_1_SHFT 5u
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_TX_DONE_INT_ENA_0_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_TX_DONE_INT_ENA_0_MASK 0x00000010u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_TX_DONE_INT_ENA_0_SHFT 4u
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_RX_DONE_INT_ENA_3_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_RX_DONE_INT_ENA_3_MASK 0x00000008u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_RX_DONE_INT_ENA_3_SHFT 3u
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_RX_DONE_INT_ENA_2_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_RX_DONE_INT_ENA_2_MASK 0x00000004u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_RX_DONE_INT_ENA_2_SHFT 2u
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_RX_DONE_INT_ENA_1_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_RX_DONE_INT_ENA_1_MASK 0x00000002u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_RX_DONE_INT_ENA_1_SHFT 1u
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_RX_DONE_INT_ENA_0_ADDR WFDMA_WRAP_CSR_WED_HOST_INT_ENA_ADDR
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_RX_DONE_INT_ENA_0_MASK 0x00000001u                
#define WFDMA_WRAP_CSR_WED_HOST_INT_ENA_HOST_DMA_RX_DONE_INT_ENA_0_SHFT 0u


#define WFDMA_WRAP_CSR_WED_TX0_CTRL0_WED_TX_RING0_CTRL0_ADDR   WFDMA_WRAP_CSR_WED_TX0_CTRL0_ADDR
#define WFDMA_WRAP_CSR_WED_TX0_CTRL0_WED_TX_RING0_CTRL0_MASK   0xFFFFFFFFu                
#define WFDMA_WRAP_CSR_WED_TX0_CTRL0_WED_TX_RING0_CTRL0_SHFT   0u


#define WFDMA_WRAP_CSR_WED_TX0_CTRL1_WED_TX_RING0_CTRL1_ADDR   WFDMA_WRAP_CSR_WED_TX0_CTRL1_ADDR
#define WFDMA_WRAP_CSR_WED_TX0_CTRL1_WED_TX_RING0_CTRL1_MASK   0xFFFFFFFFu                
#define WFDMA_WRAP_CSR_WED_TX0_CTRL1_WED_TX_RING0_CTRL1_SHFT   0u


#define WFDMA_WRAP_CSR_WED_TX0_CTRL2_WED_TX_RING0_CTRL2_ADDR   WFDMA_WRAP_CSR_WED_TX0_CTRL2_ADDR
#define WFDMA_WRAP_CSR_WED_TX0_CTRL2_WED_TX_RING0_CTRL2_MASK   0xFFFFFFFFu                
#define WFDMA_WRAP_CSR_WED_TX0_CTRL2_WED_TX_RING0_CTRL2_SHFT   0u


#define WFDMA_WRAP_CSR_WED_TX0_STS_WED_TX_RING0_DIDX_ADDR      WFDMA_WRAP_CSR_WED_TX0_STS_ADDR
#define WFDMA_WRAP_CSR_WED_TX0_STS_WED_TX_RING0_DIDX_MASK      0x00000FFFu                
#define WFDMA_WRAP_CSR_WED_TX0_STS_WED_TX_RING0_DIDX_SHFT      0u


#define WFDMA_WRAP_CSR_WED_TX1_CTRL0_WED_TX_RING1_CTRL0_ADDR   WFDMA_WRAP_CSR_WED_TX1_CTRL0_ADDR
#define WFDMA_WRAP_CSR_WED_TX1_CTRL0_WED_TX_RING1_CTRL0_MASK   0xFFFFFFFFu                
#define WFDMA_WRAP_CSR_WED_TX1_CTRL0_WED_TX_RING1_CTRL0_SHFT   0u


#define WFDMA_WRAP_CSR_WED_TX1_CTRL1_WED_TX_RING1_CTRL1_ADDR   WFDMA_WRAP_CSR_WED_TX1_CTRL1_ADDR
#define WFDMA_WRAP_CSR_WED_TX1_CTRL1_WED_TX_RING1_CTRL1_MASK   0xFFFFFFFFu                
#define WFDMA_WRAP_CSR_WED_TX1_CTRL1_WED_TX_RING1_CTRL1_SHFT   0u


#define WFDMA_WRAP_CSR_WED_TX1_CTRL2_WED_TX_RING1_CTRL2_ADDR   WFDMA_WRAP_CSR_WED_TX1_CTRL2_ADDR
#define WFDMA_WRAP_CSR_WED_TX1_CTRL2_WED_TX_RING1_CTRL2_MASK   0xFFFFFFFFu                
#define WFDMA_WRAP_CSR_WED_TX1_CTRL2_WED_TX_RING1_CTRL2_SHFT   0u


#define WFDMA_WRAP_CSR_WED_TX1_STS_WED_TX_RING1_DIDX_ADDR      WFDMA_WRAP_CSR_WED_TX1_STS_ADDR
#define WFDMA_WRAP_CSR_WED_TX1_STS_WED_TX_RING1_DIDX_MASK      0x00000FFFu                
#define WFDMA_WRAP_CSR_WED_TX1_STS_WED_TX_RING1_DIDX_SHFT      0u


#define WFDMA_WRAP_CSR_WED_RX1_CTRL0_WED_RX_RING1_CTRL0_ADDR   WFDMA_WRAP_CSR_WED_RX1_CTRL0_ADDR
#define WFDMA_WRAP_CSR_WED_RX1_CTRL0_WED_RX_RING1_CTRL0_MASK   0xFFFFFFFFu                
#define WFDMA_WRAP_CSR_WED_RX1_CTRL0_WED_RX_RING1_CTRL0_SHFT   0u


#define WFDMA_WRAP_CSR_WED_RX1_CTRL1_WED_RX_RING1_CTRL1_ADDR   WFDMA_WRAP_CSR_WED_RX1_CTRL1_ADDR
#define WFDMA_WRAP_CSR_WED_RX1_CTRL1_WED_RX_RING1_CTRL1_MASK   0xFFFFFFFFu                
#define WFDMA_WRAP_CSR_WED_RX1_CTRL1_WED_RX_RING1_CTRL1_SHFT   0u


#define WFDMA_WRAP_CSR_WED_RX1_CTRL2_WED_RX_RING1_CTRL2_ADDR   WFDMA_WRAP_CSR_WED_RX1_CTRL2_ADDR
#define WFDMA_WRAP_CSR_WED_RX1_CTRL2_WED_RX_RING1_CTRL2_MASK   0xFFFFFFFFu                
#define WFDMA_WRAP_CSR_WED_RX1_CTRL2_WED_RX_RING1_CTRL2_SHFT   0u


#define WFDMA_WRAP_CSR_WED_RX1_STS_WED_RX_RING1_DIDX_ADDR      WFDMA_WRAP_CSR_WED_RX1_STS_ADDR
#define WFDMA_WRAP_CSR_WED_RX1_STS_WED_RX_RING1_DIDX_MASK      0x00000FFFu                
#define WFDMA_WRAP_CSR_WED_RX1_STS_WED_RX_RING1_DIDX_SHFT      0u

#ifdef __cplusplus
}
#endif

#endif // __WFDMA_WRAP_CSR_REGS_H__
