% ***************************************************
% Bibliography
% ***************************************************
%This example bibliography provides examples of a few different types of references. 
%You should make your own .bib file. You can do this directly from Mendeley, or by exporting a reference of list in BibTex format from your Endnote library, or an online database, etc.

%IMPORTANT: If using Endnote to create your bibliography please ensure you have manually populated the LABEL field of all your references as this is the citation key. This is not done automatically by Endnote, and is required for citing references in LaTeX.

%If you want to make separate Bibliography for each Chapter then you can make separate .bib file for each individual Chapter and call them at the end of that Chapter.tex file.

$ article, inproceedings, misc

@inproceedings{Yolo,
  author={Zhang, Guohe and Zhao, Kepeng and Wu, Bin and Sun, Yiqun and Sun, Li and Liang, Feng},
  booktitle={2019 IEEE International Conference of Intelligent Applied Systems on Engineering (ICIASE)}, 
  title={A RISC-V based hardware accelerator designed for Yolo object detection system}, 
  year={2019},
  volume={},
  number={},
  pages={9-11},
  keywords={Buffer storage;Convolution;Hardware;Field programmable gate arrays;Computer architecture;Object detection;Registers;accelerator;Yolo;RISC-V;object detection},
  doi={10.1109/ICIASE45644.2019.9074051}
}

@inproceedings{Gradient,
  author={Upadhyaya, Bijoy Kumar and Chakraborty, Dipongkar},
  booktitle={2018 2nd International Conference on Trends in Electronics and Informatics (ICOEI)}, 
  title={FPGA Implementation of Gradient Based Edge Detection Algorithms for Real Time Image}, 
  year={2018},
  volume={},
  number={},
  pages={1227-1233},
  keywords={Image edge detection;Field programmable gate arrays;Liquid crystal displays;Gray-scale;Image color analysis;Hardware;Conferences;edge detection;FPGA;image processing;Prewitt;Quartus-II;Robert Cross;RGB image;Sobel},
  doi={10.1109/ICOEI.2018.8553820}
}

@INPROCEEDINGS{Neutron,
  author={Böhmer, Kevin and Forlin, Bruno and Cazzaniga, Carlo and Rech, Paolo and Furano, Gianluca and Alachiotis, Nikolaos and Ottavi, Marco},
  booktitle={2023 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)}, 
  title={Neutron Radiation Tests of the NEORV32 RISC-V SoC on Flash-Based FPGAs}, 
  year={2023},
  volume={},
  number={},
  pages={1-6},
  keywords={Technological innovation;Particle beams;Measurement uncertainty;Fault tolerant systems;Random access memory;Computer architecture;Very large scale integration;RISC-V;Flash-based FPGA;Radiation Testing;Fault Tolerance;Soft-Processor;NEORV32;Redundancy},
  doi={10.1109/DFT59622.2023.10313556}}

@INPROCEEDINGS{DCT,
  author={Harmina, Tomislav and Hofman, Daniel and Benjak, Jakov},
  booktitle={2023 International Symposium ELMAR}, 
  title={DCT Implementation on a Custom FPGA RISC-V Processor}, 
  year={2023},
  volume={},
  number={},
  pages={163-167},
  keywords={Out of order;Microcontrollers;High performance computing;Computer architecture;Hardware;Discrete cosine transforms;Field programmable gate arrays;RISC-V;Computer Architecture;Image Processing;Video Processing;Discrete Cosine Transform;Out-of-Order Execution},
  doi={10.1109/ELMAR59410.2023.10253892}}

@INPROCEEDINGS{Canny,
  author={Sangeetha, D. and Deepa, P.},
  booktitle={2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID)}, 
  title={An Efficient Hardware Implementation of Canny Edge Detection Algorithm}, 
  year={2016},
  volume={},
  number={},
  pages={457-462},
  keywords={Image edge detection;Hardware;Computer architecture;Detectors;Approximation algorithms;Algorithm design and analysis;Real-time systems;Pipelining;Canny Edge Detector;Less Hardware;FPGA},
  doi={10.1109/VLSID.2016.68}}

@INPROCEEDINGS{Aerial,
  author={Harinarayan, R. and Pannerselvam, R. and Mubarak Ali, M. and Kumar Tripathi, Dhirendra},
  booktitle={2011 International Conference on Emerging Trends in Electrical and Computer Technology}, 
  title={Feature extraction of Digital Aerial Images by FPGA based implementation of edge detection algorithms}, 
  year={2011},
  volume={},
  number={},
  pages={631-635},
  keywords={Image edge detection;Kernel;Pixel;Field programmable gate arrays;Convolution;Signal processing algorithms;Delay lines;Edge detection algorithms;First gradient based operators;FPGA implementation;Prewitt operator;Sobel operators},
  doi={10.1109/ICETECT.2011.5760194}}

@ARTICLE{RISC,
  author={Kurth, Andreas and Kühn, Ulrich and Schlichtmann, Ulf},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
  title={RISC-V Processor Core with Integrated Hardware Security Features}, 
  year={2023},
  volume={42},
  number={3},
  pages={1-1},
  keywords={Hardware;Security;Registers;Field programmable gate arrays;Computer architecture;Encryption;RISC-V;Processor;Security;Hardware;FPGA},
  doi={10.1109/TCAD.2023.3051234}}

@INPROCEEDINGS{RISCFPGA,
  author={Poli, Ludovico and Saha, Sangeet and Zhai, Xiaojun and Mcdonald-Maier, Klaus D.},
  booktitle={2021 17th International Conference on Mobility, Sensing and Networking (MSN)}, 
  title={Design and Implementation of a RISC V Processor on FPGA}, 
  year={2021},
  volume={},
  number={},
  pages={161-166},
  keywords={Reduced instruction set computing;Hardware;System-on-chip;Sensors;Security;Resource management;Field programmable gate arrays;RISC-V;CPU;Verilog;FPGA;open-source},
  doi={10.1109/MSN53354.2021.00037}}

@INPROCEEDINGS{SoCImage,
  author={Gholizadehazari, Erfan and Ayhan, Tuba and Ors, Berna},
  booktitle={2021 29th Signal Processing and Communications Applications Conference (SIU)}, 
  title={An FPGA Implementation of a RISC-V Based SoC System for Image Processing Applications}, 
  year={2021},
  volume={},
  number={},
  pages={1-4},
  keywords={Laplace equations;Image processing;Random access memory;Streaming media;Cameras;Software;Hardware;SoC;RISC-V;Laplacian Filter},
  doi={10.1109/SIU53274.2021.9477998}}

@article{Reconfigurable,
  title={A Reconfigurable Convolutional Neural Network-Accelerated Coprocessor Based on RISC-V Instruction Set},
  author={Wu, Neng and Jiang, Tao and Zhang, Lei and Zhou, Fei and Ge, Fan},
  journal={Electronics},
  volume={9},
  number={6},
  pages={1005},
  year={2020},
  doi={10.3390/electronics9061005},
  URL={https://doi.org/10.3390/electronics9061005}
}

@article{ResourceEfficient,
author = {Ma, Yanhua and Xu, Qican and Song, Zerui},
year = {2023},
month = {10},
pages = {4333},
title = {Resource-Efficient Optimization for FPGA-Based Convolution Accelerator},
volume = {12},
journal = {Electronics},
doi = {10.3390/electronics12204333}
}

@INPROCEEDINGS{Cryptography,
  author={Nguyen-Hoang, Duc-Thinh and Ma, Khai-Minh and Le, Duy-Linh and Thai, Hong-Hai and Cao, Tran-Bao-Thuong and Le, Duc-Hung},
  booktitle={2022 IEEE Ninth International Conference on Communications and Electronics (ICCE)}, 
  title={Implementation of a 32-Bit RISC-V Processor with Cryptography Accelerators on FPGA and ASIC}, 
  year={2022},
  volume={},
  number={},
  pages={219-224},
  keywords={Linux;CMOS process;Throughput;Libraries;Table lookup;Cryptography;IP networks;RISC-V;FPGA;65nm CMOS Process;Cryptogaphic.},
  doi={10.1109/ICCE55644.2022.9852060}}

@INPROCEEDINGS{Linear,
  author={Tolba, Mohammed F. and Saleh, Hani and Al-Qutayri, Mahmoud and Hroub, Ayman and Stouraitis, Thanos},
  booktitle={2023 International Conference on Microelectronics (ICM)}, 
  title={Efficient CNN Hardware Architecture Based on Linear Approximation and Computation Reuse Technique}, 
  year={2023},
  volume={},
  number={},
  pages={7-10},
  keywords={Costs;Computational modeling;Linear approximation;Computer architecture;Logic gates;Approximation algorithms;Convolutional neural networks;Deep neural network;Hardware acceleration;computational reuse;approximate computing;AI accelerator},
  doi={10.1109/ICM60448.2023.10378935}}

@ARTICLE{Drowsiness,
  author={Mousavikia, Seyed Kian and Gholizadehazari, Erfan and Mousazadeh, Morteza and Yalcin, Siddika Berna Ors},
  journal={IEEE Access}, 
  title={Instruction Set Extension of a RiscV Based SoC for Driver Drowsiness Detection}, 
  year={2022},
  volume={10},
  number={},
  pages={58151-58162},
  keywords={Vehicles;Field programmable gate arrays;Hardware;Convolutional neural networks;Automobiles;Accidents;Optimization;Convolutional neural network;driver drowsiness detection;FPGA;hardware implementation;modified RiscV processor},
  doi={10.1109/ACCESS.2022.3177743}}

  @INPROCEEDINGS{Efficient,
  author={Khosla, Rogin and Singh, Balwinder},
  booktitle={2013 International Conference on Machine Intelligence and Research Advancement}, 
  title={Implementation of Efficient Image Processing Algorithm on FPGA}, 
  year={2013},
  volume={},
  number={},
  pages={335-339},
  keywords={Field programmable gate arrays;Cameras;Algorithm design and analysis;Thin film transistors;Image color analysis;Machine vision;FPGA;Image Processing;VHDL;C3088;VMOD TFT},
  doi={10.1109/ICMIRA.2013.70}}

@INPROCEEDINGS{RTEdge,
  author={Ye, Caizeng},
  booktitle={2022 International Conference on Artificial Intelligence of Things and Crowdsensing (AIoTCs)}, 
  title={Real-time Image Edge Detection System Design and Algorithms for Artificial Intelligence FPGAs}, 
  year={2022},
  volume={},
  number={},
  pages={476-481},
  keywords={Target tracking;Image edge detection;Streaming media;Real-time systems;Hardware;Detection algorithms;Artificial intelligence;artificial intelligence;FPGA;video imaging;edge detection},
  doi={10.1109/AIoTCs58181.2022.00081}}

@INPROCEEDINGS{XSG,
  author={Reddy, G. Bharadwaja and Anusudha, K.},
  booktitle={2016 International Conference on Circuit, Power and Computing Technologies (ICCPCT)}, 
  title={Implementation of image edge detection on FPGA using XSG}, 
  year={2016},
  volume={},
  number={},
  pages={1-5},
  keywords={Image edge detection;Field programmable gate arrays;Hardware;Generators;Software;Laplace equations;Image Edge Detection;Robert;Prewitt;Sobel;LoG;Xilinx System Generator;Spartan-3E FPGA},
  doi={10.1109/ICCPCT.2016.7530374}}

@INPROCEEDINGS{Video,
  author={Wei, Xiangxiang and Du, Gao-Ming and Wang, Xiaolei and Cao, Hongfang and Hu, Shijie and Zhang, Duoli and Li, Zhenmin},
  booktitle={2021 IEEE 15th International Conference on Anti-counterfeiting, Security, and Identification (ASID)}, 
  title={FPGA Implementation of Hardware Accelerator for Real-time Video Image Edge Detection}, 
  year={2021},
  volume={},
  number={},
  pages={16-20},
  keywords={Image resolution;Image edge detection;Corrosion;Streaming media;Filtering algorithms;Cameras;Real-time systems;FPGA;Sobel;Median-filter;Edge Detection},
  doi={10.1109/ASID52932.2021.9651710}}

@INPROCEEDINGS{Segmentation,
  author={N, Akash Bharadwaj and Afsar, Muhammad and Khaitan, Kapish Kumar and Rahul and Gururaj, C.},
  booktitle={2021 IEEE Mysore Sub Section International Conference (MysuruCon)}, 
  title={Optimized FPGA Implementation and Synthesis of Image Segmentation Techniques}, 
  year={2021},
  volume={},
  number={},
  pages={191-196},
  keywords={Image segmentation;Convolution;Image edge detection;IEEE Sections;Gray-scale;Timing;Hardware design languages;Edge Detection;Artix 7 FPGA;Basys 3;Image Segmentation},
  doi={10.1109/MysuruCon52639.2021.9641613}}

@misc{Mathworks,
  title = {Image Analysis},
  howpublished = {\url{https://www.mathworks.com/discovery/image-analysis.html}},
  publisher = {MathWorks},
}

@misc{Parallelism,
  author = {Niranjana R },
  title = {FPGAs vs GPUs - What’s the Difference?},
  year = {2023},
  url = {https://www.logic-fruit.com/blog/fpga/fpgas-vs-gpus/}
}

@misc{Arm,
  author = {ARM},
  title = {RISC (Reduced Instruction Set Computing)},
  howpublished = {ARM Glossary},
  url = {https://www.arm.com/glossary/risc}
}


@INPROCEEDINGS{DCNN,
  author={Rastogi, Ajay and Singh, Ravendra and Sharma, Ranjana and Kalony, Shanker Dutt},
  booktitle={2020 9th International Conference System Modeling and Advancement in Research Trends (SMART)}, 
  title={The Survey of Digital Image Analysis with Artificial Intelligence- DCNN Technique}, 
  year={2020},
  volume={},
  number={},
  pages={209-211},
  keywords={Image analysis;Market research;Feature extraction;Artificial intelligence;Task analysis;Medical diagnostic imaging;Diseases;Artificial Intelligence-(AI);Deep Convolutional Neural Network (DCNN);disease diagnostic tool;image classification;image analysis},
  doi={10.1109/SMART50582.2020.9337062}}

@INPROCEEDINGS{Sobel,
  author={Yaman, Sertaç and Karakaya, Barış and Erol, Yavuz},
  booktitle={2019 International Conference on Applied Automation and Industrial Diagnostics (ICAAID)}, 
  title={Real Time Edge Detection via IP-Core based Sobel Filter on FPGA}, 
  year={2019},
  volume={1},
  number={},
  pages={1-4},
  keywords={custom ip;fpga;sobel filter;video processing},
  doi={10.1109/ICAAID.2019.8934964}}

@misc{NEORV32,
  Author = "Stephan Nolting",
  title = "The NEORV32 RISC-V Processor",
  number = "NEORV32",
  year = 2024,
  howpublished = {\url{https://stnolting.github.io/neorv32/}}
}

@ARTICLE{Throughput,
  author={Yin, Shouyi and Tang, Shibin and Lin, Xinhan and Ouyang, Peng and Tu, Fengbin and Liu, Leibo and Wei, Shaojun},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
  title={A High Throughput Acceleration for Hybrid Neural Networks With Efficient Resource Management on FPGA}, 
  year={2019},
  volume={38},
  number={4},
  pages={678-691},
  keywords={Acceleration;Field programmable gate arrays;Engines;Neural networks;Bandwidth;Convolution;Quantization (signal);Field-programmable gate array (FPGA)-based accelerators;hybrid neural networks (hybrid-NNs);resource efficient mapping},
  doi={10.1109/TCAD.2018.2821561}}

@INPROCEEDINGS{Overhead,
  author={He, Jinzhong and Li, Weijun and Xu, Jian and Zhang, Ming and Yang, Huiqu},
  booktitle={2023 4th International Conference on Computer Engineering and Application (ICCEA)}, 
  title={Research on Convolution Decomposition and Hardware Acceleration based on FPGA}, 
  year={2023},
  volume={},
  number={},
  pages={285-291},
  keywords={Convolution;Design methodology;Computational modeling;Computer architecture;Bandwidth;Behavioral sciences;Convolutional neural networks;hardware acceleration;parallel computing;deep learning;CNN;FPGA},
  doi={10.1109/ICCEA58433.2023.10135385}}

@ARTICLE{SparseYolo,
  author={Wang, Zixiao and Xu, Ke and Wu, Shuaixiao and Liu, Li and Liu, Lingzhi and Wang, Dong},
  journal={IEEE Access}, 
  title={Sparse-YOLO: Hardware/Software Co-Design of an FPGA Accelerator for YOLOv2}, 
  year={2020},
  volume={8},
  number={},
  pages={116569-116585},
  keywords={Field programmable gate arrays;Convolution;Hardware;Object detection;Partitioning algorithms;Clustering algorithms;Throughput;Convolutional neural networks;fine-grained pruning;field programmable gate arrays;object detection;YOLO},
  doi={10.1109/ACCESS.2020.3004198}}

@INPROCEEDINGS{ResearchFPGA,
  author={Xiao, Tan and Tao, Man},
  booktitle={2021 IEEE International Conference on Artificial Intelligence and Computer Applications (ICAICA)}, 
  title={Research on FPGA Based Convolutional Neural Network Acceleration Method}, 
  year={2021},
  volume={},
  number={},
  pages={289-292},
  keywords={Power demand;Quantization (signal);Convolution;Neural networks;Pipelines;Object detection;Inference algorithms;CNN;FPGA;Hardware accelerating;HLS},
  doi={10.1109/ICAICA52286.2021.9498022}}

@INPROCEEDINGS{AsicOptimization,
  author={Hussein, Abdelrahman S. and Mostafa, Hassan},
  booktitle={2021 3rd Novel Intelligent and Leading Emerging Sciences Conference (NILES)}, 
  title={ASIC-FPGA Gap for a RISC-V Core Implementation for DNN Applications}, 
  year={2021},
  volume={},
  number={},
  pages={385-388},
  keywords={Deep learning;Rockets;Technological innovation;Power measurement;Instruction sets;Hardware;Task analysis;RISC-V;Rocket Chip;ASIC;FPGA;DNN},
  doi={10.1109/NILES53778.2021.9600503}}

@INPROCEEDINGS{1,
  author={Lu, Shuai and Chu, Jun and Liu, Xu T.},
  booktitle={2022 IEEE High Performance Extreme Computing Conference (HPEC)}, 
  title={Im2win: Memory Efficient Convolution On SIMD Architectures}, 
  year={2022},
  volume={},
  number={},
  pages={1-7},
  keywords={Tensors;Limiting;Convolution;Computational modeling;Neural networks;Memory management;Benchmark testing;Convolution algorithm;im2win;parallel computing;convolutional neural networks},
  doi={10.1109/HPEC55821.2022.9926408}}

@article{2,
  author       = {Ningning Ma and
                  Xiangyu Zhang and
                  Hai{-}Tao Zheng and
                  Jian Sun},
  title        = {ShuffleNet {V2:} Practical Guidelines for Efficient {CNN} Architecture
                  Design},
  journal      = {CoRR},
  volume       = {abs/1807.11164},
  year         = {2018},
  url          = {http://arxiv.org/abs/1807.11164},
  eprinttype    = {arXiv},
  eprint       = {1807.11164},
  timestamp    = {Tue, 21 Dec 2021 10:11:08 +0100},
  biburl       = {https://dblp.org/rec/journals/corr/abs-1807-11164.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@article{3,
  author       = {Vivienne Sze and
                  Yu{-}Hsin Chen and
                  Tien{-}Ju Yang and
                  Joel S. Emer},
  title        = {Efficient Processing of Deep Neural Networks: {A} Tutorial and Survey},
  journal      = {CoRR},
  volume       = {abs/1703.09039},
  year         = {2017},
  url          = {http://arxiv.org/abs/1703.09039},
  eprinttype    = {arXiv},
  eprint       = {1703.09039},
  timestamp    = {Mon, 13 Aug 2018 16:47:58 +0200},
  biburl       = {https://dblp.org/rec/journals/corr/SzeCYE17.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@INPROCEEDINGS{4,
  author={Ho, Khoa and Zhao, Hui and Jog, Adwait and Mohanty, Saraju},
  booktitle={2022 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)}, 
  title={Improving GPU Throughput through Parallel Execution Using Tensor Cores and CUDA Cores}, 
  year={2022},
  volume={},
  number={},
  pages={223-228},
  keywords={Tensors;Processor scheduling;Graphics processing units;Very large scale integration;Throughput;Software;Resource management;Accelerator;GPU;Machine Learning;Tensor core;GEMM;throughput;parallel scheduling},
  doi={10.1109/ISVLSI54635.2022.00051}}

@INPROCEEDINGS{5,
  author={Li, S.Y.C. and Cheuk, G.C.K. and Lee, K.H. and Leong, P.H.W.},
  booktitle={11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003.}, 
  title={FPGA-based SIMD processor}, 
  year={2003},
  volume={},
  number={},
  pages={267-268},
  keywords={Registers;Random access memory;Field programmable gate arrays;Application software;Read-write memory;Process design;Software performance;Decoding;Testing;Computer science},
  doi={10.1109/FPGA.2003.1227264}}

@INPROCEEDINGS{6,
  author={Bonnot, Philippe and Lemonnier, Fabrice and Edelin, Gilbert and Gaillat, Gerard and Ruch, Olivier and Gauget, Pascal},
  booktitle={2008 Design, Automation and Test in Europe}, 
  title={Definition and SIMD Implementation of a Multi-Processing Architecture Approach on FPGA}, 
  year={2008},
  volume={},
  number={},
  pages={610-615},
  keywords={Field programmable gate arrays;Costs;Digital signal processing;Image processing;Hardware;Microprocessors;Procurement;Application specific integrated circuits;Production;Stability;image processing;data dependent processing;long lifecycle;FPGA;platform approach;domain specific API;MIMD architecture;SIMD architecture;middleware},
  doi={10.1109/DATE.2008.4484744}}

@INPROCEEDINGS{7,
  author={Talbi, F. and Alim, F. and Seddiki, S. and Mezzah, I. and Hachemi, B.},
  booktitle={Fifth International Conference on the Innovative Computing Technology (INTECH 2015)}, 
  title={Separable convolution gaussian smoothing filters on a xilinx FPGA platform}, 
  year={2015},
  volume={},
  number={},
  pages={112-117},
  keywords={Convolution;Smoothing methods;Field programmable gate arrays;Adders;Table lookup;Clocks;Hardware;Convolution;Separable Gaussian smoothing filters;FPGAs},
  doi={10.1109/INTECH.2015.7173372}}


@INPROCEEDINGS{8,
  author={Qiao, Shijie and Ma, Jie},
  booktitle={2018 Chinese Automation Congress (CAC)}, 
  title={FPGA Implementation of Face Recognition System Based on Convolution Neural Network}, 
  year={2018},
  volume={},
  number={},
  pages={2430-2434},
  keywords={Convolution;Computer architecture;Kernel;Field programmable gate arrays;Neurons;Face;Shift registers;face recognition;convolution neural network;hardware architecture;FPGA},
  doi={10.1109/CAC.2018.8623662}}

@INPROCEEDINGS{9,
  author={Mohammad, Khader and Agaian, Sos},
  booktitle={2009 IEEE International Conference on Systems, Man and Cybernetics}, 
  title={Efficient FPGA implementation of convolution}, 
  year={2009},
  volume={},
  number={},
  pages={3478-3483},
  keywords={Field programmable gate arrays;Convolution;Hardware;Application specific integrated circuits;Circuit testing;Computational modeling;Circuit simulation;Energy consumption;Delay;Libraries;Convolution;Verilog;implementations;FPGA;Design and Implementation for discrete linear convolution},
  doi={10.1109/ICSMC.2009.5346737}}

@ARTICLE{10,
  author={Bai, Lin and Zhao, Yiming and Huang, Xinming},
  journal={IEEE Transactions on Circuits and Systems II: Express Briefs}, 
  title={A CNN Accelerator on FPGA Using Depthwise Separable Convolution}, 
  year={2018},
  volume={65},
  number={10},
  pages={1415-1419},
  keywords={Convolution;Standards;Field programmable gate arrays;Adders;Bandwidth;System-on-chip;Engines;Convolutional neural network;FPGA;hardware accelerator;MobileNetV2},
  doi={10.1109/TCSII.2018.2865896}}

@INPROCEEDINGS{11,
  author={Kuramochi, Ryosuke and Sada, Youki and Shimoda, Masayuki and Sato, Shimpei and Nakahara, Hiroki},
  booktitle={2019 IEEE 13th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC)}, 
  title={Many Universal Convolution Cores for Ensemble Sparse Convolutional Neural Networks}, 
  year={2019},
  volume={},
  number={},
  pages={93-100},
  keywords={Convolution;Pipeline processing;Computer architecture;Graphics processing units;Task analysis;Two dimensional displays;Acceleration;Deep Learning;Many Core;Ensemble CNN;Convolutional Neural Networks;Embedded System},
  doi={10.1109/MCSoC.2019.00021}}

@INPROCEEDINGS{12,
  author={Demidovskij, Alexander and Smirnov, Eugene},
  booktitle={2020 International Joint Conference on Neural Networks (IJCNN)}, 
  title={Effective Post-Training Quantization Of Neural Networks For Inference on Low Power Neural Accelerator}, 
  year={2020},
  volume={},
  number={},
  pages={1-7},
  keywords={Quantization (signal);Neural networks;Hardware;Topology;Tensile stress;Backpropagation;Power demand;low-bit inference;quantization techniques;artificial neural networks},
  doi={10.1109/IJCNN48605.2020.9207281}}

@INPROCEEDINGS{13,
  author={Seo, Sanghyun and Kim, Juntae},
  booktitle={2018 IEEE International Conference on Big Data and Smart Computing (BigComp)}, 
  title={Hybrid Approach for Efficient Quantization of Weights in Convolutional Neural Networks}, 
  year={2018},
  volume={},
  number={},
  pages={638-641},
  keywords={Quantization (signal);Neural networks;Object recognition;Hardware;Convolution;Training;Performance evaluation;Neural Networks Compression;Convolutional Neural Networks;Weights Quantization;Hybrid Quantizer},
  doi={10.1109/BigComp.2018.00114}}

@INPROCEEDINGS{14,
  author={Zhang, Xiao and Yang, Jun},
  booktitle={2022 International Conference on Informatics, Networking and Computing (ICINC)}, 
  title={A High Performance FPGA-based Accelerator for MobileNet}, 
  year={2022},
  volume={},
  number={},
  pages={81-85},
  keywords={Convolution;Pipelines;Parallel processing;Real-time systems;Computational efficiency;Resource management;Convolutional neural networks;FPGA;MobileNet;parallelism;convolutional neural networks;pipeline},
  doi={10.1109/ICINC58035.2022.00024}}

@INPROCEEDINGS{15,
  author={Gong, Wenqiang and Zhou, Fang and Ge, Fen},
  booktitle={2023 IEEE 15th International Conference on ASIC (ASICON)}, 
  title={A Multi-mode Convolution Coprocessor Based on RISC-V Instruction Set Architecture}, 
  year={2023},
  volume={},
  number={},
  pages={1-5},
  keywords={Performance evaluation;Convolution;Instruction sets;Convolutional neural networks;Standards;Field programmable gate arrays;Coprocessors;convolutional neural network(CNN);coprocessor;multi-mode convolution;RISC-V},
  doi={10.1109/ASICON58565.2023.10396531}}

@INPROCEEDINGS{16,
  author={Baskin, Chaim and Liss, Natan and Zheltonozhskii, Evgenii and Bronstein, Alex M. and Mendelson, Avi},
  booktitle={2018 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)}, 
  title={Streaming Architecture for Large-Scale Quantized Neural Networks on an FPGA-Based Dataflow Platform}, 
  year={2018},
  volume={},
  number={},
  pages={162-169},
  keywords={Field programmable gate arrays;Computer architecture;Artificial neural networks;Kernel;High level languages;Computational modeling;Optimization;hardware arhitecture for DNN},
  doi={10.1109/IPDPSW.2018.00032}}

@ARTICLE{17,
  author={Vo, Quang Hieu and Linh Le, Ngoc and Asim, Faaiz and Kim, Lok-Won and Hong, Choong Seon},
  journal={IEEE Access}, 
  title={A Deep Learning Accelerator Based on a Streaming Architecture for Binary Neural Networks}, 
  year={2022},
  volume={10},
  number={},
  pages={21141-21159},
  keywords={Computer architecture;Hardware;Throughput;Neural networks;Computational modeling;Optimization;Logic gates;Binary neural networks;deep learning accelerators;FPGAs},
  doi={10.1109/ACCESS.2022.3151916}}

@article{18,
  author       = {Kaiyuan Guo and
                  Shulin Zeng and
                  Jincheng Yu and
                  Yu Wang and
                  Huazhong Yang},
  title        = {A Survey of {FPGA} Based Neural Network Accelerator},
  journal      = {CoRR},
  volume       = {abs/1712.08934},
  year         = {2017},
  url          = {http://arxiv.org/abs/1712.08934},
  eprinttype    = {arXiv},
  eprint       = {1712.08934},
  timestamp    = {Mon, 13 Aug 2018 16:47:09 +0200},
  biburl       = {https://dblp.org/rec/journals/corr/abs-1712-08934.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

@misc{19,
      title={A guide to convolution arithmetic for deep learning}, 
      author={Vincent Dumoulin and Francesco Visin},
      year={2018},
      eprint={1603.07285},
      archivePrefix={arXiv},
      primaryClass={stat.ML},
      url={https://arxiv.org/abs/1603.07285}, 
}

@INPROCEEDINGS{20,
  author={Hamdan, Muhammad K. and Rover, Diane T.},
  booktitle={2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig)}, 
  title={VHDL generator for a high performance convolutional neural network FPGA-based accelerator}, 
  year={2017},
  volume={},
  number={},
  pages={1-6},
  keywords={Tools;Neurons;Field programmable gate arrays;Generators;Adaptation models;Mathematical model;Visualization;VHDL generator;CNNs;AlexNet;parallelism;reconfigurable;adaptability;pipeline;scalable;FPGA},
  doi={10.1109/RECONFIG.2017.8279827}}


@misc{Xilinx7SeriesDatasheet,
note = {Standard},
month = Sep,
year = {2020},
title = {{7 Series FPGAs Data Sheet: Overview (DS180)}},
volume = {DS180},
institution = {Xilinx},
howpublished = {\url{https://docs.xilinx.com/v/u/en-US/ds180_7Series_Overview}}
}

@misc{basys,
note = {Standard},
year = {2024},
title = {{Basys 3 Artix-7 FPGA Trainer Board}},
institution = {Digilent},
howpublished = {\url{https://digilent.com/shop/basys-3-artix-7-fpga-trainer-board-recommended-for-introductory-users/?srsltid=AfmBOor7RCpMxMEfMeDoBMxdHHJt2jnU0G5qF4LpbuussE8VMwzXJ_4e}}
}

@misc{21,
author = {NxtGen},
note = {Rajesh Dangi},
day = {29},
month = Oct,
year = {2019},
title = {{World of CPU, GPU \& FPGA Simplified}},
howpublished = {\url{https://nxtgen.com/World-of-CPU-GPU-&-FPGA-Simplified}}
}

@misc{22,
author = {NVIDIA},
note = {Standard},
year = {2024},
title = {{NVIDIA CUDA}},
institution = {NVIDIA},
howpublished = {\url{https://developer.nvidia.com/cuda-zone}}
}

@misc{23,
author = {NVIDIA},
note = {Standard},
year = {2024},
title = {{NVIDIA A100 Tensor Core GPU}},
institution = {NVIDIA},
howpublished = {\url{https://www.nvidia.com/en-in/data-center/a100/}}
}
