var 25_a_225_a___v7_2_device_2_d_s_p2833x___i2c_8h =
[
    [ "I2CISRC_BITS", "struct_i2_c_i_s_r_c___b_i_t_s.html", "struct_i2_c_i_s_r_c___b_i_t_s" ],
    [ "I2CISRC_REG", "union_i2_c_i_s_r_c___r_e_g.html", "union_i2_c_i_s_r_c___r_e_g" ],
    [ "I2CIER_BITS", "struct_i2_c_i_e_r___b_i_t_s.html", "struct_i2_c_i_e_r___b_i_t_s" ],
    [ "I2CIER_REG", "union_i2_c_i_e_r___r_e_g.html", "union_i2_c_i_e_r___r_e_g" ],
    [ "I2CSTR_BITS", "struct_i2_c_s_t_r___b_i_t_s.html", "struct_i2_c_s_t_r___b_i_t_s" ],
    [ "I2CSTR_REG", "union_i2_c_s_t_r___r_e_g.html", "union_i2_c_s_t_r___r_e_g" ],
    [ "I2CMDR_BITS", "struct_i2_c_m_d_r___b_i_t_s.html", "struct_i2_c_m_d_r___b_i_t_s" ],
    [ "I2CMDR_REG", "union_i2_c_m_d_r___r_e_g.html", "union_i2_c_m_d_r___r_e_g" ],
    [ "I2CEMDR_BITS", "struct_i2_c_e_m_d_r___b_i_t_s.html", "struct_i2_c_e_m_d_r___b_i_t_s" ],
    [ "I2CEMDR_REG", "union_i2_c_e_m_d_r___r_e_g.html", "union_i2_c_e_m_d_r___r_e_g" ],
    [ "I2CPSC_BITS", "struct_i2_c_p_s_c___b_i_t_s.html", "struct_i2_c_p_s_c___b_i_t_s" ],
    [ "I2CPSC_REG", "union_i2_c_p_s_c___r_e_g.html", "union_i2_c_p_s_c___r_e_g" ],
    [ "I2CFFTX_BITS", "struct_i2_c_f_f_t_x___b_i_t_s.html", "struct_i2_c_f_f_t_x___b_i_t_s" ],
    [ "I2CFFTX_REG", "union_i2_c_f_f_t_x___r_e_g.html", "union_i2_c_f_f_t_x___r_e_g" ],
    [ "I2CFFRX_BITS", "struct_i2_c_f_f_r_x___b_i_t_s.html", "struct_i2_c_f_f_r_x___b_i_t_s" ],
    [ "I2CFFRX_REG", "union_i2_c_f_f_r_x___r_e_g.html", "union_i2_c_f_f_r_x___r_e_g" ],
    [ "I2C_REGS", "struct_i2_c___r_e_g_s.html", "struct_i2_c___r_e_g_s" ],
    [ "I2caRegs", "25_a_225_a___v7_2_device_2_d_s_p2833x___i2c_8h.html#a523d2584c5f0df01f3514cb0b91f2435", null ]
];