<stg><name>unoptimized_resnet</name>


<trans_list>

<trans id="1725" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1726" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4881" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1733" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4881" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1727" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4882" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1732" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4882" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1728" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4883" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1731" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4883" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1730" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1734" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4885" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1743" from="6" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4885" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1735" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4886" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1742" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4886" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1736" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4887" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1741" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4887" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1737" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4888" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1740" from="9" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4888" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1739" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1744" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4890" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1749" from="11" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4890" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1745" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4891" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1748" from="12" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4891" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1746" from="13" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4892" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1747" from="13" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4892" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1750" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4894" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1827" from="14" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4894" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1751" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1826" from="15" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1752" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4896" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1825" from="16" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4896" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1753" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4897" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1824" from="17" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4897" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1755" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1756" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1757" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1758" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1759" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1760" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1761" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1762" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1763" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1764" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1765" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1766" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1767" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1768" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1769" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1770" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1771" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1772" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1773" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1774" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1775" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1776" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1777" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1778" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1779" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1780" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1781" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1782" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1783" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1784" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1785" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1786" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1787" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1788" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1789" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1790" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1791" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1792" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1793" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1794" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1795" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1796" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1797" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1798" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1799" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1800" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1801" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1802" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1803" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1804" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1805" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1806" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1807" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1808" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1809" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1810" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1811" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1812" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1813" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1814" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1815" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1816" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1817" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1818" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1819" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1820" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1821" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1822" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1823" from="86" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1828" from="87" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4915" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1829" from="88" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4916" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1836" from="88" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4916" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1830" from="89" to="90">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4917" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1835" from="89" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4917" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1832" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1833" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1834" from="92" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop.i.i.i.i16.preheader:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %hw_output_stencil_values_V_val_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop.i.i.i.i16.preheader:1  %empty_4 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %kernel_copy_stencil_values_V_val_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop.i.i.i.i16.preheader:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %input_copy_stencil_values_V_val_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop.i.i.i.i16.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_copy_stencil_values_V_val_V), !map !246

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop.i.i.i.i16.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i16* %kernel_copy_stencil_values_V_val_V), !map !252

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop.i.i.i.i16.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i16* %hw_output_stencil_values_V_val_V), !map !256

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop.i.i.i.i16.preheader:6  call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @unoptimized_resnet_s) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop.i.i.i.i16.preheader:7  %conv_stencil_conv_st = alloca [12544 x i16], align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_conv_st"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop.i.i.i.i16.preheader:8  %hw_input_stencil_hw_s = alloca [7200 x i16], align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_hw_s"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop.i.i.i.i16.preheader:9  %hw_kernel_stencil_hw = alloca [1152 x i16], align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.i.i.i.i16.preheader:10  br label %hw_kernel_stencil_cache.exit

]]></Node>
<StgValue><ssdm name="br_ln4881"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
hw_kernel_stencil_cache.exit:0  %hw_input_s0_y_assign = phi i5 [ 0, %arrayctor.loop.i.i.i.i16.preheader ], [ %c3, %hw_kernel_stencil_cache.exit.loopexit ]

]]></Node>
<StgValue><ssdm name="hw_input_s0_y_assign"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hw_kernel_stencil_cache.exit:1  %icmp_ln4881 = icmp eq i5 %hw_input_s0_y_assign, -2

]]></Node>
<StgValue><ssdm name="icmp_ln4881"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hw_kernel_stencil_cache.exit:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hw_kernel_stencil_cache.exit:3  %c3 = add i5 %hw_input_s0_y_assign, 1

]]></Node>
<StgValue><ssdm name="c3"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hw_kernel_stencil_cache.exit:4  br i1 %icmp_ln4881, label %.preheader13.preheader, label %.preheader15.preheader

]]></Node>
<StgValue><ssdm name="br_ln4881"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="5">
<![CDATA[
.preheader15.preheader:0  %zext_ln4882 = zext i5 %hw_input_s0_y_assign to i14

]]></Node>
<StgValue><ssdm name="zext_ln4882"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4881" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.preheader:1  br label %.preheader15

]]></Node>
<StgValue><ssdm name="br_ln4882"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4881" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:0  br label %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln4885"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader15:0  %hw_input_s0_x_assign = phi i5 [ 0, %.preheader15.preheader ], [ %c5, %.preheader15.loopexit ]

]]></Node>
<StgValue><ssdm name="hw_input_s0_x_assign"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader15:1  %icmp_ln4882 = icmp eq i5 %hw_input_s0_x_assign, -2

]]></Node>
<StgValue><ssdm name="icmp_ln4882"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader15:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader15:3  %c5 = add i5 %hw_input_s0_x_assign, 1

]]></Node>
<StgValue><ssdm name="c5"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15:4  br i1 %icmp_ln4882, label %hw_kernel_stencil_cache.exit.loopexit, label %.preheader14.preheader

]]></Node>
<StgValue><ssdm name="br_ln4882"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="5">
<![CDATA[
.preheader14.preheader:0  %zext_ln4883 = zext i5 %hw_input_s0_x_assign to i11

]]></Node>
<StgValue><ssdm name="zext_ln4883"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.preheader:1  br label %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln4883"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4882" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
hw_kernel_stencil_cache.exit.loopexit:0  br label %hw_kernel_stencil_cache.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader14:0  %hw_input_s0_z_assign = phi i4 [ %c7_1, %"extract<0, 15>.exit" ], [ 0, %.preheader14.preheader ]

]]></Node>
<StgValue><ssdm name="hw_input_s0_z_assign"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader14:1  %icmp_ln4883 = icmp eq i4 %hw_input_s0_z_assign, -8

]]></Node>
<StgValue><ssdm name="icmp_ln4883"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader14:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader14:3  %c7_1 = add i4 %hw_input_s0_z_assign, 1

]]></Node>
<StgValue><ssdm name="c7_1"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14:4  br i1 %icmp_ln4883, label %.preheader15.loopexit, label %"extract<0, 15>.exit"

]]></Node>
<StgValue><ssdm name="br_ln4883"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
extract<0, 15>.exit:0  %tmp_val_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %input_copy_stencil_values_V_val_V)

]]></Node>
<StgValue><ssdm name="tmp_val_V"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
extract<0, 15>.exit:1  %tmp = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %hw_input_s0_z_assign, i5 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="9">
<![CDATA[
extract<0, 15>.exit:2  %zext_ln321_1 = zext i9 %tmp to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_1"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
extract<0, 15>.exit:3  %tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %hw_input_s0_z_assign, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="5">
<![CDATA[
extract<0, 15>.exit:4  %zext_ln321_2 = zext i5 %tmp_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_2"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
extract<0, 15>.exit:5  %sub_ln321 = sub i10 %zext_ln321_1, %zext_ln321_2

]]></Node>
<StgValue><ssdm name="sub_ln321"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="10">
<![CDATA[
extract<0, 15>.exit:6  %sext_ln321 = sext i10 %sub_ln321 to i11

]]></Node>
<StgValue><ssdm name="sext_ln321"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
extract<0, 15>.exit:7  %add_ln321 = add i11 %sext_ln321, %zext_ln4883

]]></Node>
<StgValue><ssdm name="add_ln321"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="11">
<![CDATA[
extract<0, 15>.exit:8  %trunc_ln321 = trunc i11 %add_ln321 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln321"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4883" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.loopexit:0  br label %.preheader15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
extract<0, 15>.exit:9  %p_shl_cast = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %trunc_ln321, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
extract<0, 15>.exit:10  %tmp_2 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %add_ln321, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="14" op_0_bw="12">
<![CDATA[
extract<0, 15>.exit:11  %sext_ln321_1 = sext i12 %tmp_2 to i14

]]></Node>
<StgValue><ssdm name="sext_ln321_1"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
extract<0, 15>.exit:12  %sub_ln321_1 = sub i14 %p_shl_cast, %sext_ln321_1

]]></Node>
<StgValue><ssdm name="sub_ln321_1"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
extract<0, 15>.exit:13  %add_ln321_1 = add i14 %sub_ln321_1, %zext_ln4882

]]></Node>
<StgValue><ssdm name="add_ln321_1"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="14">
<![CDATA[
extract<0, 15>.exit:14  %zext_ln321_3 = zext i14 %add_ln321_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_3"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
extract<0, 15>.exit:15  %hw_input_stencil_hw_1 = getelementptr [7200 x i16]* %hw_input_stencil_hw_s, i64 0, i64 %zext_ln321_3

]]></Node>
<StgValue><ssdm name="hw_input_stencil_hw_1"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
extract<0, 15>.exit:16  store i16 %tmp_val_V, i16* %hw_input_stencil_hw_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
extract<0, 15>.exit:17  br label %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln4883"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader13:0  %hw_kernel_s0_y_assig = phi i2 [ %c3_1, %.preheader13.loopexit ], [ 0, %.preheader13.preheader ]

]]></Node>
<StgValue><ssdm name="hw_kernel_s0_y_assig"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader13:1  %icmp_ln4885 = icmp eq i2 %hw_kernel_s0_y_assig, -1

]]></Node>
<StgValue><ssdm name="icmp_ln4885"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader13:3  %c3_1 = add i2 %hw_kernel_s0_y_assig, 1

]]></Node>
<StgValue><ssdm name="c3_1"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:4  br i1 %icmp_ln4885, label %.preheader9.preheader, label %.preheader12.preheader

]]></Node>
<StgValue><ssdm name="br_ln4885"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="2">
<![CDATA[
.preheader12.preheader:0  %zext_ln4886 = zext i2 %hw_kernel_s0_y_assig to i12

]]></Node>
<StgValue><ssdm name="zext_ln4886"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:1  br label %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln4886"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4885" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:0  br label %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln563"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader12:0  %hw_kernel_s0_x_assig = phi i2 [ 0, %.preheader12.preheader ], [ %c5_1, %.preheader12.loopexit ]

]]></Node>
<StgValue><ssdm name="hw_kernel_s0_x_assig"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:1  %icmp_ln4886 = icmp eq i2 %hw_kernel_s0_x_assig, -1

]]></Node>
<StgValue><ssdm name="icmp_ln4886"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:3  %c5_1 = add i2 %hw_kernel_s0_x_assig, 1

]]></Node>
<StgValue><ssdm name="c5_1"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:4  br i1 %icmp_ln4886, label %.preheader13.loopexit, label %.preheader11.preheader

]]></Node>
<StgValue><ssdm name="br_ln4886"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="2">
<![CDATA[
.preheader11.preheader:0  %zext_ln2419 = zext i2 %hw_kernel_s0_x_assig to i64

]]></Node>
<StgValue><ssdm name="zext_ln2419"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader:1  br label %.preheader11

]]></Node>
<StgValue><ssdm name="br_ln4887"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.loopexit:0  br label %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader11:0  %hw_kernel_s0_w_assig = phi i5 [ 0, %.preheader11.preheader ], [ %c7, %.preheader11.loopexit ]

]]></Node>
<StgValue><ssdm name="hw_kernel_s0_w_assig"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11:1  %icmp_ln4887 = icmp eq i5 %hw_kernel_s0_w_assig, -16

]]></Node>
<StgValue><ssdm name="icmp_ln4887"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader11:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11:3  %c7 = add i5 %hw_kernel_s0_w_assig, 1

]]></Node>
<StgValue><ssdm name="c7"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:4  br i1 %icmp_ln4887, label %.preheader12.loopexit, label %.preheader10.preheader

]]></Node>
<StgValue><ssdm name="br_ln4887"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="5">
<![CDATA[
.preheader10.preheader:0  %zext_ln4888 = zext i5 %hw_kernel_s0_w_assig to i9

]]></Node>
<StgValue><ssdm name="zext_ln4888"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:1  br label %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln4888"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.loopexit:0  br label %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader10:0  %hw_kernel_s0_z_assig = phi i4 [ %c9, %"extract<0, 15>.exit73" ], [ 0, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="hw_kernel_s0_z_assig"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader10:1  %icmp_ln4888 = icmp eq i4 %hw_kernel_s0_z_assig, -8

]]></Node>
<StgValue><ssdm name="icmp_ln4888"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader10:3  %c9 = add i4 %hw_kernel_s0_z_assig, 1

]]></Node>
<StgValue><ssdm name="c9"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:4  br i1 %icmp_ln4888, label %.preheader11.loopexit, label %"extract<0, 15>.exit73"

]]></Node>
<StgValue><ssdm name="br_ln4888"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4888" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
extract<0, 15>.exit73:0  %tmp_val_V_1 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %kernel_copy_stencil_values_V_val_V)

]]></Node>
<StgValue><ssdm name="tmp_val_V_1"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4888" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
extract<0, 15>.exit73:1  %tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %hw_kernel_s0_z_assig, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4888" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="8">
<![CDATA[
extract<0, 15>.exit73:2  %zext_ln321_8 = zext i8 %tmp_s to i9

]]></Node>
<StgValue><ssdm name="zext_ln321_8"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4888" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
extract<0, 15>.exit73:3  %add_ln321_4 = add i9 %zext_ln321_8, %zext_ln4888

]]></Node>
<StgValue><ssdm name="add_ln321_4"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4888" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="9">
<![CDATA[
extract<0, 15>.exit73:4  %zext_ln321_9 = zext i9 %add_ln321_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_9"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4888" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
extract<0, 15>.exit73:5  %tmp_6 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %add_ln321_4, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4888" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="11">
<![CDATA[
extract<0, 15>.exit73:6  %zext_ln321_10 = zext i11 %tmp_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_10"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4888" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
extract<0, 15>.exit73:7  %sub_ln321_3 = sub i64 %zext_ln321_10, %zext_ln321_9

]]></Node>
<StgValue><ssdm name="sub_ln321_3"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4888" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
extract<0, 15>.exit73:8  %add_ln321_5 = add i64 %sub_ln321_3, %zext_ln2419

]]></Node>
<StgValue><ssdm name="add_ln321_5"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4888" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="64">
<![CDATA[
extract<0, 15>.exit73:9  %trunc_ln321_1 = trunc i64 %add_ln321_5 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln321_1"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4888" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="64">
<![CDATA[
extract<0, 15>.exit73:10  %trunc_ln321_2 = trunc i64 %add_ln321_5 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln321_2"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4888" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.loopexit:0  br label %.preheader11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
extract<0, 15>.exit73:11  %p_shl4_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln321_2, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
extract<0, 15>.exit73:12  %sub_ln321_4 = sub i12 %p_shl4_cast, %trunc_ln321_1

]]></Node>
<StgValue><ssdm name="sub_ln321_4"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
extract<0, 15>.exit73:13  %add_ln321_6 = add i12 %sub_ln321_4, %zext_ln4886

]]></Node>
<StgValue><ssdm name="add_ln321_6"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="12">
<![CDATA[
extract<0, 15>.exit73:14  %zext_ln321_11 = zext i12 %add_ln321_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_11"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
extract<0, 15>.exit73:15  %hw_kernel_stencil_hw_1 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln321_11

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_1"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
extract<0, 15>.exit73:16  store i16 %tmp_val_V_1, i16* %hw_kernel_stencil_hw_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
extract<0, 15>.exit73:17  br label %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln4888"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader9:0  %conv_s0_y_assign = phi i5 [ %c3_2, %.preheader9.loopexit ], [ 0, %.preheader9.preheader ]

]]></Node>
<StgValue><ssdm name="conv_s0_y_assign"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader9:1  %icmp_ln4890 = icmp eq i5 %conv_s0_y_assign, -4

]]></Node>
<StgValue><ssdm name="icmp_ln4890"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader9:3  %c3_2 = add i5 %conv_s0_y_assign, 1

]]></Node>
<StgValue><ssdm name="c3_2"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:4  br i1 %icmp_ln4890, label %.preheader6.preheader, label %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="br_ln4890"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="5">
<![CDATA[
.preheader8.preheader:0  %zext_ln321 = zext i5 %conv_s0_y_assign to i11

]]></Node>
<StgValue><ssdm name="zext_ln321"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:1  br label %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln563"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln4894"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="200" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader8:0  %conv_s0_x_assign = phi i5 [ 0, %.preheader8.preheader ], [ %c5_2, %.preheader8.loopexit ]

]]></Node>
<StgValue><ssdm name="conv_s0_x_assign"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader8:1  %icmp_ln4891 = icmp eq i5 %conv_s0_x_assign, -4

]]></Node>
<StgValue><ssdm name="icmp_ln4891"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader8:3  %c5_2 = add i5 %conv_s0_x_assign, 1

]]></Node>
<StgValue><ssdm name="c5_2"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:4  br i1 %icmp_ln4891, label %.preheader9.loopexit, label %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln4891"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4891" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader7.preheader:0  %tmp_4 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %conv_s0_x_assign, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4891" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="11" op_0_bw="10">
<![CDATA[
.preheader7.preheader:1  %zext_ln321_4 = zext i10 %tmp_4 to i11

]]></Node>
<StgValue><ssdm name="zext_ln321_4"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4891" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader7.preheader:2  %tmp_5 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %conv_s0_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4891" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="7">
<![CDATA[
.preheader7.preheader:3  %zext_ln321_5 = zext i7 %tmp_5 to i11

]]></Node>
<StgValue><ssdm name="zext_ln321_5"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4891" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:4  %sub_ln321_2 = sub i11 %zext_ln321_4, %zext_ln321_5

]]></Node>
<StgValue><ssdm name="sub_ln321_2"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4891" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7.preheader:5  %add_ln321_2 = add i11 %sub_ln321_2, %zext_ln321

]]></Node>
<StgValue><ssdm name="add_ln321_2"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4891" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
.preheader7.preheader:6  %tmp_7_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %add_ln321_2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4891" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:7  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln563"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4891" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.loopexit:0  br label %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="214" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader7:0  %conv_s0_w_assign = phi i5 [ %c7_2, %.preheader324 ], [ 0, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="conv_s0_w_assign"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:1  %icmp_ln4892 = icmp eq i5 %conv_s0_w_assign, -16

]]></Node>
<StgValue><ssdm name="icmp_ln4892"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:3  %c7_2 = add i5 %conv_s0_w_assign, 1

]]></Node>
<StgValue><ssdm name="c7_2"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:4  br i1 %icmp_ln4892, label %.preheader8.loopexit, label %.preheader324

]]></Node>
<StgValue><ssdm name="br_ln4892"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="15" op_0_bw="5">
<![CDATA[
.preheader324:0  %zext_ln321_6 = zext i5 %conv_s0_w_assign to i15

]]></Node>
<StgValue><ssdm name="zext_ln321_6"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader324:1  %add_ln321_3 = add i15 %tmp_7_cast, %zext_ln321_6

]]></Node>
<StgValue><ssdm name="add_ln321_3"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="15">
<![CDATA[
.preheader324:2  %zext_ln321_7 = zext i15 %add_ln321_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_7"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader324:3  %conv_stencil_conv_st_1 = getelementptr [12544 x i16]* %conv_stencil_conv_st, i64 0, i64 %zext_ln321_7

]]></Node>
<StgValue><ssdm name="conv_stencil_conv_st_1"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader324:4  store i16 0, i16* %conv_stencil_conv_st_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4892" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
.preheader324:5  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln4892"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4892" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.loopexit:0  br label %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="226" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader6:0  %conv_s1_y_assign = phi i5 [ %c3_3, %.preheader6.loopexit ], [ 0, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="conv_s1_y_assign"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:1  %icmp_ln4894 = icmp eq i5 %conv_s1_y_assign, -4

]]></Node>
<StgValue><ssdm name="icmp_ln4894"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:3  %c3_3 = add i5 %conv_s1_y_assign, 1

]]></Node>
<StgValue><ssdm name="c3_3"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:4  br i1 %icmp_ln4894, label %.preheader2.preheader, label %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln4894"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4894" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="5">
<![CDATA[
.preheader5.preheader:0  %zext_ln4895 = zext i5 %conv_s1_y_assign to i12

]]></Node>
<StgValue><ssdm name="zext_ln4895"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4894" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:1  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln4895"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4894" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln4915"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="234" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader5:0  %conv_s1_x_assign = phi i5 [ 0, %.preheader5.preheader ], [ %c5_3, %.preheader5.loopexit ]

]]></Node>
<StgValue><ssdm name="conv_s1_x_assign"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:1  %icmp_ln4895 = icmp eq i5 %conv_s1_x_assign, -4

]]></Node>
<StgValue><ssdm name="icmp_ln4895"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:3  %c5_3 = add i5 %conv_s1_x_assign, 1

]]></Node>
<StgValue><ssdm name="c5_3"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:4  br i1 %icmp_ln4895, label %.preheader6.loopexit, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="br_ln4895"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader4.preheader:0  %tmp_8 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %conv_s1_x_assign, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="240" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="11" op_0_bw="10">
<![CDATA[
.preheader4.preheader:1  %zext_ln197 = zext i10 %tmp_8 to i11

]]></Node>
<StgValue><ssdm name="zext_ln197"/></StgValue>
</operation>

<operation id="241" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader4.preheader:2  %tmp_9 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %conv_s1_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="242" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="7">
<![CDATA[
.preheader4.preheader:3  %zext_ln197_1 = zext i7 %tmp_9 to i11

]]></Node>
<StgValue><ssdm name="zext_ln197_1"/></StgValue>
</operation>

<operation id="243" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader4.preheader:4  %sub_ln197 = sub i11 %zext_ln197, %zext_ln197_1

]]></Node>
<StgValue><ssdm name="sub_ln197"/></StgValue>
</operation>

<operation id="244" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="11">
<![CDATA[
.preheader4.preheader:5  %sext_ln197 = sext i11 %sub_ln197 to i12

]]></Node>
<StgValue><ssdm name="sext_ln197"/></StgValue>
</operation>

<operation id="245" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader4.preheader:6  %add_ln197 = add i12 %zext_ln4895, %sext_ln197

]]></Node>
<StgValue><ssdm name="add_ln197"/></StgValue>
</operation>

<operation id="246" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="12">
<![CDATA[
.preheader4.preheader:7  %trunc_ln197 = trunc i12 %add_ln197 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln197"/></StgValue>
</operation>

<operation id="247" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
.preheader4.preheader:8  %tmp_3 = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %add_ln197, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="248" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="16">
<![CDATA[
.preheader4.preheader:9  %sext_ln197_1 = sext i16 %tmp_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_1"/></StgValue>
</operation>

<operation id="249" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
.preheader4.preheader:10  %tmp_11_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %trunc_ln197, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="250" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:11  %conv_stencil_conv_st_2 = getelementptr [12544 x i16]* %conv_stencil_conv_st, i64 0, i64 %sext_ln197_1

]]></Node>
<StgValue><ssdm name="conv_stencil_conv_st_2"/></StgValue>
</operation>

<operation id="251" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader4.preheader:12  %or_ln197 = or i15 %tmp_11_cast, 1

]]></Node>
<StgValue><ssdm name="or_ln197"/></StgValue>
</operation>

<operation id="252" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="15">
<![CDATA[
.preheader4.preheader:13  %zext_ln197_2 = zext i15 %or_ln197 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_2"/></StgValue>
</operation>

<operation id="253" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:14  %conv_stencil_conv_st_3 = getelementptr [12544 x i16]* %conv_stencil_conv_st, i64 0, i64 %zext_ln197_2

]]></Node>
<StgValue><ssdm name="conv_stencil_conv_st_3"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader4.preheader:15  %or_ln197_1 = or i15 %tmp_11_cast, 2

]]></Node>
<StgValue><ssdm name="or_ln197_1"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="15">
<![CDATA[
.preheader4.preheader:16  %zext_ln197_3 = zext i15 %or_ln197_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_3"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:17  %conv_stencil_conv_st_4 = getelementptr [12544 x i16]* %conv_stencil_conv_st, i64 0, i64 %zext_ln197_3

]]></Node>
<StgValue><ssdm name="conv_stencil_conv_st_4"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader4.preheader:18  %or_ln197_2 = or i15 %tmp_11_cast, 3

]]></Node>
<StgValue><ssdm name="or_ln197_2"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="15">
<![CDATA[
.preheader4.preheader:19  %zext_ln197_4 = zext i15 %or_ln197_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_4"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:20  %conv_stencil_conv_st_5 = getelementptr [12544 x i16]* %conv_stencil_conv_st, i64 0, i64 %zext_ln197_4

]]></Node>
<StgValue><ssdm name="conv_stencil_conv_st_5"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader4.preheader:21  %or_ln197_3 = or i15 %tmp_11_cast, 4

]]></Node>
<StgValue><ssdm name="or_ln197_3"/></StgValue>
</operation>

<operation id="261" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="15">
<![CDATA[
.preheader4.preheader:22  %zext_ln197_5 = zext i15 %or_ln197_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_5"/></StgValue>
</operation>

<operation id="262" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:23  %conv_stencil_conv_st_6 = getelementptr [12544 x i16]* %conv_stencil_conv_st, i64 0, i64 %zext_ln197_5

]]></Node>
<StgValue><ssdm name="conv_stencil_conv_st_6"/></StgValue>
</operation>

<operation id="263" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader4.preheader:24  %or_ln197_4 = or i15 %tmp_11_cast, 5

]]></Node>
<StgValue><ssdm name="or_ln197_4"/></StgValue>
</operation>

<operation id="264" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="15">
<![CDATA[
.preheader4.preheader:25  %zext_ln197_6 = zext i15 %or_ln197_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_6"/></StgValue>
</operation>

<operation id="265" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:26  %conv_stencil_conv_st_7 = getelementptr [12544 x i16]* %conv_stencil_conv_st, i64 0, i64 %zext_ln197_6

]]></Node>
<StgValue><ssdm name="conv_stencil_conv_st_7"/></StgValue>
</operation>

<operation id="266" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader4.preheader:27  %or_ln197_5 = or i15 %tmp_11_cast, 6

]]></Node>
<StgValue><ssdm name="or_ln197_5"/></StgValue>
</operation>

<operation id="267" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="15">
<![CDATA[
.preheader4.preheader:28  %zext_ln197_7 = zext i15 %or_ln197_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_7"/></StgValue>
</operation>

<operation id="268" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:29  %conv_stencil_conv_st_8 = getelementptr [12544 x i16]* %conv_stencil_conv_st, i64 0, i64 %zext_ln197_7

]]></Node>
<StgValue><ssdm name="conv_stencil_conv_st_8"/></StgValue>
</operation>

<operation id="269" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader4.preheader:30  %or_ln197_6 = or i15 %tmp_11_cast, 7

]]></Node>
<StgValue><ssdm name="or_ln197_6"/></StgValue>
</operation>

<operation id="270" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="15">
<![CDATA[
.preheader4.preheader:31  %zext_ln197_8 = zext i15 %or_ln197_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_8"/></StgValue>
</operation>

<operation id="271" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:32  %conv_stencil_conv_st_9 = getelementptr [12544 x i16]* %conv_stencil_conv_st, i64 0, i64 %zext_ln197_8

]]></Node>
<StgValue><ssdm name="conv_stencil_conv_st_9"/></StgValue>
</operation>

<operation id="272" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader4.preheader:33  %or_ln197_7 = or i15 %tmp_11_cast, 8

]]></Node>
<StgValue><ssdm name="or_ln197_7"/></StgValue>
</operation>

<operation id="273" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="15">
<![CDATA[
.preheader4.preheader:34  %zext_ln197_9 = zext i15 %or_ln197_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_9"/></StgValue>
</operation>

<operation id="274" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:35  %conv_stencil_conv_st_10 = getelementptr [12544 x i16]* %conv_stencil_conv_st, i64 0, i64 %zext_ln197_9

]]></Node>
<StgValue><ssdm name="conv_stencil_conv_st_10"/></StgValue>
</operation>

<operation id="275" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader4.preheader:36  %or_ln197_8 = or i15 %tmp_11_cast, 9

]]></Node>
<StgValue><ssdm name="or_ln197_8"/></StgValue>
</operation>

<operation id="276" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="15">
<![CDATA[
.preheader4.preheader:37  %zext_ln197_10 = zext i15 %or_ln197_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_10"/></StgValue>
</operation>

<operation id="277" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:38  %conv_stencil_conv_st_11 = getelementptr [12544 x i16]* %conv_stencil_conv_st, i64 0, i64 %zext_ln197_10

]]></Node>
<StgValue><ssdm name="conv_stencil_conv_st_11"/></StgValue>
</operation>

<operation id="278" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader4.preheader:39  %or_ln197_9 = or i15 %tmp_11_cast, 10

]]></Node>
<StgValue><ssdm name="or_ln197_9"/></StgValue>
</operation>

<operation id="279" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="15">
<![CDATA[
.preheader4.preheader:40  %zext_ln197_11 = zext i15 %or_ln197_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_11"/></StgValue>
</operation>

<operation id="280" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:41  %conv_stencil_conv_st_12 = getelementptr [12544 x i16]* %conv_stencil_conv_st, i64 0, i64 %zext_ln197_11

]]></Node>
<StgValue><ssdm name="conv_stencil_conv_st_12"/></StgValue>
</operation>

<operation id="281" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader4.preheader:42  %or_ln197_10 = or i15 %tmp_11_cast, 11

]]></Node>
<StgValue><ssdm name="or_ln197_10"/></StgValue>
</operation>

<operation id="282" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="15">
<![CDATA[
.preheader4.preheader:43  %zext_ln197_12 = zext i15 %or_ln197_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_12"/></StgValue>
</operation>

<operation id="283" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:44  %conv_stencil_conv_st_13 = getelementptr [12544 x i16]* %conv_stencil_conv_st, i64 0, i64 %zext_ln197_12

]]></Node>
<StgValue><ssdm name="conv_stencil_conv_st_13"/></StgValue>
</operation>

<operation id="284" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader4.preheader:45  %or_ln197_11 = or i15 %tmp_11_cast, 12

]]></Node>
<StgValue><ssdm name="or_ln197_11"/></StgValue>
</operation>

<operation id="285" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="15">
<![CDATA[
.preheader4.preheader:46  %zext_ln197_13 = zext i15 %or_ln197_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_13"/></StgValue>
</operation>

<operation id="286" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:47  %conv_stencil_conv_st_14 = getelementptr [12544 x i16]* %conv_stencil_conv_st, i64 0, i64 %zext_ln197_13

]]></Node>
<StgValue><ssdm name="conv_stencil_conv_st_14"/></StgValue>
</operation>

<operation id="287" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader4.preheader:48  %or_ln197_12 = or i15 %tmp_11_cast, 13

]]></Node>
<StgValue><ssdm name="or_ln197_12"/></StgValue>
</operation>

<operation id="288" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="15">
<![CDATA[
.preheader4.preheader:49  %zext_ln197_14 = zext i15 %or_ln197_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_14"/></StgValue>
</operation>

<operation id="289" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:50  %conv_stencil_conv_st_15 = getelementptr [12544 x i16]* %conv_stencil_conv_st, i64 0, i64 %zext_ln197_14

]]></Node>
<StgValue><ssdm name="conv_stencil_conv_st_15"/></StgValue>
</operation>

<operation id="290" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader4.preheader:51  %or_ln197_13 = or i15 %tmp_11_cast, 14

]]></Node>
<StgValue><ssdm name="or_ln197_13"/></StgValue>
</operation>

<operation id="291" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="15">
<![CDATA[
.preheader4.preheader:52  %zext_ln197_15 = zext i15 %or_ln197_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_15"/></StgValue>
</operation>

<operation id="292" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:53  %conv_stencil_conv_st_16 = getelementptr [12544 x i16]* %conv_stencil_conv_st, i64 0, i64 %zext_ln197_15

]]></Node>
<StgValue><ssdm name="conv_stencil_conv_st_16"/></StgValue>
</operation>

<operation id="293" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader4.preheader:54  %or_ln197_14 = or i15 %tmp_11_cast, 15

]]></Node>
<StgValue><ssdm name="or_ln197_14"/></StgValue>
</operation>

<operation id="294" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="15">
<![CDATA[
.preheader4.preheader:55  %zext_ln197_16 = zext i15 %or_ln197_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_16"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:56  %conv_stencil_conv_st_17 = getelementptr [12544 x i16]* %conv_stencil_conv_st, i64 0, i64 %zext_ln197_16

]]></Node>
<StgValue><ssdm name="conv_stencil_conv_st_17"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:57  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln4896"/></StgValue>
</operation>

<operation id="297" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4895" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.loopexit:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="298" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader4:0  %conv_s1_r_y_assign = phi i2 [ 0, %.preheader4.preheader ], [ %c7_4, %.preheader4.loopexit ]

]]></Node>
<StgValue><ssdm name="conv_s1_r_y_assign"/></StgValue>
</operation>

<operation id="299" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="5" op_0_bw="2">
<![CDATA[
.preheader4:1  %zext_ln4896 = zext i2 %conv_s1_r_y_assign to i5

]]></Node>
<StgValue><ssdm name="zext_ln4896"/></StgValue>
</operation>

<operation id="300" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader4:2  %icmp_ln4896 = icmp eq i2 %conv_s1_r_y_assign, -1

]]></Node>
<StgValue><ssdm name="icmp_ln4896"/></StgValue>
</operation>

<operation id="301" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:3  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="302" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader4:4  %c7_4 = add i2 %conv_s1_r_y_assign, 1

]]></Node>
<StgValue><ssdm name="c7_4"/></StgValue>
</operation>

<operation id="303" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:5  br i1 %icmp_ln4896, label %.preheader5.loopexit, label %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln4896"/></StgValue>
</operation>

<operation id="304" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4896" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3.preheader:0  %add_ln1160 = add i5 %conv_s1_y_assign, %zext_ln4896

]]></Node>
<StgValue><ssdm name="add_ln1160"/></StgValue>
</operation>

<operation id="305" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4896" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="13" op_0_bw="5">
<![CDATA[
.preheader3.preheader:1  %zext_ln2413 = zext i5 %add_ln1160 to i13

]]></Node>
<StgValue><ssdm name="zext_ln2413"/></StgValue>
</operation>

<operation id="306" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4896" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="5">
<![CDATA[
.preheader3.preheader:2  %zext_ln2413_1 = zext i5 %add_ln1160 to i12

]]></Node>
<StgValue><ssdm name="zext_ln2413_1"/></StgValue>
</operation>

<operation id="307" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4896" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="11" op_0_bw="5">
<![CDATA[
.preheader3.preheader:3  %zext_ln2413_2 = zext i5 %add_ln1160 to i11

]]></Node>
<StgValue><ssdm name="zext_ln2413_2"/></StgValue>
</operation>

<operation id="308" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4896" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="7" op_0_bw="2">
<![CDATA[
.preheader3.preheader:4  %zext_ln4897_1 = zext i2 %conv_s1_r_y_assign to i7

]]></Node>
<StgValue><ssdm name="zext_ln4897_1"/></StgValue>
</operation>

<operation id="309" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4896" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="2">
<![CDATA[
.preheader3.preheader:5  %zext_ln4897_2 = zext i2 %conv_s1_r_y_assign to i6

]]></Node>
<StgValue><ssdm name="zext_ln4897_2"/></StgValue>
</operation>

<operation id="310" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4896" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="11" op_0_bw="2">
<![CDATA[
.preheader3.preheader:6  %zext_ln4897_3 = zext i2 %conv_s1_r_y_assign to i11

]]></Node>
<StgValue><ssdm name="zext_ln4897_3"/></StgValue>
</operation>

<operation id="311" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4896" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="2">
<![CDATA[
.preheader3.preheader:7  %zext_ln4897_4 = zext i2 %conv_s1_r_y_assign to i10

]]></Node>
<StgValue><ssdm name="zext_ln4897_4"/></StgValue>
</operation>

<operation id="312" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4896" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="2">
<![CDATA[
.preheader3.preheader:8  %zext_ln4897_5 = zext i2 %conv_s1_r_y_assign to i8

]]></Node>
<StgValue><ssdm name="zext_ln4897_5"/></StgValue>
</operation>

<operation id="313" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4896" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="9" op_0_bw="2">
<![CDATA[
.preheader3.preheader:9  %zext_ln4897_6 = zext i2 %conv_s1_r_y_assign to i9

]]></Node>
<StgValue><ssdm name="zext_ln4897_6"/></StgValue>
</operation>

<operation id="314" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4896" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="2">
<![CDATA[
.preheader3.preheader:10  %zext_ln4897_7 = zext i2 %conv_s1_r_y_assign to i12

]]></Node>
<StgValue><ssdm name="zext_ln4897_7"/></StgValue>
</operation>

<operation id="315" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4896" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:11  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln4897"/></StgValue>
</operation>

<operation id="316" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4896" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.loopexit:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="317" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader3:0  %conv_s1_r_x_assign = phi i2 [ %c9_1, %"set_at<0, 16, 16>.exit" ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="conv_s1_r_x_assign"/></StgValue>
</operation>

<operation id="318" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="5" op_0_bw="2">
<![CDATA[
.preheader3:1  %zext_ln4897 = zext i2 %conv_s1_r_x_assign to i5

]]></Node>
<StgValue><ssdm name="zext_ln4897"/></StgValue>
</operation>

<operation id="319" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader3:2  %icmp_ln4897 = icmp eq i2 %conv_s1_r_x_assign, -1

]]></Node>
<StgValue><ssdm name="icmp_ln4897"/></StgValue>
</operation>

<operation id="320" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:3  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="321" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader3:4  %c9_1 = add i2 %conv_s1_r_x_assign, 1

]]></Node>
<StgValue><ssdm name="c9_1"/></StgValue>
</operation>

<operation id="322" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:5  br i1 %icmp_ln4897, label %.preheader4.loopexit, label %"set_at<0, 16, 16>.exit"

]]></Node>
<StgValue><ssdm name="br_ln4897"/></StgValue>
</operation>

<operation id="323" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
set_at<0, 16, 16>.exit:1  %add_ln1160_1 = add i5 %zext_ln4897, %conv_s1_x_assign

]]></Node>
<StgValue><ssdm name="add_ln1160_1"/></StgValue>
</operation>

<operation id="324" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
set_at<0, 16, 16>.exit:2  %tmp_11 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln1160_1, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="325" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="11" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:3  %zext_ln197_21 = zext i10 %tmp_11 to i11

]]></Node>
<StgValue><ssdm name="zext_ln197_21"/></StgValue>
</operation>

<operation id="326" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
set_at<0, 16, 16>.exit:4  %tmp_12 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %add_ln1160_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="327" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="11" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:5  %zext_ln197_22 = zext i6 %tmp_12 to i11

]]></Node>
<StgValue><ssdm name="zext_ln197_22"/></StgValue>
</operation>

<operation id="328" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:6  %sub_ln197_2 = sub i11 %zext_ln197_21, %zext_ln197_22

]]></Node>
<StgValue><ssdm name="sub_ln197_2"/></StgValue>
</operation>

<operation id="329" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:49  %tmp_13 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %conv_s1_r_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="330" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="5" op_0_bw="4">
<![CDATA[
set_at<0, 16, 16>.exit:50  %zext_ln197_30 = zext i4 %tmp_13 to i5

]]></Node>
<StgValue><ssdm name="zext_ln197_30"/></StgValue>
</operation>

<operation id="331" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
set_at<0, 16, 16>.exit:51  %sub_ln197_3 = sub i5 %zext_ln197_30, %zext_ln4897

]]></Node>
<StgValue><ssdm name="sub_ln197_3"/></StgValue>
</operation>

<operation id="332" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:61  %tmp_22_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 12, i2 %conv_s1_r_x_assign)

]]></Node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="333" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="2" op_3_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:62  %p_shl2_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i2.i2(i8 12, i2 %conv_s1_r_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="334" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:63  %sub_ln197_4 = sub i12 %p_shl2_cast, %tmp_22_cast

]]></Node>
<StgValue><ssdm name="sub_ln197_4"/></StgValue>
</operation>

<operation id="335" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:64  %add_ln197_19 = add i12 %sub_ln197_4, %zext_ln4897_7

]]></Node>
<StgValue><ssdm name="add_ln197_19"/></StgValue>
</operation>

<operation id="336" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:65  %zext_ln197_31 = zext i12 %add_ln197_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_31"/></StgValue>
</operation>

<operation id="337" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:66  %hw_kernel_stencil_hw_3 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_31

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_3"/></StgValue>
</operation>

<operation id="338" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4897" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:668  %hw_kernel_stencil_op_1 = load i16* %hw_kernel_stencil_hw_3, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_1"/></StgValue>
</operation>

<operation id="339" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4897" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.loopexit:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="340" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:8  %sext_ln197_3 = sext i11 %sub_ln197_2 to i12

]]></Node>
<StgValue><ssdm name="sext_ln197_3"/></StgValue>
</operation>

<operation id="341" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:9  %add_ln197_3 = add i12 %sext_ln197_3, %zext_ln2413_1

]]></Node>
<StgValue><ssdm name="add_ln197_3"/></StgValue>
</operation>

<operation id="342" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:10  %sext_ln197_4 = sext i12 %add_ln197_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_4"/></StgValue>
</operation>

<operation id="343" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:11  %hw_input_stencil_hw_2 = getelementptr [7200 x i16]* %hw_input_stencil_hw_s, i64 0, i64 %sext_ln197_4

]]></Node>
<StgValue><ssdm name="hw_input_stencil_hw_2"/></StgValue>
</operation>

<operation id="344" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:12  %add_ln197_4 = add i11 %sub_ln197_2, 900

]]></Node>
<StgValue><ssdm name="add_ln197_4"/></StgValue>
</operation>

<operation id="345" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:13  %add_ln197_5 = add i11 %add_ln197_4, %zext_ln2413_2

]]></Node>
<StgValue><ssdm name="add_ln197_5"/></StgValue>
</operation>

<operation id="346" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:14  %zext_ln197_23 = zext i11 %add_ln197_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_23"/></StgValue>
</operation>

<operation id="347" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:15  %hw_input_stencil_hw_3 = getelementptr [7200 x i16]* %hw_input_stencil_hw_s, i64 0, i64 %zext_ln197_23

]]></Node>
<StgValue><ssdm name="hw_input_stencil_hw_3"/></StgValue>
</operation>

<operation id="348" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="13">
<![CDATA[
set_at<0, 16, 16>.exit:41  %hw_input_stencil_op_s = load i16* %hw_input_stencil_hw_2, align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_op_s"/></StgValue>
</operation>

<operation id="349" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="13">
<![CDATA[
set_at<0, 16, 16>.exit:42  %hw_input_stencil_op_1 = load i16* %hw_input_stencil_hw_3, align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_op_1"/></StgValue>
</operation>

<operation id="350" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="6" op_0_bw="5">
<![CDATA[
set_at<0, 16, 16>.exit:53  %sext_ln197_7 = sext i5 %sub_ln197_3 to i6

]]></Node>
<StgValue><ssdm name="sext_ln197_7"/></StgValue>
</operation>

<operation id="351" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:58  %add_ln197_18 = add i6 %sext_ln197_7, %zext_ln4897_2

]]></Node>
<StgValue><ssdm name="add_ln197_18"/></StgValue>
</operation>

<operation id="352" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:59  %sext_ln197_12 = sext i6 %add_ln197_18 to i64

]]></Node>
<StgValue><ssdm name="sext_ln197_12"/></StgValue>
</operation>

<operation id="353" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:60  %hw_kernel_stencil_hw_2 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %sext_ln197_12

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_2"/></StgValue>
</operation>

<operation id="354" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:73  %tmp_24_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 36, i2 %conv_s1_r_x_assign)

]]></Node>
<StgValue><ssdm name="tmp_24_cast"/></StgValue>
</operation>

<operation id="355" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="2" op_3_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:74  %p_shl6_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i2.i2(i8 36, i2 %conv_s1_r_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="356" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:75  %sub_ln197_6 = sub i12 %p_shl6_cast, %tmp_24_cast

]]></Node>
<StgValue><ssdm name="sub_ln197_6"/></StgValue>
</operation>

<operation id="357" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:76  %add_ln197_21 = add i12 %sub_ln197_6, %zext_ln4897_7

]]></Node>
<StgValue><ssdm name="add_ln197_21"/></StgValue>
</operation>

<operation id="358" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:77  %zext_ln197_33 = zext i12 %add_ln197_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_33"/></StgValue>
</operation>

<operation id="359" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:78  %hw_kernel_stencil_hw_5 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_33

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_5"/></StgValue>
</operation>

<operation id="360" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:667  %hw_kernel_stencil_op = load i16* %hw_kernel_stencil_hw_2, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op"/></StgValue>
</operation>

<operation id="361" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:668  %hw_kernel_stencil_op_1 = load i16* %hw_kernel_stencil_hw_3, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_1"/></StgValue>
</operation>

<operation id="362" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:670  %hw_kernel_stencil_op_3 = load i16* %hw_kernel_stencil_hw_5, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="363" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:16  %add_ln197_6 = add i12 %sext_ln197_3, 1800

]]></Node>
<StgValue><ssdm name="add_ln197_6"/></StgValue>
</operation>

<operation id="364" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:17  %add_ln197_7 = add i12 %add_ln197_6, %zext_ln2413_1

]]></Node>
<StgValue><ssdm name="add_ln197_7"/></StgValue>
</operation>

<operation id="365" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:18  %zext_ln197_24 = zext i12 %add_ln197_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_24"/></StgValue>
</operation>

<operation id="366" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:19  %hw_input_stencil_hw_4 = getelementptr [7200 x i16]* %hw_input_stencil_hw_s, i64 0, i64 %zext_ln197_24

]]></Node>
<StgValue><ssdm name="hw_input_stencil_hw_4"/></StgValue>
</operation>

<operation id="367" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:20  %add_ln197_8 = add i12 %sext_ln197_3, -1396

]]></Node>
<StgValue><ssdm name="add_ln197_8"/></StgValue>
</operation>

<operation id="368" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:21  %add_ln197_9 = add i12 %add_ln197_8, %zext_ln2413_1

]]></Node>
<StgValue><ssdm name="add_ln197_9"/></StgValue>
</operation>

<operation id="369" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:22  %zext_ln197_25 = zext i12 %add_ln197_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_25"/></StgValue>
</operation>

<operation id="370" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:23  %hw_input_stencil_hw_5 = getelementptr [7200 x i16]* %hw_input_stencil_hw_s, i64 0, i64 %zext_ln197_25

]]></Node>
<StgValue><ssdm name="hw_input_stencil_hw_5"/></StgValue>
</operation>

<operation id="371" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:36  %add_ln197_16 = add i12 %sext_ln197_3, -1892

]]></Node>
<StgValue><ssdm name="add_ln197_16"/></StgValue>
</operation>

<operation id="372" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:37  %add_ln197_17 = add i12 %add_ln197_16, %zext_ln2413_1

]]></Node>
<StgValue><ssdm name="add_ln197_17"/></StgValue>
</operation>

<operation id="373" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="13">
<![CDATA[
set_at<0, 16, 16>.exit:41  %hw_input_stencil_op_s = load i16* %hw_input_stencil_hw_2, align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_op_s"/></StgValue>
</operation>

<operation id="374" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="13">
<![CDATA[
set_at<0, 16, 16>.exit:42  %hw_input_stencil_op_1 = load i16* %hw_input_stencil_hw_3, align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_op_1"/></StgValue>
</operation>

<operation id="375" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="13">
<![CDATA[
set_at<0, 16, 16>.exit:43  %hw_input_stencil_op_2 = load i16* %hw_input_stencil_hw_4, align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_op_2"/></StgValue>
</operation>

<operation id="376" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="13">
<![CDATA[
set_at<0, 16, 16>.exit:44  %hw_input_stencil_op_3 = load i16* %hw_input_stencil_hw_5, align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_op_3"/></StgValue>
</operation>

<operation id="377" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:67  %tmp_23_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 24, i2 %conv_s1_r_x_assign)

]]></Node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="378" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="2" op_3_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:68  %p_shl3_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i2.i2(i8 24, i2 %conv_s1_r_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="379" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:69  %sub_ln197_5 = sub i12 %p_shl3_cast, %tmp_23_cast

]]></Node>
<StgValue><ssdm name="sub_ln197_5"/></StgValue>
</operation>

<operation id="380" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:70  %add_ln197_20 = add i12 %sub_ln197_5, %zext_ln4897_7

]]></Node>
<StgValue><ssdm name="add_ln197_20"/></StgValue>
</operation>

<operation id="381" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:71  %zext_ln197_32 = zext i12 %add_ln197_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_32"/></StgValue>
</operation>

<operation id="382" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:72  %hw_kernel_stencil_hw_4 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_32

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_4"/></StgValue>
</operation>

<operation id="383" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:85  %tmp_26_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 60, i2 %conv_s1_r_x_assign)

]]></Node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="384" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="2" op_3_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:86  %p_shl8_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i2.i2(i8 60, i2 %conv_s1_r_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="385" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:87  %sub_ln197_8 = sub i12 %p_shl8_cast, %tmp_26_cast

]]></Node>
<StgValue><ssdm name="sub_ln197_8"/></StgValue>
</operation>

<operation id="386" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:88  %add_ln197_23 = add i12 %sub_ln197_8, %zext_ln4897_7

]]></Node>
<StgValue><ssdm name="add_ln197_23"/></StgValue>
</operation>

<operation id="387" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:89  %zext_ln197_35 = zext i12 %add_ln197_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_35"/></StgValue>
</operation>

<operation id="388" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:90  %hw_kernel_stencil_hw_7 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_35

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_7"/></StgValue>
</operation>

<operation id="389" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:667  %hw_kernel_stencil_op = load i16* %hw_kernel_stencil_hw_2, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op"/></StgValue>
</operation>

<operation id="390" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:669  %hw_kernel_stencil_op_2 = load i16* %hw_kernel_stencil_hw_4, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_2"/></StgValue>
</operation>

<operation id="391" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:670  %hw_kernel_stencil_op_3 = load i16* %hw_kernel_stencil_hw_5, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_3"/></StgValue>
</operation>

<operation id="392" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:672  %hw_kernel_stencil_op_5 = load i16* %hw_kernel_stencil_hw_7, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_5"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="393" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="13" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:7  %sext_ln197_2 = sext i11 %sub_ln197_2 to i13

]]></Node>
<StgValue><ssdm name="sext_ln197_2"/></StgValue>
</operation>

<operation id="394" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
set_at<0, 16, 16>.exit:24  %add_ln197_10 = add i13 %sext_ln197_2, 3600

]]></Node>
<StgValue><ssdm name="add_ln197_10"/></StgValue>
</operation>

<operation id="395" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
set_at<0, 16, 16>.exit:25  %add_ln197_11 = add i13 %add_ln197_10, %zext_ln2413

]]></Node>
<StgValue><ssdm name="add_ln197_11"/></StgValue>
</operation>

<operation id="396" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="13">
<![CDATA[
set_at<0, 16, 16>.exit:26  %zext_ln197_26 = zext i13 %add_ln197_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_26"/></StgValue>
</operation>

<operation id="397" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:27  %hw_input_stencil_hw_6 = getelementptr [7200 x i16]* %hw_input_stencil_hw_s, i64 0, i64 %zext_ln197_26

]]></Node>
<StgValue><ssdm name="hw_input_stencil_hw_6"/></StgValue>
</operation>

<operation id="398" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
set_at<0, 16, 16>.exit:28  %add_ln197_12 = add i13 %sext_ln197_2, -3692

]]></Node>
<StgValue><ssdm name="add_ln197_12"/></StgValue>
</operation>

<operation id="399" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
set_at<0, 16, 16>.exit:29  %add_ln197_13 = add i13 %add_ln197_12, %zext_ln2413

]]></Node>
<StgValue><ssdm name="add_ln197_13"/></StgValue>
</operation>

<operation id="400" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="13">
<![CDATA[
set_at<0, 16, 16>.exit:30  %zext_ln197_27 = zext i13 %add_ln197_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_27"/></StgValue>
</operation>

<operation id="401" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:31  %hw_input_stencil_hw_7 = getelementptr [7200 x i16]* %hw_input_stencil_hw_s, i64 0, i64 %zext_ln197_27

]]></Node>
<StgValue><ssdm name="hw_input_stencil_hw_7"/></StgValue>
</operation>

<operation id="402" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
set_at<0, 16, 16>.exit:32  %add_ln197_14 = add i13 %sext_ln197_2, -2792

]]></Node>
<StgValue><ssdm name="add_ln197_14"/></StgValue>
</operation>

<operation id="403" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
set_at<0, 16, 16>.exit:33  %add_ln197_15 = add i13 %add_ln197_14, %zext_ln2413

]]></Node>
<StgValue><ssdm name="add_ln197_15"/></StgValue>
</operation>

<operation id="404" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="13">
<![CDATA[
set_at<0, 16, 16>.exit:43  %hw_input_stencil_op_2 = load i16* %hw_input_stencil_hw_4, align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_op_2"/></StgValue>
</operation>

<operation id="405" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="13">
<![CDATA[
set_at<0, 16, 16>.exit:44  %hw_input_stencil_op_3 = load i16* %hw_input_stencil_hw_5, align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_op_3"/></StgValue>
</operation>

<operation id="406" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="13">
<![CDATA[
set_at<0, 16, 16>.exit:45  %hw_input_stencil_op_4 = load i16* %hw_input_stencil_hw_6, align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_op_4"/></StgValue>
</operation>

<operation id="407" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="13">
<![CDATA[
set_at<0, 16, 16>.exit:46  %hw_input_stencil_op_5 = load i16* %hw_input_stencil_hw_7, align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_op_5"/></StgValue>
</operation>

<operation id="408" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:79  %tmp_25_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 48, i2 %conv_s1_r_x_assign)

]]></Node>
<StgValue><ssdm name="tmp_25_cast"/></StgValue>
</operation>

<operation id="409" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="2" op_3_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:80  %p_shl7_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i2.i2(i8 48, i2 %conv_s1_r_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="410" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:81  %sub_ln197_7 = sub i12 %p_shl7_cast, %tmp_25_cast

]]></Node>
<StgValue><ssdm name="sub_ln197_7"/></StgValue>
</operation>

<operation id="411" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:82  %add_ln197_22 = add i12 %sub_ln197_7, %zext_ln4897_7

]]></Node>
<StgValue><ssdm name="add_ln197_22"/></StgValue>
</operation>

<operation id="412" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:83  %zext_ln197_34 = zext i12 %add_ln197_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_34"/></StgValue>
</operation>

<operation id="413" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:84  %hw_kernel_stencil_hw_6 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_34

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_6"/></StgValue>
</operation>

<operation id="414" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:97  %tmp_28_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 84, i2 %conv_s1_r_x_assign)

]]></Node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="415" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="2" op_3_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:98  %p_shl34_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i2.i2(i8 84, i2 %conv_s1_r_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl34_cast"/></StgValue>
</operation>

<operation id="416" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:99  %sub_ln197_10 = sub i12 %p_shl34_cast, %tmp_28_cast

]]></Node>
<StgValue><ssdm name="sub_ln197_10"/></StgValue>
</operation>

<operation id="417" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:100  %add_ln197_25 = add i12 %sub_ln197_10, %zext_ln4897_7

]]></Node>
<StgValue><ssdm name="add_ln197_25"/></StgValue>
</operation>

<operation id="418" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:101  %zext_ln197_37 = zext i12 %add_ln197_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_37"/></StgValue>
</operation>

<operation id="419" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:102  %hw_kernel_stencil_hw_9 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_37

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_9"/></StgValue>
</operation>

<operation id="420" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:669  %hw_kernel_stencil_op_2 = load i16* %hw_kernel_stencil_hw_4, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_2"/></StgValue>
</operation>

<operation id="421" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:671  %hw_kernel_stencil_op_4 = load i16* %hw_kernel_stencil_hw_6, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_4"/></StgValue>
</operation>

<operation id="422" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:672  %hw_kernel_stencil_op_5 = load i16* %hw_kernel_stencil_hw_7, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_5"/></StgValue>
</operation>

<operation id="423" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:674  %hw_kernel_stencil_op_7 = load i16* %hw_kernel_stencil_hw_9, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_7"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="424" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="14">
<![CDATA[
set_at<0, 16, 16>.exit:0  %conv_stencil_op_hcom = load i16* %conv_stencil_conv_st_2, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom"/></StgValue>
</operation>

<operation id="425" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="13" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:38  %sext_ln197_5 = sext i12 %add_ln197_17 to i13

]]></Node>
<StgValue><ssdm name="sext_ln197_5"/></StgValue>
</operation>

<operation id="426" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="13">
<![CDATA[
set_at<0, 16, 16>.exit:39  %zext_ln197_29 = zext i13 %sext_ln197_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_29"/></StgValue>
</operation>

<operation id="427" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:40  %hw_input_stencil_hw_9 = getelementptr [7200 x i16]* %hw_input_stencil_hw_s, i64 0, i64 %zext_ln197_29

]]></Node>
<StgValue><ssdm name="hw_input_stencil_hw_9"/></StgValue>
</operation>

<operation id="428" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="13">
<![CDATA[
set_at<0, 16, 16>.exit:45  %hw_input_stencil_op_4 = load i16* %hw_input_stencil_hw_6, align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_op_4"/></StgValue>
</operation>

<operation id="429" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="13">
<![CDATA[
set_at<0, 16, 16>.exit:46  %hw_input_stencil_op_5 = load i16* %hw_input_stencil_hw_7, align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_op_5"/></StgValue>
</operation>

<operation id="430" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="13">
<![CDATA[
set_at<0, 16, 16>.exit:48  %hw_input_stencil_op_7 = load i16* %hw_input_stencil_hw_9, align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_op_7"/></StgValue>
</operation>

<operation id="431" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="9" op_0_bw="5">
<![CDATA[
set_at<0, 16, 16>.exit:57  %sext_ln197_11 = sext i5 %sub_ln197_3 to i9

]]></Node>
<StgValue><ssdm name="sext_ln197_11"/></StgValue>
</operation>

<operation id="432" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:91  %tmp_27_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 72, i2 %conv_s1_r_x_assign)

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="433" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="2" op_3_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:92  %p_shl9_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i2.i2(i8 72, i2 %conv_s1_r_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="434" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:93  %sub_ln197_9 = sub i12 %p_shl9_cast, %tmp_27_cast

]]></Node>
<StgValue><ssdm name="sub_ln197_9"/></StgValue>
</operation>

<operation id="435" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:94  %add_ln197_24 = add i12 %sub_ln197_9, %zext_ln4897_7

]]></Node>
<StgValue><ssdm name="add_ln197_24"/></StgValue>
</operation>

<operation id="436" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:95  %zext_ln197_36 = zext i12 %add_ln197_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_36"/></StgValue>
</operation>

<operation id="437" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:96  %hw_kernel_stencil_hw_8 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_36

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_8"/></StgValue>
</operation>

<operation id="438" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:107  %add_ln197_28 = add i9 %sext_ln197_11, -215

]]></Node>
<StgValue><ssdm name="add_ln197_28"/></StgValue>
</operation>

<operation id="439" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:108  %add_ln197_29 = add i9 %add_ln197_28, %zext_ln4897_6

]]></Node>
<StgValue><ssdm name="add_ln197_29"/></StgValue>
</operation>

<operation id="440" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:109  %zext_ln197_39 = zext i9 %add_ln197_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_39"/></StgValue>
</operation>

<operation id="441" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:110  %hw_kernel_stencil_hw_11 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_39

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_11"/></StgValue>
</operation>

<operation id="442" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:671  %hw_kernel_stencil_op_4 = load i16* %hw_kernel_stencil_hw_6, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_4"/></StgValue>
</operation>

<operation id="443" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:673  %hw_kernel_stencil_op_6 = load i16* %hw_kernel_stencil_hw_8, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_6"/></StgValue>
</operation>

<operation id="444" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:674  %hw_kernel_stencil_op_7 = load i16* %hw_kernel_stencil_hw_9, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_7"/></StgValue>
</operation>

<operation id="445" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:677  %p_661 = mul i16 %hw_input_stencil_op_2, %hw_kernel_stencil_op_2

]]></Node>
<StgValue><ssdm name="p_661"/></StgValue>
</operation>

<operation id="446" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:694  %hw_kernel_stencil_op_9 = load i16* %hw_kernel_stencil_hw_11, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_9"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="447" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="14">
<![CDATA[
set_at<0, 16, 16>.exit:0  %conv_stencil_op_hcom = load i16* %conv_stencil_conv_st_2, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom"/></StgValue>
</operation>

<operation id="448" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="13">
<![CDATA[
set_at<0, 16, 16>.exit:34  %zext_ln197_28 = zext i13 %add_ln197_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_28"/></StgValue>
</operation>

<operation id="449" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:35  %hw_input_stencil_hw_8 = getelementptr [7200 x i16]* %hw_input_stencil_hw_s, i64 0, i64 %zext_ln197_28

]]></Node>
<StgValue><ssdm name="hw_input_stencil_hw_8"/></StgValue>
</operation>

<operation id="450" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="13">
<![CDATA[
set_at<0, 16, 16>.exit:47  %hw_input_stencil_op_6 = load i16* %hw_input_stencil_hw_8, align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_op_6"/></StgValue>
</operation>

<operation id="451" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="13">
<![CDATA[
set_at<0, 16, 16>.exit:48  %hw_input_stencil_op_7 = load i16* %hw_input_stencil_hw_9, align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_op_7"/></StgValue>
</operation>

<operation id="452" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="10" op_0_bw="5">
<![CDATA[
set_at<0, 16, 16>.exit:55  %sext_ln197_9 = sext i5 %sub_ln197_3 to i10

]]></Node>
<StgValue><ssdm name="sext_ln197_9"/></StgValue>
</operation>

<operation id="453" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="5">
<![CDATA[
set_at<0, 16, 16>.exit:56  %sext_ln197_10 = sext i5 %sub_ln197_3 to i8

]]></Node>
<StgValue><ssdm name="sext_ln197_10"/></StgValue>
</operation>

<operation id="454" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:103  %add_ln197_26 = add i8 %sext_ln197_10, -103

]]></Node>
<StgValue><ssdm name="add_ln197_26"/></StgValue>
</operation>

<operation id="455" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:104  %add_ln197_27 = add i8 %add_ln197_26, %zext_ln4897_5

]]></Node>
<StgValue><ssdm name="add_ln197_27"/></StgValue>
</operation>

<operation id="456" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:105  %zext_ln197_38 = zext i8 %add_ln197_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_38"/></StgValue>
</operation>

<operation id="457" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:106  %hw_kernel_stencil_hw_10 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_38

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_10"/></StgValue>
</operation>

<operation id="458" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:116  %add_ln197_32 = add i10 %sext_ln197_9, -439

]]></Node>
<StgValue><ssdm name="add_ln197_32"/></StgValue>
</operation>

<operation id="459" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:117  %add_ln197_33 = add i10 %add_ln197_32, %zext_ln4897_4

]]></Node>
<StgValue><ssdm name="add_ln197_33"/></StgValue>
</operation>

<operation id="460" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:118  %zext_ln197_41 = zext i10 %add_ln197_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_41"/></StgValue>
</operation>

<operation id="461" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:119  %hw_kernel_stencil_hw_13 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_41

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_13"/></StgValue>
</operation>

<operation id="462" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:673  %hw_kernel_stencil_op_6 = load i16* %hw_kernel_stencil_hw_8, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_6"/></StgValue>
</operation>

<operation id="463" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:675  %p_659 = mul i16 %hw_input_stencil_op_s, %hw_kernel_stencil_op

]]></Node>
<StgValue><ssdm name="p_659"/></StgValue>
</operation>

<operation id="464" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:676  %p_660 = mul i16 %hw_input_stencil_op_1, %hw_kernel_stencil_op_1

]]></Node>
<StgValue><ssdm name="p_660"/></StgValue>
</operation>

<operation id="465" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:677  %p_661 = mul i16 %hw_input_stencil_op_2, %hw_kernel_stencil_op_2

]]></Node>
<StgValue><ssdm name="p_661"/></StgValue>
</operation>

<operation id="466" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:679  %p_663 = mul i16 %hw_input_stencil_op_4, %hw_kernel_stencil_op_4

]]></Node>
<StgValue><ssdm name="p_663"/></StgValue>
</operation>

<operation id="467" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:693  %hw_kernel_stencil_op_8 = load i16* %hw_kernel_stencil_hw_10, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_8"/></StgValue>
</operation>

<operation id="468" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:694  %hw_kernel_stencil_op_9 = load i16* %hw_kernel_stencil_hw_11, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_9"/></StgValue>
</operation>

<operation id="469" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:696  %hw_kernel_stencil_op_11 = load i16* %hw_kernel_stencil_hw_13, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_11"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="470" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="13">
<![CDATA[
set_at<0, 16, 16>.exit:47  %hw_input_stencil_op_6 = load i16* %hw_input_stencil_hw_8, align 2

]]></Node>
<StgValue><ssdm name="hw_input_stencil_op_6"/></StgValue>
</operation>

<operation id="471" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:111  %add_ln197_30 = add i8 %sext_ln197_10, -71

]]></Node>
<StgValue><ssdm name="add_ln197_30"/></StgValue>
</operation>

<operation id="472" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:112  %add_ln197_31 = add i8 %add_ln197_30, %zext_ln4897_5

]]></Node>
<StgValue><ssdm name="add_ln197_31"/></StgValue>
</operation>

<operation id="473" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="9" op_0_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:113  %sext_ln197_13 = sext i8 %add_ln197_31 to i9

]]></Node>
<StgValue><ssdm name="sext_ln197_13"/></StgValue>
</operation>

<operation id="474" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:114  %zext_ln197_40 = zext i9 %sext_ln197_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_40"/></StgValue>
</operation>

<operation id="475" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:115  %hw_kernel_stencil_hw_12 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_40

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_12"/></StgValue>
</operation>

<operation id="476" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:124  %add_ln197_36 = add i9 %sext_ln197_11, -151

]]></Node>
<StgValue><ssdm name="add_ln197_36"/></StgValue>
</operation>

<operation id="477" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:125  %add_ln197_37 = add i9 %add_ln197_36, %zext_ln4897_6

]]></Node>
<StgValue><ssdm name="add_ln197_37"/></StgValue>
</operation>

<operation id="478" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="10" op_0_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:126  %sext_ln197_14 = sext i9 %add_ln197_37 to i10

]]></Node>
<StgValue><ssdm name="sext_ln197_14"/></StgValue>
</operation>

<operation id="479" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:127  %zext_ln197_43 = zext i10 %sext_ln197_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_43"/></StgValue>
</operation>

<operation id="480" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:128  %hw_kernel_stencil_hw_15 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_43

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_15"/></StgValue>
</operation>

<operation id="481" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:675  %p_659 = mul i16 %hw_input_stencil_op_s, %hw_kernel_stencil_op

]]></Node>
<StgValue><ssdm name="p_659"/></StgValue>
</operation>

<operation id="482" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:676  %p_660 = mul i16 %hw_input_stencil_op_1, %hw_kernel_stencil_op_1

]]></Node>
<StgValue><ssdm name="p_660"/></StgValue>
</operation>

<operation id="483" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:678  %p_662 = mul i16 %hw_input_stencil_op_3, %hw_kernel_stencil_op_3

]]></Node>
<StgValue><ssdm name="p_662"/></StgValue>
</operation>

<operation id="484" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:679  %p_663 = mul i16 %hw_input_stencil_op_4, %hw_kernel_stencil_op_4

]]></Node>
<StgValue><ssdm name="p_663"/></StgValue>
</operation>

<operation id="485" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:682  %p_666 = mul i16 %hw_input_stencil_op_7, %hw_kernel_stencil_op_7

]]></Node>
<StgValue><ssdm name="p_666"/></StgValue>
</operation>

<operation id="486" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:683  %add_ln63 = add i16 %p_659, %conv_stencil_op_hcom

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="487" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:684  %add_ln63_1 = add i16 %p_661, %p_660

]]></Node>
<StgValue><ssdm name="add_ln63_1"/></StgValue>
</operation>

<operation id="488" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:693  %hw_kernel_stencil_op_8 = load i16* %hw_kernel_stencil_hw_10, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_8"/></StgValue>
</operation>

<operation id="489" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:695  %hw_kernel_stencil_op_10 = load i16* %hw_kernel_stencil_hw_12, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_10"/></StgValue>
</operation>

<operation id="490" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:696  %hw_kernel_stencil_op_11 = load i16* %hw_kernel_stencil_hw_13, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_11"/></StgValue>
</operation>

<operation id="491" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:698  %hw_kernel_stencil_op_13 = load i16* %hw_kernel_stencil_hw_15, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_13"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="492" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:120  %add_ln197_34 = add i10 %sext_ln197_9, -295

]]></Node>
<StgValue><ssdm name="add_ln197_34"/></StgValue>
</operation>

<operation id="493" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:121  %add_ln197_35 = add i10 %add_ln197_34, %zext_ln4897_4

]]></Node>
<StgValue><ssdm name="add_ln197_35"/></StgValue>
</operation>

<operation id="494" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:122  %zext_ln197_42 = zext i10 %add_ln197_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_42"/></StgValue>
</operation>

<operation id="495" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:123  %hw_kernel_stencil_hw_14 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_42

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_14"/></StgValue>
</operation>

<operation id="496" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
set_at<0, 16, 16>.exit:133  %add_ln197_40 = add i5 %sub_ln197_3, 9

]]></Node>
<StgValue><ssdm name="add_ln197_40"/></StgValue>
</operation>

<operation id="497" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
set_at<0, 16, 16>.exit:134  %add_ln197_41 = add i5 %add_ln197_40, %zext_ln4896

]]></Node>
<StgValue><ssdm name="add_ln197_41"/></StgValue>
</operation>

<operation id="498" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="5">
<![CDATA[
set_at<0, 16, 16>.exit:135  %zext_ln197_45 = zext i5 %add_ln197_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_45"/></StgValue>
</operation>

<operation id="499" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:136  %hw_kernel_stencil_hw_17 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_45

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_17"/></StgValue>
</operation>

<operation id="500" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:678  %p_662 = mul i16 %hw_input_stencil_op_3, %hw_kernel_stencil_op_3

]]></Node>
<StgValue><ssdm name="p_662"/></StgValue>
</operation>

<operation id="501" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:681  %p_665 = mul i16 %hw_input_stencil_op_6, %hw_kernel_stencil_op_6

]]></Node>
<StgValue><ssdm name="p_665"/></StgValue>
</operation>

<operation id="502" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:682  %p_666 = mul i16 %hw_input_stencil_op_7, %hw_kernel_stencil_op_7

]]></Node>
<StgValue><ssdm name="p_666"/></StgValue>
</operation>

<operation id="503" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:685  %add_ln63_2 = add i16 %add_ln63, %add_ln63_1

]]></Node>
<StgValue><ssdm name="add_ln63_2"/></StgValue>
</operation>

<operation id="504" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:686  %add_ln63_3 = add i16 %p_663, %p_662

]]></Node>
<StgValue><ssdm name="add_ln63_3"/></StgValue>
</operation>

<operation id="505" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:695  %hw_kernel_stencil_op_10 = load i16* %hw_kernel_stencil_hw_12, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_10"/></StgValue>
</operation>

<operation id="506" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:697  %hw_kernel_stencil_op_12 = load i16* %hw_kernel_stencil_hw_14, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_12"/></StgValue>
</operation>

<operation id="507" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:698  %hw_kernel_stencil_op_13 = load i16* %hw_kernel_stencil_hw_15, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_13"/></StgValue>
</operation>

<operation id="508" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:700  %hw_kernel_stencil_op_15 = load i16* %hw_kernel_stencil_hw_17, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_15"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="509" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="11" op_0_bw="5">
<![CDATA[
set_at<0, 16, 16>.exit:54  %sext_ln197_8 = sext i5 %sub_ln197_3 to i11

]]></Node>
<StgValue><ssdm name="sext_ln197_8"/></StgValue>
</operation>

<operation id="510" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:129  %add_ln197_38 = add i11 %sext_ln197_8, 1017

]]></Node>
<StgValue><ssdm name="add_ln197_38"/></StgValue>
</operation>

<operation id="511" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:130  %add_ln197_39 = add i11 %add_ln197_38, %zext_ln4897_3

]]></Node>
<StgValue><ssdm name="add_ln197_39"/></StgValue>
</operation>

<operation id="512" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:131  %zext_ln197_44 = zext i11 %add_ln197_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_44"/></StgValue>
</operation>

<operation id="513" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:132  %hw_kernel_stencil_hw_16 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_44

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_16"/></StgValue>
</operation>

<operation id="514" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:141  %add_ln197_44 = add i8 %sext_ln197_10, -94

]]></Node>
<StgValue><ssdm name="add_ln197_44"/></StgValue>
</operation>

<operation id="515" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:142  %add_ln197_45 = add i8 %add_ln197_44, %zext_ln4897_5

]]></Node>
<StgValue><ssdm name="add_ln197_45"/></StgValue>
</operation>

<operation id="516" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:143  %zext_ln197_47 = zext i8 %add_ln197_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_47"/></StgValue>
</operation>

<operation id="517" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:144  %hw_kernel_stencil_hw_19 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_47

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_19"/></StgValue>
</operation>

<operation id="518" st_id="25" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:680  %p_664 = mul i16 %hw_input_stencil_op_5, %hw_kernel_stencil_op_5

]]></Node>
<StgValue><ssdm name="p_664"/></StgValue>
</operation>

<operation id="519" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:681  %p_665 = mul i16 %hw_input_stencil_op_6, %hw_kernel_stencil_op_6

]]></Node>
<StgValue><ssdm name="p_665"/></StgValue>
</operation>

<operation id="520" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:687  %add_ln63_4 = add i16 %p_666, %p_665

]]></Node>
<StgValue><ssdm name="add_ln63_4"/></StgValue>
</operation>

<operation id="521" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="16" op_0_bw="14">
<![CDATA[
set_at<0, 16, 16>.exit:692  %conv_stencil_op_hcom_1 = load i16* %conv_stencil_conv_st_3, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_1"/></StgValue>
</operation>

<operation id="522" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:697  %hw_kernel_stencil_op_12 = load i16* %hw_kernel_stencil_hw_14, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_12"/></StgValue>
</operation>

<operation id="523" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:699  %hw_kernel_stencil_op_14 = load i16* %hw_kernel_stencil_hw_16, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_14"/></StgValue>
</operation>

<operation id="524" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:700  %hw_kernel_stencil_op_15 = load i16* %hw_kernel_stencil_hw_17, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_15"/></StgValue>
</operation>

<operation id="525" st_id="25" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:704  %p_729 = mul i16 %hw_input_stencil_op_3, %hw_kernel_stencil_op_10

]]></Node>
<StgValue><ssdm name="p_729"/></StgValue>
</operation>

<operation id="526" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:720  %hw_kernel_stencil_op_17 = load i16* %hw_kernel_stencil_hw_19, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_17"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="527" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:137  %add_ln197_42 = add i6 %sext_ln197_7, 18

]]></Node>
<StgValue><ssdm name="add_ln197_42"/></StgValue>
</operation>

<operation id="528" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:138  %add_ln197_43 = add i6 %add_ln197_42, %zext_ln4897_2

]]></Node>
<StgValue><ssdm name="add_ln197_43"/></StgValue>
</operation>

<operation id="529" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:139  %zext_ln197_46 = zext i6 %add_ln197_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_46"/></StgValue>
</operation>

<operation id="530" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:140  %hw_kernel_stencil_hw_18 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_46

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_18"/></StgValue>
</operation>

<operation id="531" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:149  %add_ln197_48 = add i8 %sext_ln197_10, -62

]]></Node>
<StgValue><ssdm name="add_ln197_48"/></StgValue>
</operation>

<operation id="532" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:150  %add_ln197_49 = add i8 %add_ln197_48, %zext_ln4897_5

]]></Node>
<StgValue><ssdm name="add_ln197_49"/></StgValue>
</operation>

<operation id="533" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="9" op_0_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:151  %sext_ln197_15 = sext i8 %add_ln197_49 to i9

]]></Node>
<StgValue><ssdm name="sext_ln197_15"/></StgValue>
</operation>

<operation id="534" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:152  %zext_ln197_49 = zext i9 %sext_ln197_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_49"/></StgValue>
</operation>

<operation id="535" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:153  %hw_kernel_stencil_hw_21 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_49

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_21"/></StgValue>
</operation>

<operation id="536" st_id="26" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:680  %p_664 = mul i16 %hw_input_stencil_op_5, %hw_kernel_stencil_op_5

]]></Node>
<StgValue><ssdm name="p_664"/></StgValue>
</operation>

<operation id="537" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:688  %add_ln63_5 = add i16 %p_664, %add_ln63_4

]]></Node>
<StgValue><ssdm name="add_ln63_5"/></StgValue>
</operation>

<operation id="538" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="16" op_0_bw="14">
<![CDATA[
set_at<0, 16, 16>.exit:692  %conv_stencil_op_hcom_1 = load i16* %conv_stencil_conv_st_3, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_1"/></StgValue>
</operation>

<operation id="539" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:699  %hw_kernel_stencil_op_14 = load i16* %hw_kernel_stencil_hw_16, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_14"/></StgValue>
</operation>

<operation id="540" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:701  %p_726 = mul i16 %hw_input_stencil_op_s, %hw_kernel_stencil_op_15

]]></Node>
<StgValue><ssdm name="p_726"/></StgValue>
</operation>

<operation id="541" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:702  %p_727 = mul i16 %hw_input_stencil_op_1, %hw_kernel_stencil_op_8

]]></Node>
<StgValue><ssdm name="p_727"/></StgValue>
</operation>

<operation id="542" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:703  %p_728 = mul i16 %hw_input_stencil_op_2, %hw_kernel_stencil_op_9

]]></Node>
<StgValue><ssdm name="p_728"/></StgValue>
</operation>

<operation id="543" st_id="26" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:704  %p_729 = mul i16 %hw_input_stencil_op_3, %hw_kernel_stencil_op_10

]]></Node>
<StgValue><ssdm name="p_729"/></StgValue>
</operation>

<operation id="544" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:706  %p_731 = mul i16 %hw_input_stencil_op_5, %hw_kernel_stencil_op_12

]]></Node>
<StgValue><ssdm name="p_731"/></StgValue>
</operation>

<operation id="545" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:719  %hw_kernel_stencil_op_16 = load i16* %hw_kernel_stencil_hw_18, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_16"/></StgValue>
</operation>

<operation id="546" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:720  %hw_kernel_stencil_op_17 = load i16* %hw_kernel_stencil_hw_19, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_17"/></StgValue>
</operation>

<operation id="547" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:722  %hw_kernel_stencil_op_19 = load i16* %hw_kernel_stencil_hw_21, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_19"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="548" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:145  %add_ln197_46 = add i9 %sext_ln197_11, -206

]]></Node>
<StgValue><ssdm name="add_ln197_46"/></StgValue>
</operation>

<operation id="549" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:146  %add_ln197_47 = add i9 %add_ln197_46, %zext_ln4897_6

]]></Node>
<StgValue><ssdm name="add_ln197_47"/></StgValue>
</operation>

<operation id="550" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:147  %zext_ln197_48 = zext i9 %add_ln197_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_48"/></StgValue>
</operation>

<operation id="551" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:148  %hw_kernel_stencil_hw_20 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_48

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_20"/></StgValue>
</operation>

<operation id="552" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:158  %add_ln197_52 = add i10 %sext_ln197_9, -286

]]></Node>
<StgValue><ssdm name="add_ln197_52"/></StgValue>
</operation>

<operation id="553" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:159  %add_ln197_53 = add i10 %add_ln197_52, %zext_ln4897_4

]]></Node>
<StgValue><ssdm name="add_ln197_53"/></StgValue>
</operation>

<operation id="554" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:160  %zext_ln197_51 = zext i10 %add_ln197_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_51"/></StgValue>
</operation>

<operation id="555" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:161  %hw_kernel_stencil_hw_23 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_51

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_23"/></StgValue>
</operation>

<operation id="556" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:689  %add_ln63_6 = add i16 %add_ln63_3, %add_ln63_5

]]></Node>
<StgValue><ssdm name="add_ln63_6"/></StgValue>
</operation>

<operation id="557" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:690  %p_674 = add i16 %add_ln63_2, %add_ln63_6

]]></Node>
<StgValue><ssdm name="p_674"/></StgValue>
</operation>

<operation id="558" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:701  %p_726 = mul i16 %hw_input_stencil_op_s, %hw_kernel_stencil_op_15

]]></Node>
<StgValue><ssdm name="p_726"/></StgValue>
</operation>

<operation id="559" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:702  %p_727 = mul i16 %hw_input_stencil_op_1, %hw_kernel_stencil_op_8

]]></Node>
<StgValue><ssdm name="p_727"/></StgValue>
</operation>

<operation id="560" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:703  %p_728 = mul i16 %hw_input_stencil_op_2, %hw_kernel_stencil_op_9

]]></Node>
<StgValue><ssdm name="p_728"/></StgValue>
</operation>

<operation id="561" st_id="27" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:705  %p_730 = mul i16 %hw_input_stencil_op_4, %hw_kernel_stencil_op_11

]]></Node>
<StgValue><ssdm name="p_730"/></StgValue>
</operation>

<operation id="562" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:706  %p_731 = mul i16 %hw_input_stencil_op_5, %hw_kernel_stencil_op_12

]]></Node>
<StgValue><ssdm name="p_731"/></StgValue>
</operation>

<operation id="563" st_id="27" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:708  %p_733 = mul i16 %hw_input_stencil_op_7, %hw_kernel_stencil_op_14

]]></Node>
<StgValue><ssdm name="p_733"/></StgValue>
</operation>

<operation id="564" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:709  %add_ln104 = add i16 %p_727, %conv_stencil_op_hcom_1

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="565" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:710  %add_ln104_1 = add i16 %p_729, %p_728

]]></Node>
<StgValue><ssdm name="add_ln104_1"/></StgValue>
</operation>

<operation id="566" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:719  %hw_kernel_stencil_op_16 = load i16* %hw_kernel_stencil_hw_18, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_16"/></StgValue>
</operation>

<operation id="567" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:721  %hw_kernel_stencil_op_18 = load i16* %hw_kernel_stencil_hw_20, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_18"/></StgValue>
</operation>

<operation id="568" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:722  %hw_kernel_stencil_op_19 = load i16* %hw_kernel_stencil_hw_21, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_19"/></StgValue>
</operation>

<operation id="569" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:724  %hw_kernel_stencil_op_21 = load i16* %hw_kernel_stencil_hw_23, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_21"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="570" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:154  %add_ln197_50 = add i10 %sext_ln197_9, -430

]]></Node>
<StgValue><ssdm name="add_ln197_50"/></StgValue>
</operation>

<operation id="571" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:155  %add_ln197_51 = add i10 %add_ln197_50, %zext_ln4897_4

]]></Node>
<StgValue><ssdm name="add_ln197_51"/></StgValue>
</operation>

<operation id="572" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:156  %zext_ln197_50 = zext i10 %add_ln197_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_50"/></StgValue>
</operation>

<operation id="573" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:157  %hw_kernel_stencil_hw_22 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_50

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_22"/></StgValue>
</operation>

<operation id="574" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:167  %add_ln197_56 = add i11 %sext_ln197_8, -1022

]]></Node>
<StgValue><ssdm name="add_ln197_56"/></StgValue>
</operation>

<operation id="575" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:168  %add_ln197_57 = add i11 %add_ln197_56, %zext_ln4897_3

]]></Node>
<StgValue><ssdm name="add_ln197_57"/></StgValue>
</operation>

<operation id="576" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:169  %zext_ln197_53 = zext i11 %add_ln197_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_53"/></StgValue>
</operation>

<operation id="577" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:170  %hw_kernel_stencil_hw_25 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_53

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_25"/></StgValue>
</operation>

<operation id="578" st_id="28" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:705  %p_730 = mul i16 %hw_input_stencil_op_4, %hw_kernel_stencil_op_11

]]></Node>
<StgValue><ssdm name="p_730"/></StgValue>
</operation>

<operation id="579" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:707  %p_732 = mul i16 %hw_input_stencil_op_6, %hw_kernel_stencil_op_13

]]></Node>
<StgValue><ssdm name="p_732"/></StgValue>
</operation>

<operation id="580" st_id="28" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:708  %p_733 = mul i16 %hw_input_stencil_op_7, %hw_kernel_stencil_op_14

]]></Node>
<StgValue><ssdm name="p_733"/></StgValue>
</operation>

<operation id="581" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:711  %add_ln104_2 = add i16 %add_ln104, %add_ln104_1

]]></Node>
<StgValue><ssdm name="add_ln104_2"/></StgValue>
</operation>

<operation id="582" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:712  %add_ln104_3 = add i16 %p_731, %p_730

]]></Node>
<StgValue><ssdm name="add_ln104_3"/></StgValue>
</operation>

<operation id="583" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:713  %add_ln104_4 = add i16 %p_726, %p_733

]]></Node>
<StgValue><ssdm name="add_ln104_4"/></StgValue>
</operation>

<operation id="584" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:721  %hw_kernel_stencil_op_18 = load i16* %hw_kernel_stencil_hw_20, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_18"/></StgValue>
</operation>

<operation id="585" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:723  %hw_kernel_stencil_op_20 = load i16* %hw_kernel_stencil_hw_22, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_20"/></StgValue>
</operation>

<operation id="586" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:724  %hw_kernel_stencil_op_21 = load i16* %hw_kernel_stencil_hw_23, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_21"/></StgValue>
</operation>

<operation id="587" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:726  %hw_kernel_stencil_op_23 = load i16* %hw_kernel_stencil_hw_25, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_23"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="588" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:162  %add_ln197_54 = add i9 %sext_ln197_11, -142

]]></Node>
<StgValue><ssdm name="add_ln197_54"/></StgValue>
</operation>

<operation id="589" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:163  %add_ln197_55 = add i9 %add_ln197_54, %zext_ln4897_6

]]></Node>
<StgValue><ssdm name="add_ln197_55"/></StgValue>
</operation>

<operation id="590" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="10" op_0_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:164  %sext_ln197_16 = sext i9 %add_ln197_55 to i10

]]></Node>
<StgValue><ssdm name="sext_ln197_16"/></StgValue>
</operation>

<operation id="591" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:165  %zext_ln197_52 = zext i10 %sext_ln197_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_52"/></StgValue>
</operation>

<operation id="592" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:166  %hw_kernel_stencil_hw_24 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_52

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_24"/></StgValue>
</operation>

<operation id="593" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:175  %add_ln197_60 = add i8 %sext_ln197_10, -85

]]></Node>
<StgValue><ssdm name="add_ln197_60"/></StgValue>
</operation>

<operation id="594" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:176  %add_ln197_61 = add i8 %add_ln197_60, %zext_ln4897_5

]]></Node>
<StgValue><ssdm name="add_ln197_61"/></StgValue>
</operation>

<operation id="595" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:177  %zext_ln197_55 = zext i8 %add_ln197_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_55"/></StgValue>
</operation>

<operation id="596" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:178  %hw_kernel_stencil_hw_27 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_55

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_27"/></StgValue>
</operation>

<operation id="597" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:707  %p_732 = mul i16 %hw_input_stencil_op_6, %hw_kernel_stencil_op_13

]]></Node>
<StgValue><ssdm name="p_732"/></StgValue>
</operation>

<operation id="598" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:714  %add_ln104_5 = add i16 %p_732, %add_ln104_4

]]></Node>
<StgValue><ssdm name="add_ln104_5"/></StgValue>
</operation>

<operation id="599" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="16" op_0_bw="14">
<![CDATA[
set_at<0, 16, 16>.exit:718  %conv_stencil_op_hcom_2 = load i16* %conv_stencil_conv_st_4, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_2"/></StgValue>
</operation>

<operation id="600" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:723  %hw_kernel_stencil_op_20 = load i16* %hw_kernel_stencil_hw_22, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_20"/></StgValue>
</operation>

<operation id="601" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:725  %hw_kernel_stencil_op_22 = load i16* %hw_kernel_stencil_hw_24, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_22"/></StgValue>
</operation>

<operation id="602" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:726  %hw_kernel_stencil_op_23 = load i16* %hw_kernel_stencil_hw_25, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_23"/></StgValue>
</operation>

<operation id="603" st_id="29" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:729  %p_795 = mul i16 %hw_input_stencil_op_2, %hw_kernel_stencil_op_18

]]></Node>
<StgValue><ssdm name="p_795"/></StgValue>
</operation>

<operation id="604" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:746  %hw_kernel_stencil_op_25 = load i16* %hw_kernel_stencil_hw_27, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_25"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="605" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="7" op_0_bw="5">
<![CDATA[
set_at<0, 16, 16>.exit:52  %sext_ln197_6 = sext i5 %sub_ln197_3 to i7

]]></Node>
<StgValue><ssdm name="sext_ln197_6"/></StgValue>
</operation>

<operation id="606" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:171  %add_ln197_58 = add i6 %sext_ln197_7, 27

]]></Node>
<StgValue><ssdm name="add_ln197_58"/></StgValue>
</operation>

<operation id="607" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:172  %add_ln197_59 = add i6 %add_ln197_58, %zext_ln4897_2

]]></Node>
<StgValue><ssdm name="add_ln197_59"/></StgValue>
</operation>

<operation id="608" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:173  %zext_ln197_54 = zext i6 %add_ln197_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_54"/></StgValue>
</operation>

<operation id="609" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:174  %hw_kernel_stencil_hw_26 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_54

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_26"/></StgValue>
</operation>

<operation id="610" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:183  %add_ln197_64 = add i7 %sext_ln197_6, -53

]]></Node>
<StgValue><ssdm name="add_ln197_64"/></StgValue>
</operation>

<operation id="611" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:184  %add_ln197_65 = add i7 %add_ln197_64, %zext_ln4897_1

]]></Node>
<StgValue><ssdm name="add_ln197_65"/></StgValue>
</operation>

<operation id="612" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="9" op_0_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:185  %sext_ln197_17 = sext i7 %add_ln197_65 to i9

]]></Node>
<StgValue><ssdm name="sext_ln197_17"/></StgValue>
</operation>

<operation id="613" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:186  %zext_ln197_57 = zext i9 %sext_ln197_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_57"/></StgValue>
</operation>

<operation id="614" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:187  %hw_kernel_stencil_hw_29 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_57

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_29"/></StgValue>
</operation>

<operation id="615" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:715  %add_ln104_6 = add i16 %add_ln104_3, %add_ln104_5

]]></Node>
<StgValue><ssdm name="add_ln104_6"/></StgValue>
</operation>

<operation id="616" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:716  %p_741 = add i16 %add_ln104_2, %add_ln104_6

]]></Node>
<StgValue><ssdm name="p_741"/></StgValue>
</operation>

<operation id="617" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="16" op_0_bw="14">
<![CDATA[
set_at<0, 16, 16>.exit:718  %conv_stencil_op_hcom_2 = load i16* %conv_stencil_conv_st_4, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_2"/></StgValue>
</operation>

<operation id="618" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:725  %hw_kernel_stencil_op_22 = load i16* %hw_kernel_stencil_hw_24, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_22"/></StgValue>
</operation>

<operation id="619" st_id="30" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:727  %p_793 = mul i16 %hw_input_stencil_op_s, %hw_kernel_stencil_op_16

]]></Node>
<StgValue><ssdm name="p_793"/></StgValue>
</operation>

<operation id="620" st_id="30" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:728  %p_794 = mul i16 %hw_input_stencil_op_1, %hw_kernel_stencil_op_17

]]></Node>
<StgValue><ssdm name="p_794"/></StgValue>
</operation>

<operation id="621" st_id="30" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:729  %p_795 = mul i16 %hw_input_stencil_op_2, %hw_kernel_stencil_op_18

]]></Node>
<StgValue><ssdm name="p_795"/></StgValue>
</operation>

<operation id="622" st_id="30" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:731  %p_797 = mul i16 %hw_input_stencil_op_4, %hw_kernel_stencil_op_20

]]></Node>
<StgValue><ssdm name="p_797"/></StgValue>
</operation>

<operation id="623" st_id="30" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:734  %p_800 = mul i16 %hw_input_stencil_op_7, %hw_kernel_stencil_op_23

]]></Node>
<StgValue><ssdm name="p_800"/></StgValue>
</operation>

<operation id="624" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:745  %hw_kernel_stencil_op_24 = load i16* %hw_kernel_stencil_hw_26, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_24"/></StgValue>
</operation>

<operation id="625" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:746  %hw_kernel_stencil_op_25 = load i16* %hw_kernel_stencil_hw_27, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_25"/></StgValue>
</operation>

<operation id="626" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:748  %hw_kernel_stencil_op_27 = load i16* %hw_kernel_stencil_hw_29, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_27"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="627" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:179  %add_ln197_62 = add i9 %sext_ln197_11, -197

]]></Node>
<StgValue><ssdm name="add_ln197_62"/></StgValue>
</operation>

<operation id="628" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:180  %add_ln197_63 = add i9 %add_ln197_62, %zext_ln4897_6

]]></Node>
<StgValue><ssdm name="add_ln197_63"/></StgValue>
</operation>

<operation id="629" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:181  %zext_ln197_56 = zext i9 %add_ln197_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_56"/></StgValue>
</operation>

<operation id="630" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:182  %hw_kernel_stencil_hw_28 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_56

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_28"/></StgValue>
</operation>

<operation id="631" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:192  %add_ln197_68 = add i10 %sext_ln197_9, -277

]]></Node>
<StgValue><ssdm name="add_ln197_68"/></StgValue>
</operation>

<operation id="632" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:193  %add_ln197_69 = add i10 %add_ln197_68, %zext_ln4897_4

]]></Node>
<StgValue><ssdm name="add_ln197_69"/></StgValue>
</operation>

<operation id="633" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:194  %zext_ln197_59 = zext i10 %add_ln197_69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_59"/></StgValue>
</operation>

<operation id="634" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:195  %hw_kernel_stencil_hw_31 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_59

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_31"/></StgValue>
</operation>

<operation id="635" st_id="31" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:727  %p_793 = mul i16 %hw_input_stencil_op_s, %hw_kernel_stencil_op_16

]]></Node>
<StgValue><ssdm name="p_793"/></StgValue>
</operation>

<operation id="636" st_id="31" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:728  %p_794 = mul i16 %hw_input_stencil_op_1, %hw_kernel_stencil_op_17

]]></Node>
<StgValue><ssdm name="p_794"/></StgValue>
</operation>

<operation id="637" st_id="31" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:730  %p_796 = mul i16 %hw_input_stencil_op_3, %hw_kernel_stencil_op_19

]]></Node>
<StgValue><ssdm name="p_796"/></StgValue>
</operation>

<operation id="638" st_id="31" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:731  %p_797 = mul i16 %hw_input_stencil_op_4, %hw_kernel_stencil_op_20

]]></Node>
<StgValue><ssdm name="p_797"/></StgValue>
</operation>

<operation id="639" st_id="31" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:733  %p_799 = mul i16 %hw_input_stencil_op_6, %hw_kernel_stencil_op_22

]]></Node>
<StgValue><ssdm name="p_799"/></StgValue>
</operation>

<operation id="640" st_id="31" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:734  %p_800 = mul i16 %hw_input_stencil_op_7, %hw_kernel_stencil_op_23

]]></Node>
<StgValue><ssdm name="p_800"/></StgValue>
</operation>

<operation id="641" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:735  %add_ln145 = add i16 %p_793, %conv_stencil_op_hcom_2

]]></Node>
<StgValue><ssdm name="add_ln145"/></StgValue>
</operation>

<operation id="642" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:736  %add_ln145_1 = add i16 %p_795, %p_794

]]></Node>
<StgValue><ssdm name="add_ln145_1"/></StgValue>
</operation>

<operation id="643" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:745  %hw_kernel_stencil_op_24 = load i16* %hw_kernel_stencil_hw_26, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_24"/></StgValue>
</operation>

<operation id="644" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:747  %hw_kernel_stencil_op_26 = load i16* %hw_kernel_stencil_hw_28, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_26"/></StgValue>
</operation>

<operation id="645" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:748  %hw_kernel_stencil_op_27 = load i16* %hw_kernel_stencil_hw_29, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_27"/></StgValue>
</operation>

<operation id="646" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:750  %hw_kernel_stencil_op_29 = load i16* %hw_kernel_stencil_hw_31, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_29"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="647" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:188  %add_ln197_66 = add i10 %sext_ln197_9, -421

]]></Node>
<StgValue><ssdm name="add_ln197_66"/></StgValue>
</operation>

<operation id="648" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:189  %add_ln197_67 = add i10 %add_ln197_66, %zext_ln4897_4

]]></Node>
<StgValue><ssdm name="add_ln197_67"/></StgValue>
</operation>

<operation id="649" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:190  %zext_ln197_58 = zext i10 %add_ln197_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_58"/></StgValue>
</operation>

<operation id="650" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:191  %hw_kernel_stencil_hw_30 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_58

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_30"/></StgValue>
</operation>

<operation id="651" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:201  %add_ln197_72 = add i11 %sext_ln197_8, -1013

]]></Node>
<StgValue><ssdm name="add_ln197_72"/></StgValue>
</operation>

<operation id="652" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:202  %add_ln197_73 = add i11 %add_ln197_72, %zext_ln4897_3

]]></Node>
<StgValue><ssdm name="add_ln197_73"/></StgValue>
</operation>

<operation id="653" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:203  %zext_ln197_61 = zext i11 %add_ln197_73 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_61"/></StgValue>
</operation>

<operation id="654" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:204  %hw_kernel_stencil_hw_33 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_61

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_33"/></StgValue>
</operation>

<operation id="655" st_id="32" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:730  %p_796 = mul i16 %hw_input_stencil_op_3, %hw_kernel_stencil_op_19

]]></Node>
<StgValue><ssdm name="p_796"/></StgValue>
</operation>

<operation id="656" st_id="32" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:732  %p_798 = mul i16 %hw_input_stencil_op_5, %hw_kernel_stencil_op_21

]]></Node>
<StgValue><ssdm name="p_798"/></StgValue>
</operation>

<operation id="657" st_id="32" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:733  %p_799 = mul i16 %hw_input_stencil_op_6, %hw_kernel_stencil_op_22

]]></Node>
<StgValue><ssdm name="p_799"/></StgValue>
</operation>

<operation id="658" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:737  %add_ln145_2 = add i16 %add_ln145, %add_ln145_1

]]></Node>
<StgValue><ssdm name="add_ln145_2"/></StgValue>
</operation>

<operation id="659" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:738  %add_ln145_3 = add i16 %p_797, %p_796

]]></Node>
<StgValue><ssdm name="add_ln145_3"/></StgValue>
</operation>

<operation id="660" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:739  %add_ln145_4 = add i16 %p_800, %p_799

]]></Node>
<StgValue><ssdm name="add_ln145_4"/></StgValue>
</operation>

<operation id="661" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:747  %hw_kernel_stencil_op_26 = load i16* %hw_kernel_stencil_hw_28, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_26"/></StgValue>
</operation>

<operation id="662" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:749  %hw_kernel_stencil_op_28 = load i16* %hw_kernel_stencil_hw_30, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_28"/></StgValue>
</operation>

<operation id="663" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:750  %hw_kernel_stencil_op_29 = load i16* %hw_kernel_stencil_hw_31, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_29"/></StgValue>
</operation>

<operation id="664" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:752  %hw_kernel_stencil_op_31 = load i16* %hw_kernel_stencil_hw_33, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_31"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="665" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:196  %add_ln197_70 = add i9 %sext_ln197_11, -133

]]></Node>
<StgValue><ssdm name="add_ln197_70"/></StgValue>
</operation>

<operation id="666" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:197  %add_ln197_71 = add i9 %add_ln197_70, %zext_ln4897_6

]]></Node>
<StgValue><ssdm name="add_ln197_71"/></StgValue>
</operation>

<operation id="667" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="10" op_0_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:198  %sext_ln197_18 = sext i9 %add_ln197_71 to i10

]]></Node>
<StgValue><ssdm name="sext_ln197_18"/></StgValue>
</operation>

<operation id="668" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:199  %zext_ln197_60 = zext i10 %sext_ln197_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_60"/></StgValue>
</operation>

<operation id="669" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:200  %hw_kernel_stencil_hw_32 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_60

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_32"/></StgValue>
</operation>

<operation id="670" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:211  %tmp_30_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 15, i2 %conv_s1_r_x_assign)

]]></Node>
<StgValue><ssdm name="tmp_30_cast"/></StgValue>
</operation>

<operation id="671" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="2" op_3_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:212  %p_shl32_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i2.i2(i8 15, i2 %conv_s1_r_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl32_cast"/></StgValue>
</operation>

<operation id="672" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:213  %sub_ln197_12 = sub i12 %p_shl32_cast, %tmp_30_cast

]]></Node>
<StgValue><ssdm name="sub_ln197_12"/></StgValue>
</operation>

<operation id="673" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:214  %add_ln197_75 = add i12 %sub_ln197_12, %zext_ln4897_7

]]></Node>
<StgValue><ssdm name="add_ln197_75"/></StgValue>
</operation>

<operation id="674" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:215  %zext_ln197_63 = zext i12 %add_ln197_75 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_63"/></StgValue>
</operation>

<operation id="675" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:216  %hw_kernel_stencil_hw_35 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_63

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_35"/></StgValue>
</operation>

<operation id="676" st_id="33" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:732  %p_798 = mul i16 %hw_input_stencil_op_5, %hw_kernel_stencil_op_21

]]></Node>
<StgValue><ssdm name="p_798"/></StgValue>
</operation>

<operation id="677" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:740  %add_ln145_5 = add i16 %p_798, %add_ln145_4

]]></Node>
<StgValue><ssdm name="add_ln145_5"/></StgValue>
</operation>

<operation id="678" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="16" op_0_bw="14">
<![CDATA[
set_at<0, 16, 16>.exit:744  %conv_stencil_op_hcom_3 = load i16* %conv_stencil_conv_st_5, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_3"/></StgValue>
</operation>

<operation id="679" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:749  %hw_kernel_stencil_op_28 = load i16* %hw_kernel_stencil_hw_30, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_28"/></StgValue>
</operation>

<operation id="680" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:751  %hw_kernel_stencil_op_30 = load i16* %hw_kernel_stencil_hw_32, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_30"/></StgValue>
</operation>

<operation id="681" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:752  %hw_kernel_stencil_op_31 = load i16* %hw_kernel_stencil_hw_33, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_31"/></StgValue>
</operation>

<operation id="682" st_id="33" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:755  %p_862 = mul i16 %hw_input_stencil_op_2, %hw_kernel_stencil_op_26

]]></Node>
<StgValue><ssdm name="p_862"/></StgValue>
</operation>

<operation id="683" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:772  %hw_kernel_stencil_op_33 = load i16* %hw_kernel_stencil_hw_35, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_33"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="684" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:205  %tmp_29_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 3, i2 %conv_s1_r_x_assign)

]]></Node>
<StgValue><ssdm name="tmp_29_cast"/></StgValue>
</operation>

<operation id="685" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="2" op_3_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:206  %p_shl33_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i2.i2(i8 3, i2 %conv_s1_r_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl33_cast"/></StgValue>
</operation>

<operation id="686" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:207  %sub_ln197_11 = sub i12 %p_shl33_cast, %tmp_29_cast

]]></Node>
<StgValue><ssdm name="sub_ln197_11"/></StgValue>
</operation>

<operation id="687" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:208  %add_ln197_74 = add i12 %sub_ln197_11, %zext_ln4897_7

]]></Node>
<StgValue><ssdm name="add_ln197_74"/></StgValue>
</operation>

<operation id="688" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:209  %zext_ln197_62 = zext i12 %add_ln197_74 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_62"/></StgValue>
</operation>

<operation id="689" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:210  %hw_kernel_stencil_hw_34 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_62

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_34"/></StgValue>
</operation>

<operation id="690" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:223  %tmp_32_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 39, i2 %conv_s1_r_x_assign)

]]></Node>
<StgValue><ssdm name="tmp_32_cast"/></StgValue>
</operation>

<operation id="691" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="2" op_3_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:224  %p_shl30_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i2.i2(i8 39, i2 %conv_s1_r_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl30_cast"/></StgValue>
</operation>

<operation id="692" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:225  %sub_ln197_14 = sub i12 %p_shl30_cast, %tmp_32_cast

]]></Node>
<StgValue><ssdm name="sub_ln197_14"/></StgValue>
</operation>

<operation id="693" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:226  %add_ln197_77 = add i12 %sub_ln197_14, %zext_ln4897_7

]]></Node>
<StgValue><ssdm name="add_ln197_77"/></StgValue>
</operation>

<operation id="694" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:227  %zext_ln197_65 = zext i12 %add_ln197_77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_65"/></StgValue>
</operation>

<operation id="695" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:228  %hw_kernel_stencil_hw_37 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_65

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_37"/></StgValue>
</operation>

<operation id="696" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:741  %add_ln145_6 = add i16 %add_ln145_3, %add_ln145_5

]]></Node>
<StgValue><ssdm name="add_ln145_6"/></StgValue>
</operation>

<operation id="697" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:742  %p_808 = add i16 %add_ln145_2, %add_ln145_6

]]></Node>
<StgValue><ssdm name="p_808"/></StgValue>
</operation>

<operation id="698" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="16" op_0_bw="14">
<![CDATA[
set_at<0, 16, 16>.exit:744  %conv_stencil_op_hcom_3 = load i16* %conv_stencil_conv_st_5, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_3"/></StgValue>
</operation>

<operation id="699" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:751  %hw_kernel_stencil_op_30 = load i16* %hw_kernel_stencil_hw_32, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_30"/></StgValue>
</operation>

<operation id="700" st_id="34" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:753  %p_860 = mul i16 %hw_input_stencil_op_s, %hw_kernel_stencil_op_24

]]></Node>
<StgValue><ssdm name="p_860"/></StgValue>
</operation>

<operation id="701" st_id="34" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:754  %p_861 = mul i16 %hw_input_stencil_op_1, %hw_kernel_stencil_op_25

]]></Node>
<StgValue><ssdm name="p_861"/></StgValue>
</operation>

<operation id="702" st_id="34" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:755  %p_862 = mul i16 %hw_input_stencil_op_2, %hw_kernel_stencil_op_26

]]></Node>
<StgValue><ssdm name="p_862"/></StgValue>
</operation>

<operation id="703" st_id="34" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:757  %p_864 = mul i16 %hw_input_stencil_op_4, %hw_kernel_stencil_op_28

]]></Node>
<StgValue><ssdm name="p_864"/></StgValue>
</operation>

<operation id="704" st_id="34" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:760  %p_867 = mul i16 %hw_input_stencil_op_7, %hw_kernel_stencil_op_31

]]></Node>
<StgValue><ssdm name="p_867"/></StgValue>
</operation>

<operation id="705" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:771  %hw_kernel_stencil_op_32 = load i16* %hw_kernel_stencil_hw_34, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_32"/></StgValue>
</operation>

<operation id="706" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:772  %hw_kernel_stencil_op_33 = load i16* %hw_kernel_stencil_hw_35, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_33"/></StgValue>
</operation>

<operation id="707" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:774  %hw_kernel_stencil_op_35 = load i16* %hw_kernel_stencil_hw_37, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_35"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="708" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:217  %tmp_31_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 27, i2 %conv_s1_r_x_assign)

]]></Node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="709" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="2" op_3_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:218  %p_shl31_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i2.i2(i8 27, i2 %conv_s1_r_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl31_cast"/></StgValue>
</operation>

<operation id="710" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:219  %sub_ln197_13 = sub i12 %p_shl31_cast, %tmp_31_cast

]]></Node>
<StgValue><ssdm name="sub_ln197_13"/></StgValue>
</operation>

<operation id="711" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:220  %add_ln197_76 = add i12 %sub_ln197_13, %zext_ln4897_7

]]></Node>
<StgValue><ssdm name="add_ln197_76"/></StgValue>
</operation>

<operation id="712" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:221  %zext_ln197_64 = zext i12 %add_ln197_76 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_64"/></StgValue>
</operation>

<operation id="713" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:222  %hw_kernel_stencil_hw_36 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_64

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_36"/></StgValue>
</operation>

<operation id="714" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:235  %tmp_34_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 63, i2 %conv_s1_r_x_assign)

]]></Node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="715" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="2" op_3_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:236  %p_shl28_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i2.i2(i8 63, i2 %conv_s1_r_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl28_cast"/></StgValue>
</operation>

<operation id="716" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:237  %sub_ln197_16 = sub i12 %p_shl28_cast, %tmp_34_cast

]]></Node>
<StgValue><ssdm name="sub_ln197_16"/></StgValue>
</operation>

<operation id="717" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:238  %add_ln197_79 = add i12 %sub_ln197_16, %zext_ln4897_7

]]></Node>
<StgValue><ssdm name="add_ln197_79"/></StgValue>
</operation>

<operation id="718" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:239  %zext_ln197_67 = zext i12 %add_ln197_79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_67"/></StgValue>
</operation>

<operation id="719" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:240  %hw_kernel_stencil_hw_39 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_67

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_39"/></StgValue>
</operation>

<operation id="720" st_id="35" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:753  %p_860 = mul i16 %hw_input_stencil_op_s, %hw_kernel_stencil_op_24

]]></Node>
<StgValue><ssdm name="p_860"/></StgValue>
</operation>

<operation id="721" st_id="35" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:754  %p_861 = mul i16 %hw_input_stencil_op_1, %hw_kernel_stencil_op_25

]]></Node>
<StgValue><ssdm name="p_861"/></StgValue>
</operation>

<operation id="722" st_id="35" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:756  %p_863 = mul i16 %hw_input_stencil_op_3, %hw_kernel_stencil_op_27

]]></Node>
<StgValue><ssdm name="p_863"/></StgValue>
</operation>

<operation id="723" st_id="35" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:757  %p_864 = mul i16 %hw_input_stencil_op_4, %hw_kernel_stencil_op_28

]]></Node>
<StgValue><ssdm name="p_864"/></StgValue>
</operation>

<operation id="724" st_id="35" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:759  %p_866 = mul i16 %hw_input_stencil_op_6, %hw_kernel_stencil_op_30

]]></Node>
<StgValue><ssdm name="p_866"/></StgValue>
</operation>

<operation id="725" st_id="35" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:760  %p_867 = mul i16 %hw_input_stencil_op_7, %hw_kernel_stencil_op_31

]]></Node>
<StgValue><ssdm name="p_867"/></StgValue>
</operation>

<operation id="726" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:761  %add_ln186 = add i16 %p_860, %conv_stencil_op_hcom_3

]]></Node>
<StgValue><ssdm name="add_ln186"/></StgValue>
</operation>

<operation id="727" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:762  %add_ln186_1 = add i16 %p_862, %p_861

]]></Node>
<StgValue><ssdm name="add_ln186_1"/></StgValue>
</operation>

<operation id="728" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="16" op_0_bw="14">
<![CDATA[
set_at<0, 16, 16>.exit:770  %conv_stencil_op_hcom_4 = load i16* %conv_stencil_conv_st_6, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_4"/></StgValue>
</operation>

<operation id="729" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:771  %hw_kernel_stencil_op_32 = load i16* %hw_kernel_stencil_hw_34, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_32"/></StgValue>
</operation>

<operation id="730" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:773  %hw_kernel_stencil_op_34 = load i16* %hw_kernel_stencil_hw_36, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_34"/></StgValue>
</operation>

<operation id="731" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:774  %hw_kernel_stencil_op_35 = load i16* %hw_kernel_stencil_hw_37, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_35"/></StgValue>
</operation>

<operation id="732" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:776  %hw_kernel_stencil_op_37 = load i16* %hw_kernel_stencil_hw_39, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_37"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="733" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:229  %tmp_33_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 51, i2 %conv_s1_r_x_assign)

]]></Node>
<StgValue><ssdm name="tmp_33_cast"/></StgValue>
</operation>

<operation id="734" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="2" op_3_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:230  %p_shl29_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i2.i2(i8 51, i2 %conv_s1_r_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl29_cast"/></StgValue>
</operation>

<operation id="735" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:231  %sub_ln197_15 = sub i12 %p_shl29_cast, %tmp_33_cast

]]></Node>
<StgValue><ssdm name="sub_ln197_15"/></StgValue>
</operation>

<operation id="736" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:232  %add_ln197_78 = add i12 %sub_ln197_15, %zext_ln4897_7

]]></Node>
<StgValue><ssdm name="add_ln197_78"/></StgValue>
</operation>

<operation id="737" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:233  %zext_ln197_66 = zext i12 %add_ln197_78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_66"/></StgValue>
</operation>

<operation id="738" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:234  %hw_kernel_stencil_hw_38 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_66

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_38"/></StgValue>
</operation>

<operation id="739" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:247  %tmp_36_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 87, i2 %conv_s1_r_x_assign)

]]></Node>
<StgValue><ssdm name="tmp_36_cast"/></StgValue>
</operation>

<operation id="740" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="2" op_3_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:248  %p_shl26_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i2.i2(i8 87, i2 %conv_s1_r_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl26_cast"/></StgValue>
</operation>

<operation id="741" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:249  %sub_ln197_18 = sub i12 %p_shl26_cast, %tmp_36_cast

]]></Node>
<StgValue><ssdm name="sub_ln197_18"/></StgValue>
</operation>

<operation id="742" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:250  %add_ln197_81 = add i12 %sub_ln197_18, %zext_ln4897_7

]]></Node>
<StgValue><ssdm name="add_ln197_81"/></StgValue>
</operation>

<operation id="743" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:251  %zext_ln197_69 = zext i12 %add_ln197_81 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_69"/></StgValue>
</operation>

<operation id="744" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:252  %hw_kernel_stencil_hw_41 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_69

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_41"/></StgValue>
</operation>

<operation id="745" st_id="36" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:756  %p_863 = mul i16 %hw_input_stencil_op_3, %hw_kernel_stencil_op_27

]]></Node>
<StgValue><ssdm name="p_863"/></StgValue>
</operation>

<operation id="746" st_id="36" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:758  %p_865 = mul i16 %hw_input_stencil_op_5, %hw_kernel_stencil_op_29

]]></Node>
<StgValue><ssdm name="p_865"/></StgValue>
</operation>

<operation id="747" st_id="36" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:759  %p_866 = mul i16 %hw_input_stencil_op_6, %hw_kernel_stencil_op_30

]]></Node>
<StgValue><ssdm name="p_866"/></StgValue>
</operation>

<operation id="748" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:763  %add_ln186_2 = add i16 %add_ln186, %add_ln186_1

]]></Node>
<StgValue><ssdm name="add_ln186_2"/></StgValue>
</operation>

<operation id="749" st_id="36" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:764  %add_ln186_3 = add i16 %p_864, %p_863

]]></Node>
<StgValue><ssdm name="add_ln186_3"/></StgValue>
</operation>

<operation id="750" st_id="36" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:765  %add_ln186_4 = add i16 %p_867, %p_866

]]></Node>
<StgValue><ssdm name="add_ln186_4"/></StgValue>
</operation>

<operation id="751" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="16" op_0_bw="14">
<![CDATA[
set_at<0, 16, 16>.exit:770  %conv_stencil_op_hcom_4 = load i16* %conv_stencil_conv_st_6, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_4"/></StgValue>
</operation>

<operation id="752" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:773  %hw_kernel_stencil_op_34 = load i16* %hw_kernel_stencil_hw_36, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_34"/></StgValue>
</operation>

<operation id="753" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:775  %hw_kernel_stencil_op_36 = load i16* %hw_kernel_stencil_hw_38, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_36"/></StgValue>
</operation>

<operation id="754" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:776  %hw_kernel_stencil_op_37 = load i16* %hw_kernel_stencil_hw_39, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_37"/></StgValue>
</operation>

<operation id="755" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:778  %hw_kernel_stencil_op_39 = load i16* %hw_kernel_stencil_hw_41, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_39"/></StgValue>
</operation>

<operation id="756" st_id="36" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:779  %p_927 = mul i16 %hw_input_stencil_op_s, %hw_kernel_stencil_op_32

]]></Node>
<StgValue><ssdm name="p_927"/></StgValue>
</operation>

<operation id="757" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="16" op_0_bw="14">
<![CDATA[
set_at<0, 16, 16>.exit:822  %conv_stencil_op_hcom_6 = load i16* %conv_stencil_conv_st_8, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_6"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="758" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:241  %tmp_35_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 75, i2 %conv_s1_r_x_assign)

]]></Node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="759" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="2" op_3_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:242  %p_shl27_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i2.i2(i8 75, i2 %conv_s1_r_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl27_cast"/></StgValue>
</operation>

<operation id="760" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:243  %sub_ln197_17 = sub i12 %p_shl27_cast, %tmp_35_cast

]]></Node>
<StgValue><ssdm name="sub_ln197_17"/></StgValue>
</operation>

<operation id="761" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:244  %add_ln197_80 = add i12 %sub_ln197_17, %zext_ln4897_7

]]></Node>
<StgValue><ssdm name="add_ln197_80"/></StgValue>
</operation>

<operation id="762" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:245  %zext_ln197_68 = zext i12 %add_ln197_80 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_68"/></StgValue>
</operation>

<operation id="763" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:246  %hw_kernel_stencil_hw_40 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_68

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_40"/></StgValue>
</operation>

<operation id="764" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:257  %add_ln197_84 = add i8 %sext_ln197_10, -67

]]></Node>
<StgValue><ssdm name="add_ln197_84"/></StgValue>
</operation>

<operation id="765" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:258  %add_ln197_85 = add i8 %add_ln197_84, %zext_ln4897_5

]]></Node>
<StgValue><ssdm name="add_ln197_85"/></StgValue>
</operation>

<operation id="766" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:259  %zext_ln197_71 = zext i8 %add_ln197_85 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_71"/></StgValue>
</operation>

<operation id="767" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:260  %hw_kernel_stencil_hw_43 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_71

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_43"/></StgValue>
</operation>

<operation id="768" st_id="37" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:758  %p_865 = mul i16 %hw_input_stencil_op_5, %hw_kernel_stencil_op_29

]]></Node>
<StgValue><ssdm name="p_865"/></StgValue>
</operation>

<operation id="769" st_id="37" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:766  %add_ln186_5 = add i16 %p_865, %add_ln186_4

]]></Node>
<StgValue><ssdm name="add_ln186_5"/></StgValue>
</operation>

<operation id="770" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:775  %hw_kernel_stencil_op_36 = load i16* %hw_kernel_stencil_hw_38, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_36"/></StgValue>
</operation>

<operation id="771" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:777  %hw_kernel_stencil_op_38 = load i16* %hw_kernel_stencil_hw_40, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_38"/></StgValue>
</operation>

<operation id="772" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:778  %hw_kernel_stencil_op_39 = load i16* %hw_kernel_stencil_hw_41, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_39"/></StgValue>
</operation>

<operation id="773" st_id="37" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:779  %p_927 = mul i16 %hw_input_stencil_op_s, %hw_kernel_stencil_op_32

]]></Node>
<StgValue><ssdm name="p_927"/></StgValue>
</operation>

<operation id="774" st_id="37" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:781  %p_929 = mul i16 %hw_input_stencil_op_2, %hw_kernel_stencil_op_34

]]></Node>
<StgValue><ssdm name="p_929"/></StgValue>
</operation>

<operation id="775" st_id="37" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:787  %add_ln227 = add i16 %p_927, %conv_stencil_op_hcom_4

]]></Node>
<StgValue><ssdm name="add_ln227"/></StgValue>
</operation>

<operation id="776" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:798  %hw_kernel_stencil_op_41 = load i16* %hw_kernel_stencil_hw_43, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_41"/></StgValue>
</operation>

<operation id="777" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="16" op_0_bw="14">
<![CDATA[
set_at<0, 16, 16>.exit:822  %conv_stencil_op_hcom_6 = load i16* %conv_stencil_conv_st_8, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_6"/></StgValue>
</operation>

<operation id="778" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="16" op_0_bw="14">
<![CDATA[
set_at<0, 16, 16>.exit:874  %conv_stencil_op_hcom_8 = load i16* %conv_stencil_conv_st_10, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_8"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="779" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:253  %add_ln197_82 = add i6 %sext_ln197_7, -19

]]></Node>
<StgValue><ssdm name="add_ln197_82"/></StgValue>
</operation>

<operation id="780" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:254  %add_ln197_83 = add i6 %add_ln197_82, %zext_ln4897_2

]]></Node>
<StgValue><ssdm name="add_ln197_83"/></StgValue>
</operation>

<operation id="781" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:255  %zext_ln197_70 = zext i6 %add_ln197_83 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_70"/></StgValue>
</operation>

<operation id="782" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:256  %hw_kernel_stencil_hw_42 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_70

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_42"/></StgValue>
</operation>

<operation id="783" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:265  %add_ln197_88 = add i7 %sext_ln197_6, -35

]]></Node>
<StgValue><ssdm name="add_ln197_88"/></StgValue>
</operation>

<operation id="784" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:266  %add_ln197_89 = add i7 %add_ln197_88, %zext_ln4897_1

]]></Node>
<StgValue><ssdm name="add_ln197_89"/></StgValue>
</operation>

<operation id="785" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="9" op_0_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:267  %sext_ln197_19 = sext i7 %add_ln197_89 to i9

]]></Node>
<StgValue><ssdm name="sext_ln197_19"/></StgValue>
</operation>

<operation id="786" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:268  %zext_ln197_73 = zext i9 %sext_ln197_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_73"/></StgValue>
</operation>

<operation id="787" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:269  %hw_kernel_stencil_hw_45 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_73

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_45"/></StgValue>
</operation>

<operation id="788" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:767  %add_ln186_6 = add i16 %add_ln186_3, %add_ln186_5

]]></Node>
<StgValue><ssdm name="add_ln186_6"/></StgValue>
</operation>

<operation id="789" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:768  %p_875 = add i16 %add_ln186_2, %add_ln186_6

]]></Node>
<StgValue><ssdm name="p_875"/></StgValue>
</operation>

<operation id="790" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:777  %hw_kernel_stencil_op_38 = load i16* %hw_kernel_stencil_hw_40, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_38"/></StgValue>
</operation>

<operation id="791" st_id="38" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:780  %p_928 = mul i16 %hw_input_stencil_op_1, %hw_kernel_stencil_op_33

]]></Node>
<StgValue><ssdm name="p_928"/></StgValue>
</operation>

<operation id="792" st_id="38" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:781  %p_929 = mul i16 %hw_input_stencil_op_2, %hw_kernel_stencil_op_34

]]></Node>
<StgValue><ssdm name="p_929"/></StgValue>
</operation>

<operation id="793" st_id="38" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:783  %p_931 = mul i16 %hw_input_stencil_op_4, %hw_kernel_stencil_op_36

]]></Node>
<StgValue><ssdm name="p_931"/></StgValue>
</operation>

<operation id="794" st_id="38" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:786  %p_934 = mul i16 %hw_input_stencil_op_7, %hw_kernel_stencil_op_39

]]></Node>
<StgValue><ssdm name="p_934"/></StgValue>
</operation>

<operation id="795" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:797  %hw_kernel_stencil_op_40 = load i16* %hw_kernel_stencil_hw_42, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_40"/></StgValue>
</operation>

<operation id="796" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:798  %hw_kernel_stencil_op_41 = load i16* %hw_kernel_stencil_hw_43, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_41"/></StgValue>
</operation>

<operation id="797" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:800  %hw_kernel_stencil_op_43 = load i16* %hw_kernel_stencil_hw_45, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_43"/></StgValue>
</operation>

<operation id="798" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="16" op_0_bw="14">
<![CDATA[
set_at<0, 16, 16>.exit:874  %conv_stencil_op_hcom_8 = load i16* %conv_stencil_conv_st_10, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_8"/></StgValue>
</operation>

<operation id="799" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="16" op_0_bw="14">
<![CDATA[
set_at<0, 16, 16>.exit:926  %conv_stencil_op_hcom_10 = load i16* %conv_stencil_conv_st_12, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_10"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="800" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:261  %add_ln197_86 = add i9 %sext_ln197_11, -179

]]></Node>
<StgValue><ssdm name="add_ln197_86"/></StgValue>
</operation>

<operation id="801" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:262  %add_ln197_87 = add i9 %add_ln197_86, %zext_ln4897_6

]]></Node>
<StgValue><ssdm name="add_ln197_87"/></StgValue>
</operation>

<operation id="802" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:263  %zext_ln197_72 = zext i9 %add_ln197_87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_72"/></StgValue>
</operation>

<operation id="803" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:264  %hw_kernel_stencil_hw_44 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_72

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_44"/></StgValue>
</operation>

<operation id="804" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:274  %add_ln197_92 = add i10 %sext_ln197_9, -259

]]></Node>
<StgValue><ssdm name="add_ln197_92"/></StgValue>
</operation>

<operation id="805" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:275  %add_ln197_93 = add i10 %add_ln197_92, %zext_ln4897_4

]]></Node>
<StgValue><ssdm name="add_ln197_93"/></StgValue>
</operation>

<operation id="806" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:276  %zext_ln197_75 = zext i10 %add_ln197_93 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_75"/></StgValue>
</operation>

<operation id="807" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:277  %hw_kernel_stencil_hw_47 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_75

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_47"/></StgValue>
</operation>

<operation id="808" st_id="39" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:780  %p_928 = mul i16 %hw_input_stencil_op_1, %hw_kernel_stencil_op_33

]]></Node>
<StgValue><ssdm name="p_928"/></StgValue>
</operation>

<operation id="809" st_id="39" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:782  %p_930 = mul i16 %hw_input_stencil_op_3, %hw_kernel_stencil_op_35

]]></Node>
<StgValue><ssdm name="p_930"/></StgValue>
</operation>

<operation id="810" st_id="39" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:783  %p_931 = mul i16 %hw_input_stencil_op_4, %hw_kernel_stencil_op_36

]]></Node>
<StgValue><ssdm name="p_931"/></StgValue>
</operation>

<operation id="811" st_id="39" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:785  %p_933 = mul i16 %hw_input_stencil_op_6, %hw_kernel_stencil_op_38

]]></Node>
<StgValue><ssdm name="p_933"/></StgValue>
</operation>

<operation id="812" st_id="39" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:786  %p_934 = mul i16 %hw_input_stencil_op_7, %hw_kernel_stencil_op_39

]]></Node>
<StgValue><ssdm name="p_934"/></StgValue>
</operation>

<operation id="813" st_id="39" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:788  %add_ln227_1 = add i16 %p_929, %p_928

]]></Node>
<StgValue><ssdm name="add_ln227_1"/></StgValue>
</operation>

<operation id="814" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="16" op_0_bw="14">
<![CDATA[
set_at<0, 16, 16>.exit:796  %conv_stencil_op_hcom_5 = load i16* %conv_stencil_conv_st_7, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_5"/></StgValue>
</operation>

<operation id="815" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:797  %hw_kernel_stencil_op_40 = load i16* %hw_kernel_stencil_hw_42, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_40"/></StgValue>
</operation>

<operation id="816" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:799  %hw_kernel_stencil_op_42 = load i16* %hw_kernel_stencil_hw_44, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_42"/></StgValue>
</operation>

<operation id="817" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:800  %hw_kernel_stencil_op_43 = load i16* %hw_kernel_stencil_hw_45, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_43"/></StgValue>
</operation>

<operation id="818" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:802  %hw_kernel_stencil_op_45 = load i16* %hw_kernel_stencil_hw_47, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_45"/></StgValue>
</operation>

<operation id="819" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="16" op_0_bw="14">
<![CDATA[
set_at<0, 16, 16>.exit:926  %conv_stencil_op_hcom_10 = load i16* %conv_stencil_conv_st_12, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_10"/></StgValue>
</operation>

<operation id="820" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="16" op_0_bw="14">
<![CDATA[
set_at<0, 16, 16>.exit:978  %conv_stencil_op_hcom_12 = load i16* %conv_stencil_conv_st_14, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_12"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="821" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:270  %add_ln197_90 = add i10 %sext_ln197_9, -403

]]></Node>
<StgValue><ssdm name="add_ln197_90"/></StgValue>
</operation>

<operation id="822" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:271  %add_ln197_91 = add i10 %add_ln197_90, %zext_ln4897_4

]]></Node>
<StgValue><ssdm name="add_ln197_91"/></StgValue>
</operation>

<operation id="823" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:272  %zext_ln197_74 = zext i10 %add_ln197_91 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_74"/></StgValue>
</operation>

<operation id="824" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:273  %hw_kernel_stencil_hw_46 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_74

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_46"/></StgValue>
</operation>

<operation id="825" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:283  %add_ln197_96 = add i11 %sext_ln197_8, -995

]]></Node>
<StgValue><ssdm name="add_ln197_96"/></StgValue>
</operation>

<operation id="826" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:284  %add_ln197_97 = add i11 %add_ln197_96, %zext_ln4897_3

]]></Node>
<StgValue><ssdm name="add_ln197_97"/></StgValue>
</operation>

<operation id="827" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:285  %zext_ln197_77 = zext i11 %add_ln197_97 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_77"/></StgValue>
</operation>

<operation id="828" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:286  %hw_kernel_stencil_hw_49 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_77

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_49"/></StgValue>
</operation>

<operation id="829" st_id="40" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:782  %p_930 = mul i16 %hw_input_stencil_op_3, %hw_kernel_stencil_op_35

]]></Node>
<StgValue><ssdm name="p_930"/></StgValue>
</operation>

<operation id="830" st_id="40" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:784  %p_932 = mul i16 %hw_input_stencil_op_5, %hw_kernel_stencil_op_37

]]></Node>
<StgValue><ssdm name="p_932"/></StgValue>
</operation>

<operation id="831" st_id="40" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:785  %p_933 = mul i16 %hw_input_stencil_op_6, %hw_kernel_stencil_op_38

]]></Node>
<StgValue><ssdm name="p_933"/></StgValue>
</operation>

<operation id="832" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:789  %add_ln227_2 = add i16 %add_ln227, %add_ln227_1

]]></Node>
<StgValue><ssdm name="add_ln227_2"/></StgValue>
</operation>

<operation id="833" st_id="40" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:790  %add_ln227_3 = add i16 %p_931, %p_930

]]></Node>
<StgValue><ssdm name="add_ln227_3"/></StgValue>
</operation>

<operation id="834" st_id="40" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:791  %add_ln227_4 = add i16 %p_934, %p_933

]]></Node>
<StgValue><ssdm name="add_ln227_4"/></StgValue>
</operation>

<operation id="835" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="16" op_0_bw="14">
<![CDATA[
set_at<0, 16, 16>.exit:796  %conv_stencil_op_hcom_5 = load i16* %conv_stencil_conv_st_7, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_5"/></StgValue>
</operation>

<operation id="836" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:799  %hw_kernel_stencil_op_42 = load i16* %hw_kernel_stencil_hw_44, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_42"/></StgValue>
</operation>

<operation id="837" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:801  %hw_kernel_stencil_op_44 = load i16* %hw_kernel_stencil_hw_46, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_44"/></StgValue>
</operation>

<operation id="838" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:802  %hw_kernel_stencil_op_45 = load i16* %hw_kernel_stencil_hw_47, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_45"/></StgValue>
</operation>

<operation id="839" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:804  %hw_kernel_stencil_op_47 = load i16* %hw_kernel_stencil_hw_49, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_47"/></StgValue>
</operation>

<operation id="840" st_id="40" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:805  %p_994 = mul i16 %hw_input_stencil_op_s, %hw_kernel_stencil_op_40

]]></Node>
<StgValue><ssdm name="p_994"/></StgValue>
</operation>

<operation id="841" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="14">
<![CDATA[
set_at<0, 16, 16>.exit:848  %conv_stencil_op_hcom_7 = load i16* %conv_stencil_conv_st_9, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_7"/></StgValue>
</operation>

<operation id="842" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="16" op_0_bw="14">
<![CDATA[
set_at<0, 16, 16>.exit:978  %conv_stencil_op_hcom_12 = load i16* %conv_stencil_conv_st_14, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_12"/></StgValue>
</operation>

<operation id="843" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="16" op_0_bw="14">
<![CDATA[
set_at<0, 16, 16>.exit:1030  %conv_stencil_op_hcom_14 = load i16* %conv_stencil_conv_st_16, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_14"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="844" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:278  %add_ln197_94 = add i8 %sext_ln197_10, -115

]]></Node>
<StgValue><ssdm name="add_ln197_94"/></StgValue>
</operation>

<operation id="845" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:279  %add_ln197_95 = add i8 %add_ln197_94, %zext_ln4897_5

]]></Node>
<StgValue><ssdm name="add_ln197_95"/></StgValue>
</operation>

<operation id="846" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="10" op_0_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:280  %sext_ln197_20 = sext i8 %add_ln197_95 to i10

]]></Node>
<StgValue><ssdm name="sext_ln197_20"/></StgValue>
</operation>

<operation id="847" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:281  %zext_ln197_76 = zext i10 %sext_ln197_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_76"/></StgValue>
</operation>

<operation id="848" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:282  %hw_kernel_stencil_hw_48 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_76

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_48"/></StgValue>
</operation>

<operation id="849" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:291  %add_ln197_100 = add i7 %sext_ln197_6, -58

]]></Node>
<StgValue><ssdm name="add_ln197_100"/></StgValue>
</operation>

<operation id="850" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:292  %add_ln197_101 = add i7 %add_ln197_100, %zext_ln4897_1

]]></Node>
<StgValue><ssdm name="add_ln197_101"/></StgValue>
</operation>

<operation id="851" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="8" op_0_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:293  %sext_ln197_21 = sext i7 %add_ln197_101 to i8

]]></Node>
<StgValue><ssdm name="sext_ln197_21"/></StgValue>
</operation>

<operation id="852" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:294  %zext_ln197_79 = zext i8 %sext_ln197_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_79"/></StgValue>
</operation>

<operation id="853" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:295  %hw_kernel_stencil_hw_51 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_79

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_51"/></StgValue>
</operation>

<operation id="854" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:691  store i16 %p_674, i16* %conv_stencil_conv_st_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="855" st_id="41" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:784  %p_932 = mul i16 %hw_input_stencil_op_5, %hw_kernel_stencil_op_37

]]></Node>
<StgValue><ssdm name="p_932"/></StgValue>
</operation>

<operation id="856" st_id="41" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:792  %add_ln227_5 = add i16 %p_932, %add_ln227_4

]]></Node>
<StgValue><ssdm name="add_ln227_5"/></StgValue>
</operation>

<operation id="857" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:801  %hw_kernel_stencil_op_44 = load i16* %hw_kernel_stencil_hw_46, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_44"/></StgValue>
</operation>

<operation id="858" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:803  %hw_kernel_stencil_op_46 = load i16* %hw_kernel_stencil_hw_48, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_46"/></StgValue>
</operation>

<operation id="859" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:804  %hw_kernel_stencil_op_47 = load i16* %hw_kernel_stencil_hw_49, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_47"/></StgValue>
</operation>

<operation id="860" st_id="41" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:805  %p_994 = mul i16 %hw_input_stencil_op_s, %hw_kernel_stencil_op_40

]]></Node>
<StgValue><ssdm name="p_994"/></StgValue>
</operation>

<operation id="861" st_id="41" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:807  %p_996 = mul i16 %hw_input_stencil_op_2, %hw_kernel_stencil_op_42

]]></Node>
<StgValue><ssdm name="p_996"/></StgValue>
</operation>

<operation id="862" st_id="41" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:813  %add_ln268 = add i16 %p_994, %conv_stencil_op_hcom_5

]]></Node>
<StgValue><ssdm name="add_ln268"/></StgValue>
</operation>

<operation id="863" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:824  %hw_kernel_stencil_op_49 = load i16* %hw_kernel_stencil_hw_51, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_49"/></StgValue>
</operation>

<operation id="864" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="14">
<![CDATA[
set_at<0, 16, 16>.exit:848  %conv_stencil_op_hcom_7 = load i16* %conv_stencil_conv_st_9, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_7"/></StgValue>
</operation>

<operation id="865" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="16" op_0_bw="14">
<![CDATA[
set_at<0, 16, 16>.exit:900  %conv_stencil_op_hcom_9 = load i16* %conv_stencil_conv_st_11, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_9"/></StgValue>
</operation>

<operation id="866" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="16" op_0_bw="14">
<![CDATA[
set_at<0, 16, 16>.exit:1030  %conv_stencil_op_hcom_14 = load i16* %conv_stencil_conv_st_16, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_14"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="867" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:287  %add_ln197_98 = add i7 %sext_ln197_6, 54

]]></Node>
<StgValue><ssdm name="add_ln197_98"/></StgValue>
</operation>

<operation id="868" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:288  %add_ln197_99 = add i7 %add_ln197_98, %zext_ln4897_1

]]></Node>
<StgValue><ssdm name="add_ln197_99"/></StgValue>
</operation>

<operation id="869" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:289  %zext_ln197_78 = zext i7 %add_ln197_99 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_78"/></StgValue>
</operation>

<operation id="870" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:290  %hw_kernel_stencil_hw_50 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_78

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_50"/></StgValue>
</operation>

<operation id="871" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:300  %add_ln197_104 = add i6 %sext_ln197_7, -26

]]></Node>
<StgValue><ssdm name="add_ln197_104"/></StgValue>
</operation>

<operation id="872" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:301  %add_ln197_105 = add i6 %add_ln197_104, %zext_ln4897_2

]]></Node>
<StgValue><ssdm name="add_ln197_105"/></StgValue>
</operation>

<operation id="873" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="9" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:302  %sext_ln197_22 = sext i6 %add_ln197_105 to i9

]]></Node>
<StgValue><ssdm name="sext_ln197_22"/></StgValue>
</operation>

<operation id="874" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:303  %zext_ln197_81 = zext i9 %sext_ln197_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_81"/></StgValue>
</operation>

<operation id="875" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:304  %hw_kernel_stencil_hw_53 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_81

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_53"/></StgValue>
</operation>

<operation id="876" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:743  store i16 %p_808, i16* %conv_stencil_conv_st_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="877" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:793  %add_ln227_6 = add i16 %add_ln227_3, %add_ln227_5

]]></Node>
<StgValue><ssdm name="add_ln227_6"/></StgValue>
</operation>

<operation id="878" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:794  %p_942 = add i16 %add_ln227_2, %add_ln227_6

]]></Node>
<StgValue><ssdm name="p_942"/></StgValue>
</operation>

<operation id="879" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:803  %hw_kernel_stencil_op_46 = load i16* %hw_kernel_stencil_hw_48, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_46"/></StgValue>
</operation>

<operation id="880" st_id="42" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:806  %p_995 = mul i16 %hw_input_stencil_op_1, %hw_kernel_stencil_op_41

]]></Node>
<StgValue><ssdm name="p_995"/></StgValue>
</operation>

<operation id="881" st_id="42" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:807  %p_996 = mul i16 %hw_input_stencil_op_2, %hw_kernel_stencil_op_42

]]></Node>
<StgValue><ssdm name="p_996"/></StgValue>
</operation>

<operation id="882" st_id="42" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:809  %p_998 = mul i16 %hw_input_stencil_op_4, %hw_kernel_stencil_op_44

]]></Node>
<StgValue><ssdm name="p_998"/></StgValue>
</operation>

<operation id="883" st_id="42" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:812  %p_1001 = mul i16 %hw_input_stencil_op_7, %hw_kernel_stencil_op_47

]]></Node>
<StgValue><ssdm name="p_1001"/></StgValue>
</operation>

<operation id="884" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:823  %hw_kernel_stencil_op_48 = load i16* %hw_kernel_stencil_hw_50, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_48"/></StgValue>
</operation>

<operation id="885" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:824  %hw_kernel_stencil_op_49 = load i16* %hw_kernel_stencil_hw_51, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_49"/></StgValue>
</operation>

<operation id="886" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:826  %hw_kernel_stencil_op_51 = load i16* %hw_kernel_stencil_hw_53, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_51"/></StgValue>
</operation>

<operation id="887" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="16" op_0_bw="14">
<![CDATA[
set_at<0, 16, 16>.exit:900  %conv_stencil_op_hcom_9 = load i16* %conv_stencil_conv_st_11, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_9"/></StgValue>
</operation>

<operation id="888" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="16" op_0_bw="14">
<![CDATA[
set_at<0, 16, 16>.exit:952  %conv_stencil_op_hcom_11 = load i16* %conv_stencil_conv_st_13, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_11"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="889" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:296  %add_ln197_102 = add i9 %sext_ln197_11, -170

]]></Node>
<StgValue><ssdm name="add_ln197_102"/></StgValue>
</operation>

<operation id="890" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:297  %add_ln197_103 = add i9 %add_ln197_102, %zext_ln4897_6

]]></Node>
<StgValue><ssdm name="add_ln197_103"/></StgValue>
</operation>

<operation id="891" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:298  %zext_ln197_80 = zext i9 %add_ln197_103 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_80"/></StgValue>
</operation>

<operation id="892" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:299  %hw_kernel_stencil_hw_52 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_80

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_52"/></StgValue>
</operation>

<operation id="893" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:309  %add_ln197_108 = add i9 %sext_ln197_11, -250

]]></Node>
<StgValue><ssdm name="add_ln197_108"/></StgValue>
</operation>

<operation id="894" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:310  %add_ln197_109 = add i9 %add_ln197_108, %zext_ln4897_6

]]></Node>
<StgValue><ssdm name="add_ln197_109"/></StgValue>
</operation>

<operation id="895" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="10" op_0_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:311  %sext_ln197_23 = sext i9 %add_ln197_109 to i10

]]></Node>
<StgValue><ssdm name="sext_ln197_23"/></StgValue>
</operation>

<operation id="896" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:312  %zext_ln197_83 = zext i10 %sext_ln197_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_83"/></StgValue>
</operation>

<operation id="897" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:313  %hw_kernel_stencil_hw_55 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_83

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_55"/></StgValue>
</operation>

<operation id="898" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:795  store i16 %p_942, i16* %conv_stencil_conv_st_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="899" st_id="43" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:806  %p_995 = mul i16 %hw_input_stencil_op_1, %hw_kernel_stencil_op_41

]]></Node>
<StgValue><ssdm name="p_995"/></StgValue>
</operation>

<operation id="900" st_id="43" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:808  %p_997 = mul i16 %hw_input_stencil_op_3, %hw_kernel_stencil_op_43

]]></Node>
<StgValue><ssdm name="p_997"/></StgValue>
</operation>

<operation id="901" st_id="43" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:809  %p_998 = mul i16 %hw_input_stencil_op_4, %hw_kernel_stencil_op_44

]]></Node>
<StgValue><ssdm name="p_998"/></StgValue>
</operation>

<operation id="902" st_id="43" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:811  %p_1000 = mul i16 %hw_input_stencil_op_6, %hw_kernel_stencil_op_46

]]></Node>
<StgValue><ssdm name="p_1000"/></StgValue>
</operation>

<operation id="903" st_id="43" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:812  %p_1001 = mul i16 %hw_input_stencil_op_7, %hw_kernel_stencil_op_47

]]></Node>
<StgValue><ssdm name="p_1001"/></StgValue>
</operation>

<operation id="904" st_id="43" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:814  %add_ln268_1 = add i16 %p_996, %p_995

]]></Node>
<StgValue><ssdm name="add_ln268_1"/></StgValue>
</operation>

<operation id="905" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:823  %hw_kernel_stencil_op_48 = load i16* %hw_kernel_stencil_hw_50, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_48"/></StgValue>
</operation>

<operation id="906" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:825  %hw_kernel_stencil_op_50 = load i16* %hw_kernel_stencil_hw_52, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_50"/></StgValue>
</operation>

<operation id="907" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:826  %hw_kernel_stencil_op_51 = load i16* %hw_kernel_stencil_hw_53, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_51"/></StgValue>
</operation>

<operation id="908" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:828  %hw_kernel_stencil_op_53 = load i16* %hw_kernel_stencil_hw_55, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_53"/></StgValue>
</operation>

<operation id="909" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="16" op_0_bw="14">
<![CDATA[
set_at<0, 16, 16>.exit:952  %conv_stencil_op_hcom_11 = load i16* %conv_stencil_conv_st_13, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_11"/></StgValue>
</operation>

<operation id="910" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="16" op_0_bw="14">
<![CDATA[
set_at<0, 16, 16>.exit:1004  %conv_stencil_op_hcom_13 = load i16* %conv_stencil_conv_st_15, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_13"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="911" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:305  %add_ln197_106 = add i10 %sext_ln197_9, -394

]]></Node>
<StgValue><ssdm name="add_ln197_106"/></StgValue>
</operation>

<operation id="912" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:306  %add_ln197_107 = add i10 %add_ln197_106, %zext_ln4897_4

]]></Node>
<StgValue><ssdm name="add_ln197_107"/></StgValue>
</operation>

<operation id="913" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:307  %zext_ln197_82 = zext i10 %add_ln197_107 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_82"/></StgValue>
</operation>

<operation id="914" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:308  %hw_kernel_stencil_hw_54 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_82

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_54"/></StgValue>
</operation>

<operation id="915" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:319  %add_ln197_112 = add i11 %sext_ln197_8, -986

]]></Node>
<StgValue><ssdm name="add_ln197_112"/></StgValue>
</operation>

<operation id="916" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:320  %add_ln197_113 = add i11 %add_ln197_112, %zext_ln4897_3

]]></Node>
<StgValue><ssdm name="add_ln197_113"/></StgValue>
</operation>

<operation id="917" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:321  %zext_ln197_85 = zext i11 %add_ln197_113 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_85"/></StgValue>
</operation>

<operation id="918" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:322  %hw_kernel_stencil_hw_57 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_85

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_57"/></StgValue>
</operation>

<operation id="919" st_id="44" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:808  %p_997 = mul i16 %hw_input_stencil_op_3, %hw_kernel_stencil_op_43

]]></Node>
<StgValue><ssdm name="p_997"/></StgValue>
</operation>

<operation id="920" st_id="44" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:810  %p_999 = mul i16 %hw_input_stencil_op_5, %hw_kernel_stencil_op_45

]]></Node>
<StgValue><ssdm name="p_999"/></StgValue>
</operation>

<operation id="921" st_id="44" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:811  %p_1000 = mul i16 %hw_input_stencil_op_6, %hw_kernel_stencil_op_46

]]></Node>
<StgValue><ssdm name="p_1000"/></StgValue>
</operation>

<operation id="922" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:815  %add_ln268_2 = add i16 %add_ln268, %add_ln268_1

]]></Node>
<StgValue><ssdm name="add_ln268_2"/></StgValue>
</operation>

<operation id="923" st_id="44" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:816  %add_ln268_3 = add i16 %p_998, %p_997

]]></Node>
<StgValue><ssdm name="add_ln268_3"/></StgValue>
</operation>

<operation id="924" st_id="44" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:817  %add_ln268_4 = add i16 %p_1001, %p_1000

]]></Node>
<StgValue><ssdm name="add_ln268_4"/></StgValue>
</operation>

<operation id="925" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:825  %hw_kernel_stencil_op_50 = load i16* %hw_kernel_stencil_hw_52, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_50"/></StgValue>
</operation>

<operation id="926" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:827  %hw_kernel_stencil_op_52 = load i16* %hw_kernel_stencil_hw_54, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_52"/></StgValue>
</operation>

<operation id="927" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:828  %hw_kernel_stencil_op_53 = load i16* %hw_kernel_stencil_hw_55, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_53"/></StgValue>
</operation>

<operation id="928" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:830  %hw_kernel_stencil_op_55 = load i16* %hw_kernel_stencil_hw_57, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_55"/></StgValue>
</operation>

<operation id="929" st_id="44" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:831  %p_1061 = mul i16 %hw_input_stencil_op_s, %hw_kernel_stencil_op_48

]]></Node>
<StgValue><ssdm name="p_1061"/></StgValue>
</operation>

<operation id="930" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="16" op_0_bw="14">
<![CDATA[
set_at<0, 16, 16>.exit:1004  %conv_stencil_op_hcom_13 = load i16* %conv_stencil_conv_st_15, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_13"/></StgValue>
</operation>

<operation id="931" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="16" op_0_bw="14">
<![CDATA[
set_at<0, 16, 16>.exit:1056  %conv_stencil_op_hcom_15 = load i16* %conv_stencil_conv_st_17, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_15"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="932" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:314  %add_ln197_110 = add i8 %sext_ln197_10, -106

]]></Node>
<StgValue><ssdm name="add_ln197_110"/></StgValue>
</operation>

<operation id="933" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:315  %add_ln197_111 = add i8 %add_ln197_110, %zext_ln4897_5

]]></Node>
<StgValue><ssdm name="add_ln197_111"/></StgValue>
</operation>

<operation id="934" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="10" op_0_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:316  %sext_ln197_24 = sext i8 %add_ln197_111 to i10

]]></Node>
<StgValue><ssdm name="sext_ln197_24"/></StgValue>
</operation>

<operation id="935" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:317  %zext_ln197_84 = zext i10 %sext_ln197_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_84"/></StgValue>
</operation>

<operation id="936" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:318  %hw_kernel_stencil_hw_56 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_84

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_56"/></StgValue>
</operation>

<operation id="937" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:327  %add_ln197_116 = add i7 %sext_ln197_6, -49

]]></Node>
<StgValue><ssdm name="add_ln197_116"/></StgValue>
</operation>

<operation id="938" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:328  %add_ln197_117 = add i7 %add_ln197_116, %zext_ln4897_1

]]></Node>
<StgValue><ssdm name="add_ln197_117"/></StgValue>
</operation>

<operation id="939" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="8" op_0_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:329  %sext_ln197_25 = sext i7 %add_ln197_117 to i8

]]></Node>
<StgValue><ssdm name="sext_ln197_25"/></StgValue>
</operation>

<operation id="940" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:330  %zext_ln197_87 = zext i8 %sext_ln197_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_87"/></StgValue>
</operation>

<operation id="941" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:331  %hw_kernel_stencil_hw_59 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_87

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_59"/></StgValue>
</operation>

<operation id="942" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:336  %add_ln197_120 = add i6 %sext_ln197_7, -17

]]></Node>
<StgValue><ssdm name="add_ln197_120"/></StgValue>
</operation>

<operation id="943" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:717  store i16 %p_741, i16* %conv_stencil_conv_st_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="944" st_id="45" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:810  %p_999 = mul i16 %hw_input_stencil_op_5, %hw_kernel_stencil_op_45

]]></Node>
<StgValue><ssdm name="p_999"/></StgValue>
</operation>

<operation id="945" st_id="45" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:818  %add_ln268_5 = add i16 %p_999, %add_ln268_4

]]></Node>
<StgValue><ssdm name="add_ln268_5"/></StgValue>
</operation>

<operation id="946" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:827  %hw_kernel_stencil_op_52 = load i16* %hw_kernel_stencil_hw_54, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_52"/></StgValue>
</operation>

<operation id="947" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:829  %hw_kernel_stencil_op_54 = load i16* %hw_kernel_stencil_hw_56, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_54"/></StgValue>
</operation>

<operation id="948" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:830  %hw_kernel_stencil_op_55 = load i16* %hw_kernel_stencil_hw_57, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_55"/></StgValue>
</operation>

<operation id="949" st_id="45" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:831  %p_1061 = mul i16 %hw_input_stencil_op_s, %hw_kernel_stencil_op_48

]]></Node>
<StgValue><ssdm name="p_1061"/></StgValue>
</operation>

<operation id="950" st_id="45" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:833  %p_1063 = mul i16 %hw_input_stencil_op_2, %hw_kernel_stencil_op_50

]]></Node>
<StgValue><ssdm name="p_1063"/></StgValue>
</operation>

<operation id="951" st_id="45" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:839  %add_ln309 = add i16 %p_1061, %conv_stencil_op_hcom_6

]]></Node>
<StgValue><ssdm name="add_ln309"/></StgValue>
</operation>

<operation id="952" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:850  %hw_kernel_stencil_op_57 = load i16* %hw_kernel_stencil_hw_59, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_57"/></StgValue>
</operation>

<operation id="953" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="16" op_0_bw="14">
<![CDATA[
set_at<0, 16, 16>.exit:1056  %conv_stencil_op_hcom_15 = load i16* %conv_stencil_conv_st_17, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_15"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="954" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:323  %add_ln197_114 = add i7 %sext_ln197_6, 63

]]></Node>
<StgValue><ssdm name="add_ln197_114"/></StgValue>
</operation>

<operation id="955" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:324  %add_ln197_115 = add i7 %add_ln197_114, %zext_ln4897_1

]]></Node>
<StgValue><ssdm name="add_ln197_115"/></StgValue>
</operation>

<operation id="956" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:325  %zext_ln197_86 = zext i7 %add_ln197_115 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_86"/></StgValue>
</operation>

<operation id="957" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:326  %hw_kernel_stencil_hw_58 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_86

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_58"/></StgValue>
</operation>

<operation id="958" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="9" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:337  %sext_ln197_26 = sext i6 %add_ln197_120 to i9

]]></Node>
<StgValue><ssdm name="sext_ln197_26"/></StgValue>
</operation>

<operation id="959" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="10" op_0_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:338  %zext_ln197_89 = zext i9 %sext_ln197_26 to i10

]]></Node>
<StgValue><ssdm name="zext_ln197_89"/></StgValue>
</operation>

<operation id="960" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:339  %add_ln197_121 = add i10 %zext_ln197_89, %zext_ln4897_4

]]></Node>
<StgValue><ssdm name="add_ln197_121"/></StgValue>
</operation>

<operation id="961" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:340  %zext_ln197_90 = zext i10 %add_ln197_121 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_90"/></StgValue>
</operation>

<operation id="962" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:341  %hw_kernel_stencil_hw_61 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_90

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_61"/></StgValue>
</operation>

<operation id="963" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:769  store i16 %p_875, i16* %conv_stencil_conv_st_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="964" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:819  %add_ln268_6 = add i16 %add_ln268_3, %add_ln268_5

]]></Node>
<StgValue><ssdm name="add_ln268_6"/></StgValue>
</operation>

<operation id="965" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:820  %p_1009 = add i16 %add_ln268_2, %add_ln268_6

]]></Node>
<StgValue><ssdm name="p_1009"/></StgValue>
</operation>

<operation id="966" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:829  %hw_kernel_stencil_op_54 = load i16* %hw_kernel_stencil_hw_56, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_54"/></StgValue>
</operation>

<operation id="967" st_id="46" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:832  %p_1062 = mul i16 %hw_input_stencil_op_1, %hw_kernel_stencil_op_49

]]></Node>
<StgValue><ssdm name="p_1062"/></StgValue>
</operation>

<operation id="968" st_id="46" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:833  %p_1063 = mul i16 %hw_input_stencil_op_2, %hw_kernel_stencil_op_50

]]></Node>
<StgValue><ssdm name="p_1063"/></StgValue>
</operation>

<operation id="969" st_id="46" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:835  %p_1065 = mul i16 %hw_input_stencil_op_4, %hw_kernel_stencil_op_52

]]></Node>
<StgValue><ssdm name="p_1065"/></StgValue>
</operation>

<operation id="970" st_id="46" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:838  %p_1068 = mul i16 %hw_input_stencil_op_7, %hw_kernel_stencil_op_55

]]></Node>
<StgValue><ssdm name="p_1068"/></StgValue>
</operation>

<operation id="971" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:849  %hw_kernel_stencil_op_56 = load i16* %hw_kernel_stencil_hw_58, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_56"/></StgValue>
</operation>

<operation id="972" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:850  %hw_kernel_stencil_op_57 = load i16* %hw_kernel_stencil_hw_59, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_57"/></StgValue>
</operation>

<operation id="973" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:852  %hw_kernel_stencil_op_59 = load i16* %hw_kernel_stencil_hw_61, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_59"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="974" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:332  %add_ln197_118 = add i9 %sext_ln197_11, -161

]]></Node>
<StgValue><ssdm name="add_ln197_118"/></StgValue>
</operation>

<operation id="975" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:333  %add_ln197_119 = add i9 %add_ln197_118, %zext_ln4897_6

]]></Node>
<StgValue><ssdm name="add_ln197_119"/></StgValue>
</operation>

<operation id="976" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:334  %zext_ln197_88 = zext i9 %add_ln197_119 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_88"/></StgValue>
</operation>

<operation id="977" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:335  %hw_kernel_stencil_hw_60 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_88

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_60"/></StgValue>
</operation>

<operation id="978" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:346  %add_ln197_124 = add i9 %sext_ln197_11, -241

]]></Node>
<StgValue><ssdm name="add_ln197_124"/></StgValue>
</operation>

<operation id="979" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:347  %add_ln197_125 = add i9 %add_ln197_124, %zext_ln4897_6

]]></Node>
<StgValue><ssdm name="add_ln197_125"/></StgValue>
</operation>

<operation id="980" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="10" op_0_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:348  %sext_ln197_27 = sext i9 %add_ln197_125 to i10

]]></Node>
<StgValue><ssdm name="sext_ln197_27"/></StgValue>
</operation>

<operation id="981" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:349  %zext_ln197_92 = zext i10 %sext_ln197_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_92"/></StgValue>
</operation>

<operation id="982" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:350  %hw_kernel_stencil_hw_63 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_92

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_63"/></StgValue>
</operation>

<operation id="983" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:821  store i16 %p_1009, i16* %conv_stencil_conv_st_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="984" st_id="47" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:832  %p_1062 = mul i16 %hw_input_stencil_op_1, %hw_kernel_stencil_op_49

]]></Node>
<StgValue><ssdm name="p_1062"/></StgValue>
</operation>

<operation id="985" st_id="47" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:834  %p_1064 = mul i16 %hw_input_stencil_op_3, %hw_kernel_stencil_op_51

]]></Node>
<StgValue><ssdm name="p_1064"/></StgValue>
</operation>

<operation id="986" st_id="47" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:835  %p_1065 = mul i16 %hw_input_stencil_op_4, %hw_kernel_stencil_op_52

]]></Node>
<StgValue><ssdm name="p_1065"/></StgValue>
</operation>

<operation id="987" st_id="47" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:837  %p_1067 = mul i16 %hw_input_stencil_op_6, %hw_kernel_stencil_op_54

]]></Node>
<StgValue><ssdm name="p_1067"/></StgValue>
</operation>

<operation id="988" st_id="47" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:838  %p_1068 = mul i16 %hw_input_stencil_op_7, %hw_kernel_stencil_op_55

]]></Node>
<StgValue><ssdm name="p_1068"/></StgValue>
</operation>

<operation id="989" st_id="47" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:840  %add_ln309_1 = add i16 %p_1063, %p_1062

]]></Node>
<StgValue><ssdm name="add_ln309_1"/></StgValue>
</operation>

<operation id="990" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:849  %hw_kernel_stencil_op_56 = load i16* %hw_kernel_stencil_hw_58, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_56"/></StgValue>
</operation>

<operation id="991" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:851  %hw_kernel_stencil_op_58 = load i16* %hw_kernel_stencil_hw_60, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_58"/></StgValue>
</operation>

<operation id="992" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:852  %hw_kernel_stencil_op_59 = load i16* %hw_kernel_stencil_hw_61, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_59"/></StgValue>
</operation>

<operation id="993" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:854  %hw_kernel_stencil_op_61 = load i16* %hw_kernel_stencil_hw_63, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_61"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="994" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:342  %add_ln197_122 = add i10 %sext_ln197_9, -385

]]></Node>
<StgValue><ssdm name="add_ln197_122"/></StgValue>
</operation>

<operation id="995" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:343  %add_ln197_123 = add i10 %add_ln197_122, %zext_ln4897_4

]]></Node>
<StgValue><ssdm name="add_ln197_123"/></StgValue>
</operation>

<operation id="996" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:344  %zext_ln197_91 = zext i10 %add_ln197_123 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_91"/></StgValue>
</operation>

<operation id="997" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:345  %hw_kernel_stencil_hw_62 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_91

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_62"/></StgValue>
</operation>

<operation id="998" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:356  %add_ln197_128 = add i11 %sext_ln197_8, -977

]]></Node>
<StgValue><ssdm name="add_ln197_128"/></StgValue>
</operation>

<operation id="999" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:357  %add_ln197_129 = add i11 %add_ln197_128, %zext_ln4897_3

]]></Node>
<StgValue><ssdm name="add_ln197_129"/></StgValue>
</operation>

<operation id="1000" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:358  %zext_ln197_94 = zext i11 %add_ln197_129 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_94"/></StgValue>
</operation>

<operation id="1001" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:359  %hw_kernel_stencil_hw_65 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_94

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_65"/></StgValue>
</operation>

<operation id="1002" st_id="48" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:834  %p_1064 = mul i16 %hw_input_stencil_op_3, %hw_kernel_stencil_op_51

]]></Node>
<StgValue><ssdm name="p_1064"/></StgValue>
</operation>

<operation id="1003" st_id="48" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:836  %p_1066 = mul i16 %hw_input_stencil_op_5, %hw_kernel_stencil_op_53

]]></Node>
<StgValue><ssdm name="p_1066"/></StgValue>
</operation>

<operation id="1004" st_id="48" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:837  %p_1067 = mul i16 %hw_input_stencil_op_6, %hw_kernel_stencil_op_54

]]></Node>
<StgValue><ssdm name="p_1067"/></StgValue>
</operation>

<operation id="1005" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:841  %add_ln309_2 = add i16 %add_ln309, %add_ln309_1

]]></Node>
<StgValue><ssdm name="add_ln309_2"/></StgValue>
</operation>

<operation id="1006" st_id="48" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:842  %add_ln309_3 = add i16 %p_1065, %p_1064

]]></Node>
<StgValue><ssdm name="add_ln309_3"/></StgValue>
</operation>

<operation id="1007" st_id="48" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:843  %add_ln309_4 = add i16 %p_1068, %p_1067

]]></Node>
<StgValue><ssdm name="add_ln309_4"/></StgValue>
</operation>

<operation id="1008" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:851  %hw_kernel_stencil_op_58 = load i16* %hw_kernel_stencil_hw_60, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_58"/></StgValue>
</operation>

<operation id="1009" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:853  %hw_kernel_stencil_op_60 = load i16* %hw_kernel_stencil_hw_62, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_60"/></StgValue>
</operation>

<operation id="1010" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:854  %hw_kernel_stencil_op_61 = load i16* %hw_kernel_stencil_hw_63, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_61"/></StgValue>
</operation>

<operation id="1011" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:856  %hw_kernel_stencil_op_63 = load i16* %hw_kernel_stencil_hw_65, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_63"/></StgValue>
</operation>

<operation id="1012" st_id="48" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:857  %p_1128 = mul i16 %hw_input_stencil_op_s, %hw_kernel_stencil_op_56

]]></Node>
<StgValue><ssdm name="p_1128"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1013" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:351  %add_ln197_126 = add i8 %sext_ln197_10, -97

]]></Node>
<StgValue><ssdm name="add_ln197_126"/></StgValue>
</operation>

<operation id="1014" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:352  %add_ln197_127 = add i8 %add_ln197_126, %zext_ln4897_5

]]></Node>
<StgValue><ssdm name="add_ln197_127"/></StgValue>
</operation>

<operation id="1015" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="10" op_0_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:353  %sext_ln197_28 = sext i8 %add_ln197_127 to i10

]]></Node>
<StgValue><ssdm name="sext_ln197_28"/></StgValue>
</operation>

<operation id="1016" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:354  %zext_ln197_93 = zext i10 %sext_ln197_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_93"/></StgValue>
</operation>

<operation id="1017" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:355  %hw_kernel_stencil_hw_64 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_93

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_64"/></StgValue>
</operation>

<operation id="1018" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:366  %tmp_38_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 18, i2 %conv_s1_r_x_assign)

]]></Node>
<StgValue><ssdm name="tmp_38_cast"/></StgValue>
</operation>

<operation id="1019" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="2" op_3_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:367  %p_shl24_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i2.i2(i8 18, i2 %conv_s1_r_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl24_cast"/></StgValue>
</operation>

<operation id="1020" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:368  %sub_ln197_20 = sub i12 %p_shl24_cast, %tmp_38_cast

]]></Node>
<StgValue><ssdm name="sub_ln197_20"/></StgValue>
</operation>

<operation id="1021" st_id="49" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:369  %add_ln197_131 = add i12 %sub_ln197_20, %zext_ln4897_7

]]></Node>
<StgValue><ssdm name="add_ln197_131"/></StgValue>
</operation>

<operation id="1022" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:370  %zext_ln197_96 = zext i12 %add_ln197_131 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_96"/></StgValue>
</operation>

<operation id="1023" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:371  %hw_kernel_stencil_hw_67 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_96

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_67"/></StgValue>
</operation>

<operation id="1024" st_id="49" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:836  %p_1066 = mul i16 %hw_input_stencil_op_5, %hw_kernel_stencil_op_53

]]></Node>
<StgValue><ssdm name="p_1066"/></StgValue>
</operation>

<operation id="1025" st_id="49" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:844  %add_ln309_5 = add i16 %p_1066, %add_ln309_4

]]></Node>
<StgValue><ssdm name="add_ln309_5"/></StgValue>
</operation>

<operation id="1026" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:853  %hw_kernel_stencil_op_60 = load i16* %hw_kernel_stencil_hw_62, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_60"/></StgValue>
</operation>

<operation id="1027" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:855  %hw_kernel_stencil_op_62 = load i16* %hw_kernel_stencil_hw_64, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_62"/></StgValue>
</operation>

<operation id="1028" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:856  %hw_kernel_stencil_op_63 = load i16* %hw_kernel_stencil_hw_65, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_63"/></StgValue>
</operation>

<operation id="1029" st_id="49" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:857  %p_1128 = mul i16 %hw_input_stencil_op_s, %hw_kernel_stencil_op_56

]]></Node>
<StgValue><ssdm name="p_1128"/></StgValue>
</operation>

<operation id="1030" st_id="49" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:859  %p_1130 = mul i16 %hw_input_stencil_op_2, %hw_kernel_stencil_op_58

]]></Node>
<StgValue><ssdm name="p_1130"/></StgValue>
</operation>

<operation id="1031" st_id="49" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:865  %add_ln350 = add i16 %p_1128, %conv_stencil_op_hcom_7

]]></Node>
<StgValue><ssdm name="add_ln350"/></StgValue>
</operation>

<operation id="1032" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:876  %hw_kernel_stencil_op_65 = load i16* %hw_kernel_stencil_hw_67, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_65"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1033" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:360  %tmp_37_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 6, i2 %conv_s1_r_x_assign)

]]></Node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="1034" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="2" op_3_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:361  %p_shl25_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i2.i2(i8 6, i2 %conv_s1_r_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl25_cast"/></StgValue>
</operation>

<operation id="1035" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:362  %sub_ln197_19 = sub i12 %p_shl25_cast, %tmp_37_cast

]]></Node>
<StgValue><ssdm name="sub_ln197_19"/></StgValue>
</operation>

<operation id="1036" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:363  %add_ln197_130 = add i12 %sub_ln197_19, %zext_ln4897_7

]]></Node>
<StgValue><ssdm name="add_ln197_130"/></StgValue>
</operation>

<operation id="1037" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:364  %zext_ln197_95 = zext i12 %add_ln197_130 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_95"/></StgValue>
</operation>

<operation id="1038" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:365  %hw_kernel_stencil_hw_66 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_95

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_66"/></StgValue>
</operation>

<operation id="1039" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:378  %tmp_40_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 42, i2 %conv_s1_r_x_assign)

]]></Node>
<StgValue><ssdm name="tmp_40_cast"/></StgValue>
</operation>

<operation id="1040" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="2" op_3_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:379  %p_shl22_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i2.i2(i8 42, i2 %conv_s1_r_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl22_cast"/></StgValue>
</operation>

<operation id="1041" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:380  %sub_ln197_22 = sub i12 %p_shl22_cast, %tmp_40_cast

]]></Node>
<StgValue><ssdm name="sub_ln197_22"/></StgValue>
</operation>

<operation id="1042" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:381  %add_ln197_133 = add i12 %sub_ln197_22, %zext_ln4897_7

]]></Node>
<StgValue><ssdm name="add_ln197_133"/></StgValue>
</operation>

<operation id="1043" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="64" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:382  %zext_ln197_98 = zext i12 %add_ln197_133 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_98"/></StgValue>
</operation>

<operation id="1044" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:383  %hw_kernel_stencil_hw_69 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_98

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_69"/></StgValue>
</operation>

<operation id="1045" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:845  %add_ln309_6 = add i16 %add_ln309_3, %add_ln309_5

]]></Node>
<StgValue><ssdm name="add_ln309_6"/></StgValue>
</operation>

<operation id="1046" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:846  %p_1076 = add i16 %add_ln309_2, %add_ln309_6

]]></Node>
<StgValue><ssdm name="p_1076"/></StgValue>
</operation>

<operation id="1047" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:847  store i16 %p_1076, i16* %conv_stencil_conv_st_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="1048" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:855  %hw_kernel_stencil_op_62 = load i16* %hw_kernel_stencil_hw_64, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_62"/></StgValue>
</operation>

<operation id="1049" st_id="50" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:858  %p_1129 = mul i16 %hw_input_stencil_op_1, %hw_kernel_stencil_op_57

]]></Node>
<StgValue><ssdm name="p_1129"/></StgValue>
</operation>

<operation id="1050" st_id="50" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:859  %p_1130 = mul i16 %hw_input_stencil_op_2, %hw_kernel_stencil_op_58

]]></Node>
<StgValue><ssdm name="p_1130"/></StgValue>
</operation>

<operation id="1051" st_id="50" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:861  %p_1132 = mul i16 %hw_input_stencil_op_4, %hw_kernel_stencil_op_60

]]></Node>
<StgValue><ssdm name="p_1132"/></StgValue>
</operation>

<operation id="1052" st_id="50" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:864  %p_1135 = mul i16 %hw_input_stencil_op_7, %hw_kernel_stencil_op_63

]]></Node>
<StgValue><ssdm name="p_1135"/></StgValue>
</operation>

<operation id="1053" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:875  %hw_kernel_stencil_op_64 = load i16* %hw_kernel_stencil_hw_66, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_64"/></StgValue>
</operation>

<operation id="1054" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:876  %hw_kernel_stencil_op_65 = load i16* %hw_kernel_stencil_hw_67, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_65"/></StgValue>
</operation>

<operation id="1055" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:878  %hw_kernel_stencil_op_67 = load i16* %hw_kernel_stencil_hw_69, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_67"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1056" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:372  %tmp_39_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 30, i2 %conv_s1_r_x_assign)

]]></Node>
<StgValue><ssdm name="tmp_39_cast"/></StgValue>
</operation>

<operation id="1057" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="2" op_3_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:373  %p_shl23_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i2.i2(i8 30, i2 %conv_s1_r_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl23_cast"/></StgValue>
</operation>

<operation id="1058" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:374  %sub_ln197_21 = sub i12 %p_shl23_cast, %tmp_39_cast

]]></Node>
<StgValue><ssdm name="sub_ln197_21"/></StgValue>
</operation>

<operation id="1059" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:375  %add_ln197_132 = add i12 %sub_ln197_21, %zext_ln4897_7

]]></Node>
<StgValue><ssdm name="add_ln197_132"/></StgValue>
</operation>

<operation id="1060" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:376  %zext_ln197_97 = zext i12 %add_ln197_132 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_97"/></StgValue>
</operation>

<operation id="1061" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:377  %hw_kernel_stencil_hw_68 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_97

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_68"/></StgValue>
</operation>

<operation id="1062" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:390  %tmp_42_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 66, i2 %conv_s1_r_x_assign)

]]></Node>
<StgValue><ssdm name="tmp_42_cast"/></StgValue>
</operation>

<operation id="1063" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="2" op_3_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:391  %p_shl20_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i2.i2(i8 66, i2 %conv_s1_r_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl20_cast"/></StgValue>
</operation>

<operation id="1064" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:392  %sub_ln197_24 = sub i12 %p_shl20_cast, %tmp_42_cast

]]></Node>
<StgValue><ssdm name="sub_ln197_24"/></StgValue>
</operation>

<operation id="1065" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:393  %add_ln197_135 = add i12 %sub_ln197_24, %zext_ln4897_7

]]></Node>
<StgValue><ssdm name="add_ln197_135"/></StgValue>
</operation>

<operation id="1066" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:394  %zext_ln197_100 = zext i12 %add_ln197_135 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_100"/></StgValue>
</operation>

<operation id="1067" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:395  %hw_kernel_stencil_hw_71 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_100

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_71"/></StgValue>
</operation>

<operation id="1068" st_id="51" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:858  %p_1129 = mul i16 %hw_input_stencil_op_1, %hw_kernel_stencil_op_57

]]></Node>
<StgValue><ssdm name="p_1129"/></StgValue>
</operation>

<operation id="1069" st_id="51" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:860  %p_1131 = mul i16 %hw_input_stencil_op_3, %hw_kernel_stencil_op_59

]]></Node>
<StgValue><ssdm name="p_1131"/></StgValue>
</operation>

<operation id="1070" st_id="51" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:861  %p_1132 = mul i16 %hw_input_stencil_op_4, %hw_kernel_stencil_op_60

]]></Node>
<StgValue><ssdm name="p_1132"/></StgValue>
</operation>

<operation id="1071" st_id="51" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:863  %p_1134 = mul i16 %hw_input_stencil_op_6, %hw_kernel_stencil_op_62

]]></Node>
<StgValue><ssdm name="p_1134"/></StgValue>
</operation>

<operation id="1072" st_id="51" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:864  %p_1135 = mul i16 %hw_input_stencil_op_7, %hw_kernel_stencil_op_63

]]></Node>
<StgValue><ssdm name="p_1135"/></StgValue>
</operation>

<operation id="1073" st_id="51" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:866  %add_ln350_1 = add i16 %p_1130, %p_1129

]]></Node>
<StgValue><ssdm name="add_ln350_1"/></StgValue>
</operation>

<operation id="1074" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:875  %hw_kernel_stencil_op_64 = load i16* %hw_kernel_stencil_hw_66, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_64"/></StgValue>
</operation>

<operation id="1075" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:877  %hw_kernel_stencil_op_66 = load i16* %hw_kernel_stencil_hw_68, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_66"/></StgValue>
</operation>

<operation id="1076" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:878  %hw_kernel_stencil_op_67 = load i16* %hw_kernel_stencil_hw_69, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_67"/></StgValue>
</operation>

<operation id="1077" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:880  %hw_kernel_stencil_op_69 = load i16* %hw_kernel_stencil_hw_71, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_69"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1078" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:384  %tmp_41_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 54, i2 %conv_s1_r_x_assign)

]]></Node>
<StgValue><ssdm name="tmp_41_cast"/></StgValue>
</operation>

<operation id="1079" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="2" op_3_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:385  %p_shl21_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i2.i2(i8 54, i2 %conv_s1_r_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl21_cast"/></StgValue>
</operation>

<operation id="1080" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:386  %sub_ln197_23 = sub i12 %p_shl21_cast, %tmp_41_cast

]]></Node>
<StgValue><ssdm name="sub_ln197_23"/></StgValue>
</operation>

<operation id="1081" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:387  %add_ln197_134 = add i12 %sub_ln197_23, %zext_ln4897_7

]]></Node>
<StgValue><ssdm name="add_ln197_134"/></StgValue>
</operation>

<operation id="1082" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:388  %zext_ln197_99 = zext i12 %add_ln197_134 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_99"/></StgValue>
</operation>

<operation id="1083" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:389  %hw_kernel_stencil_hw_70 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_99

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_70"/></StgValue>
</operation>

<operation id="1084" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:402  %tmp_44_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 90, i2 %conv_s1_r_x_assign)

]]></Node>
<StgValue><ssdm name="tmp_44_cast"/></StgValue>
</operation>

<operation id="1085" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="2" op_3_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:403  %p_shl18_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i2.i2(i8 90, i2 %conv_s1_r_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl18_cast"/></StgValue>
</operation>

<operation id="1086" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:404  %sub_ln197_26 = sub i12 %p_shl18_cast, %tmp_44_cast

]]></Node>
<StgValue><ssdm name="sub_ln197_26"/></StgValue>
</operation>

<operation id="1087" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:405  %add_ln197_137 = add i12 %sub_ln197_26, %zext_ln4897_7

]]></Node>
<StgValue><ssdm name="add_ln197_137"/></StgValue>
</operation>

<operation id="1088" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:406  %zext_ln197_102 = zext i12 %add_ln197_137 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_102"/></StgValue>
</operation>

<operation id="1089" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:407  %hw_kernel_stencil_hw_73 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_102

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_73"/></StgValue>
</operation>

<operation id="1090" st_id="52" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:860  %p_1131 = mul i16 %hw_input_stencil_op_3, %hw_kernel_stencil_op_59

]]></Node>
<StgValue><ssdm name="p_1131"/></StgValue>
</operation>

<operation id="1091" st_id="52" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:862  %p_1133 = mul i16 %hw_input_stencil_op_5, %hw_kernel_stencil_op_61

]]></Node>
<StgValue><ssdm name="p_1133"/></StgValue>
</operation>

<operation id="1092" st_id="52" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:863  %p_1134 = mul i16 %hw_input_stencil_op_6, %hw_kernel_stencil_op_62

]]></Node>
<StgValue><ssdm name="p_1134"/></StgValue>
</operation>

<operation id="1093" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:867  %add_ln350_2 = add i16 %add_ln350, %add_ln350_1

]]></Node>
<StgValue><ssdm name="add_ln350_2"/></StgValue>
</operation>

<operation id="1094" st_id="52" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:868  %add_ln350_3 = add i16 %p_1132, %p_1131

]]></Node>
<StgValue><ssdm name="add_ln350_3"/></StgValue>
</operation>

<operation id="1095" st_id="52" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:869  %add_ln350_4 = add i16 %p_1135, %p_1134

]]></Node>
<StgValue><ssdm name="add_ln350_4"/></StgValue>
</operation>

<operation id="1096" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:877  %hw_kernel_stencil_op_66 = load i16* %hw_kernel_stencil_hw_68, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_66"/></StgValue>
</operation>

<operation id="1097" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:879  %hw_kernel_stencil_op_68 = load i16* %hw_kernel_stencil_hw_70, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_68"/></StgValue>
</operation>

<operation id="1098" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:880  %hw_kernel_stencil_op_69 = load i16* %hw_kernel_stencil_hw_71, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_69"/></StgValue>
</operation>

<operation id="1099" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:882  %hw_kernel_stencil_op_71 = load i16* %hw_kernel_stencil_hw_73, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_71"/></StgValue>
</operation>

<operation id="1100" st_id="52" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:883  %p_1195 = mul i16 %hw_input_stencil_op_s, %hw_kernel_stencil_op_64

]]></Node>
<StgValue><ssdm name="p_1195"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1101" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:396  %tmp_43_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 78, i2 %conv_s1_r_x_assign)

]]></Node>
<StgValue><ssdm name="tmp_43_cast"/></StgValue>
</operation>

<operation id="1102" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="2" op_3_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:397  %p_shl19_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i2.i2(i8 78, i2 %conv_s1_r_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl19_cast"/></StgValue>
</operation>

<operation id="1103" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:398  %sub_ln197_25 = sub i12 %p_shl19_cast, %tmp_43_cast

]]></Node>
<StgValue><ssdm name="sub_ln197_25"/></StgValue>
</operation>

<operation id="1104" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:399  %add_ln197_136 = add i12 %sub_ln197_25, %zext_ln4897_7

]]></Node>
<StgValue><ssdm name="add_ln197_136"/></StgValue>
</operation>

<operation id="1105" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:400  %zext_ln197_101 = zext i12 %add_ln197_136 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_101"/></StgValue>
</operation>

<operation id="1106" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:401  %hw_kernel_stencil_hw_72 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_101

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_72"/></StgValue>
</operation>

<operation id="1107" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:412  %add_ln197_140 = add i7 %sext_ln197_6, -31

]]></Node>
<StgValue><ssdm name="add_ln197_140"/></StgValue>
</operation>

<operation id="1108" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:413  %add_ln197_141 = add i7 %add_ln197_140, %zext_ln4897_1

]]></Node>
<StgValue><ssdm name="add_ln197_141"/></StgValue>
</operation>

<operation id="1109" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:414  %sext_ln197_29 = sext i7 %add_ln197_141 to i8

]]></Node>
<StgValue><ssdm name="sext_ln197_29"/></StgValue>
</operation>

<operation id="1110" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:415  %zext_ln197_104 = zext i8 %sext_ln197_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_104"/></StgValue>
</operation>

<operation id="1111" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:416  %hw_kernel_stencil_hw_75 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_104

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_75"/></StgValue>
</operation>

<operation id="1112" st_id="53" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:862  %p_1133 = mul i16 %hw_input_stencil_op_5, %hw_kernel_stencil_op_61

]]></Node>
<StgValue><ssdm name="p_1133"/></StgValue>
</operation>

<operation id="1113" st_id="53" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:870  %add_ln350_5 = add i16 %p_1133, %add_ln350_4

]]></Node>
<StgValue><ssdm name="add_ln350_5"/></StgValue>
</operation>

<operation id="1114" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:879  %hw_kernel_stencil_op_68 = load i16* %hw_kernel_stencil_hw_70, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_68"/></StgValue>
</operation>

<operation id="1115" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:881  %hw_kernel_stencil_op_70 = load i16* %hw_kernel_stencil_hw_72, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_70"/></StgValue>
</operation>

<operation id="1116" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:882  %hw_kernel_stencil_op_71 = load i16* %hw_kernel_stencil_hw_73, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_71"/></StgValue>
</operation>

<operation id="1117" st_id="53" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:883  %p_1195 = mul i16 %hw_input_stencil_op_s, %hw_kernel_stencil_op_64

]]></Node>
<StgValue><ssdm name="p_1195"/></StgValue>
</operation>

<operation id="1118" st_id="53" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:885  %p_1197 = mul i16 %hw_input_stencil_op_2, %hw_kernel_stencil_op_66

]]></Node>
<StgValue><ssdm name="p_1197"/></StgValue>
</operation>

<operation id="1119" st_id="53" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:891  %add_ln391 = add i16 %p_1195, %conv_stencil_op_hcom_8

]]></Node>
<StgValue><ssdm name="add_ln391"/></StgValue>
</operation>

<operation id="1120" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:902  %hw_kernel_stencil_op_73 = load i16* %hw_kernel_stencil_hw_75, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_73"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1121" st_id="54" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:408  %add_ln197_138 = add i7 %sext_ln197_6, -47

]]></Node>
<StgValue><ssdm name="add_ln197_138"/></StgValue>
</operation>

<operation id="1122" st_id="54" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:409  %add_ln197_139 = add i7 %add_ln197_138, %zext_ln4897_1

]]></Node>
<StgValue><ssdm name="add_ln197_139"/></StgValue>
</operation>

<operation id="1123" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:410  %zext_ln197_103 = zext i7 %add_ln197_139 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_103"/></StgValue>
</operation>

<operation id="1124" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:411  %hw_kernel_stencil_hw_74 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_103

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_74"/></StgValue>
</operation>

<operation id="1125" st_id="54" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:421  %add_ln197_144 = add i10 %sext_ln197_9, -511

]]></Node>
<StgValue><ssdm name="add_ln197_144"/></StgValue>
</operation>

<operation id="1126" st_id="54" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:422  %add_ln197_145 = add i10 %add_ln197_144, %zext_ln4897_4

]]></Node>
<StgValue><ssdm name="add_ln197_145"/></StgValue>
</operation>

<operation id="1127" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:423  %zext_ln197_106 = zext i10 %add_ln197_145 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_106"/></StgValue>
</operation>

<operation id="1128" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:424  %hw_kernel_stencil_hw_77 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_106

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_77"/></StgValue>
</operation>

<operation id="1129" st_id="54" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:871  %add_ln350_6 = add i16 %add_ln350_3, %add_ln350_5

]]></Node>
<StgValue><ssdm name="add_ln350_6"/></StgValue>
</operation>

<operation id="1130" st_id="54" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:872  %p_1143 = add i16 %add_ln350_2, %add_ln350_6

]]></Node>
<StgValue><ssdm name="p_1143"/></StgValue>
</operation>

<operation id="1131" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:873  store i16 %p_1143, i16* %conv_stencil_conv_st_9, align 2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="1132" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:881  %hw_kernel_stencil_op_70 = load i16* %hw_kernel_stencil_hw_72, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_70"/></StgValue>
</operation>

<operation id="1133" st_id="54" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:884  %p_1196 = mul i16 %hw_input_stencil_op_1, %hw_kernel_stencil_op_65

]]></Node>
<StgValue><ssdm name="p_1196"/></StgValue>
</operation>

<operation id="1134" st_id="54" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:885  %p_1197 = mul i16 %hw_input_stencil_op_2, %hw_kernel_stencil_op_66

]]></Node>
<StgValue><ssdm name="p_1197"/></StgValue>
</operation>

<operation id="1135" st_id="54" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:887  %p_1199 = mul i16 %hw_input_stencil_op_4, %hw_kernel_stencil_op_68

]]></Node>
<StgValue><ssdm name="p_1199"/></StgValue>
</operation>

<operation id="1136" st_id="54" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:890  %p_1202 = mul i16 %hw_input_stencil_op_7, %hw_kernel_stencil_op_71

]]></Node>
<StgValue><ssdm name="p_1202"/></StgValue>
</operation>

<operation id="1137" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:901  %hw_kernel_stencil_op_72 = load i16* %hw_kernel_stencil_hw_74, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_72"/></StgValue>
</operation>

<operation id="1138" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:902  %hw_kernel_stencil_op_73 = load i16* %hw_kernel_stencil_hw_75, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_73"/></StgValue>
</operation>

<operation id="1139" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:904  %hw_kernel_stencil_op_75 = load i16* %hw_kernel_stencil_hw_77, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_75"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1140" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:417  %add_ln197_142 = add i9 %sext_ln197_11, -143

]]></Node>
<StgValue><ssdm name="add_ln197_142"/></StgValue>
</operation>

<operation id="1141" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:418  %add_ln197_143 = add i9 %add_ln197_142, %zext_ln4897_6

]]></Node>
<StgValue><ssdm name="add_ln197_143"/></StgValue>
</operation>

<operation id="1142" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:419  %zext_ln197_105 = zext i9 %add_ln197_143 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_105"/></StgValue>
</operation>

<operation id="1143" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:420  %hw_kernel_stencil_hw_76 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_105

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_76"/></StgValue>
</operation>

<operation id="1144" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:429  %add_ln197_148 = add i9 %sext_ln197_11, -223

]]></Node>
<StgValue><ssdm name="add_ln197_148"/></StgValue>
</operation>

<operation id="1145" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:430  %add_ln197_149 = add i9 %add_ln197_148, %zext_ln4897_6

]]></Node>
<StgValue><ssdm name="add_ln197_149"/></StgValue>
</operation>

<operation id="1146" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="10" op_0_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:431  %sext_ln197_30 = sext i9 %add_ln197_149 to i10

]]></Node>
<StgValue><ssdm name="sext_ln197_30"/></StgValue>
</operation>

<operation id="1147" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:432  %zext_ln197_108 = zext i10 %sext_ln197_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_108"/></StgValue>
</operation>

<operation id="1148" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:433  %hw_kernel_stencil_hw_79 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_108

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_79"/></StgValue>
</operation>

<operation id="1149" st_id="55" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:884  %p_1196 = mul i16 %hw_input_stencil_op_1, %hw_kernel_stencil_op_65

]]></Node>
<StgValue><ssdm name="p_1196"/></StgValue>
</operation>

<operation id="1150" st_id="55" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:886  %p_1198 = mul i16 %hw_input_stencil_op_3, %hw_kernel_stencil_op_67

]]></Node>
<StgValue><ssdm name="p_1198"/></StgValue>
</operation>

<operation id="1151" st_id="55" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:887  %p_1199 = mul i16 %hw_input_stencil_op_4, %hw_kernel_stencil_op_68

]]></Node>
<StgValue><ssdm name="p_1199"/></StgValue>
</operation>

<operation id="1152" st_id="55" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:889  %p_1201 = mul i16 %hw_input_stencil_op_6, %hw_kernel_stencil_op_70

]]></Node>
<StgValue><ssdm name="p_1201"/></StgValue>
</operation>

<operation id="1153" st_id="55" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:890  %p_1202 = mul i16 %hw_input_stencil_op_7, %hw_kernel_stencil_op_71

]]></Node>
<StgValue><ssdm name="p_1202"/></StgValue>
</operation>

<operation id="1154" st_id="55" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:892  %add_ln391_1 = add i16 %p_1197, %p_1196

]]></Node>
<StgValue><ssdm name="add_ln391_1"/></StgValue>
</operation>

<operation id="1155" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:901  %hw_kernel_stencil_op_72 = load i16* %hw_kernel_stencil_hw_74, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_72"/></StgValue>
</operation>

<operation id="1156" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:903  %hw_kernel_stencil_op_74 = load i16* %hw_kernel_stencil_hw_76, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_74"/></StgValue>
</operation>

<operation id="1157" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:904  %hw_kernel_stencil_op_75 = load i16* %hw_kernel_stencil_hw_77, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_75"/></StgValue>
</operation>

<operation id="1158" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:906  %hw_kernel_stencil_op_77 = load i16* %hw_kernel_stencil_hw_79, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_77"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1159" st_id="56" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:425  %add_ln197_146 = add i10 %sext_ln197_9, -367

]]></Node>
<StgValue><ssdm name="add_ln197_146"/></StgValue>
</operation>

<operation id="1160" st_id="56" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:426  %add_ln197_147 = add i10 %add_ln197_146, %zext_ln4897_4

]]></Node>
<StgValue><ssdm name="add_ln197_147"/></StgValue>
</operation>

<operation id="1161" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:427  %zext_ln197_107 = zext i10 %add_ln197_147 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_107"/></StgValue>
</operation>

<operation id="1162" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:428  %hw_kernel_stencil_hw_78 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_107

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_78"/></StgValue>
</operation>

<operation id="1163" st_id="56" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:439  %add_ln197_152 = add i11 %sext_ln197_8, -959

]]></Node>
<StgValue><ssdm name="add_ln197_152"/></StgValue>
</operation>

<operation id="1164" st_id="56" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:440  %add_ln197_153 = add i11 %add_ln197_152, %zext_ln4897_3

]]></Node>
<StgValue><ssdm name="add_ln197_153"/></StgValue>
</operation>

<operation id="1165" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:441  %zext_ln197_110 = zext i11 %add_ln197_153 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_110"/></StgValue>
</operation>

<operation id="1166" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:442  %hw_kernel_stencil_hw_81 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_110

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_81"/></StgValue>
</operation>

<operation id="1167" st_id="56" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:886  %p_1198 = mul i16 %hw_input_stencil_op_3, %hw_kernel_stencil_op_67

]]></Node>
<StgValue><ssdm name="p_1198"/></StgValue>
</operation>

<operation id="1168" st_id="56" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:888  %p_1200 = mul i16 %hw_input_stencil_op_5, %hw_kernel_stencil_op_69

]]></Node>
<StgValue><ssdm name="p_1200"/></StgValue>
</operation>

<operation id="1169" st_id="56" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:889  %p_1201 = mul i16 %hw_input_stencil_op_6, %hw_kernel_stencil_op_70

]]></Node>
<StgValue><ssdm name="p_1201"/></StgValue>
</operation>

<operation id="1170" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:893  %add_ln391_2 = add i16 %add_ln391, %add_ln391_1

]]></Node>
<StgValue><ssdm name="add_ln391_2"/></StgValue>
</operation>

<operation id="1171" st_id="56" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:894  %add_ln391_3 = add i16 %p_1199, %p_1198

]]></Node>
<StgValue><ssdm name="add_ln391_3"/></StgValue>
</operation>

<operation id="1172" st_id="56" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:895  %add_ln391_4 = add i16 %p_1202, %p_1201

]]></Node>
<StgValue><ssdm name="add_ln391_4"/></StgValue>
</operation>

<operation id="1173" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:903  %hw_kernel_stencil_op_74 = load i16* %hw_kernel_stencil_hw_76, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_74"/></StgValue>
</operation>

<operation id="1174" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:905  %hw_kernel_stencil_op_76 = load i16* %hw_kernel_stencil_hw_78, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_76"/></StgValue>
</operation>

<operation id="1175" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:906  %hw_kernel_stencil_op_77 = load i16* %hw_kernel_stencil_hw_79, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_77"/></StgValue>
</operation>

<operation id="1176" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:908  %hw_kernel_stencil_op_79 = load i16* %hw_kernel_stencil_hw_81, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_79"/></StgValue>
</operation>

<operation id="1177" st_id="56" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:909  %p_1262 = mul i16 %hw_input_stencil_op_s, %hw_kernel_stencil_op_72

]]></Node>
<StgValue><ssdm name="p_1262"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1178" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:434  %add_ln197_150 = add i8 %sext_ln197_10, -79

]]></Node>
<StgValue><ssdm name="add_ln197_150"/></StgValue>
</operation>

<operation id="1179" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:435  %add_ln197_151 = add i8 %add_ln197_150, %zext_ln4897_5

]]></Node>
<StgValue><ssdm name="add_ln197_151"/></StgValue>
</operation>

<operation id="1180" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="10" op_0_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:436  %sext_ln197_31 = sext i8 %add_ln197_151 to i10

]]></Node>
<StgValue><ssdm name="sext_ln197_31"/></StgValue>
</operation>

<operation id="1181" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:437  %zext_ln197_109 = zext i10 %sext_ln197_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_109"/></StgValue>
</operation>

<operation id="1182" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:438  %hw_kernel_stencil_hw_80 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_109

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_80"/></StgValue>
</operation>

<operation id="1183" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:447  %add_ln197_156 = add i6 %sext_ln197_7, -22

]]></Node>
<StgValue><ssdm name="add_ln197_156"/></StgValue>
</operation>

<operation id="1184" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:448  %add_ln197_157 = add i6 %add_ln197_156, %zext_ln4897_2

]]></Node>
<StgValue><ssdm name="add_ln197_157"/></StgValue>
</operation>

<operation id="1185" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="8" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:449  %sext_ln197_32 = sext i6 %add_ln197_157 to i8

]]></Node>
<StgValue><ssdm name="sext_ln197_32"/></StgValue>
</operation>

<operation id="1186" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:450  %zext_ln197_112 = zext i8 %sext_ln197_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_112"/></StgValue>
</operation>

<operation id="1187" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:451  %hw_kernel_stencil_hw_83 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_112

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_83"/></StgValue>
</operation>

<operation id="1188" st_id="57" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:888  %p_1200 = mul i16 %hw_input_stencil_op_5, %hw_kernel_stencil_op_69

]]></Node>
<StgValue><ssdm name="p_1200"/></StgValue>
</operation>

<operation id="1189" st_id="57" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:896  %add_ln391_5 = add i16 %p_1200, %add_ln391_4

]]></Node>
<StgValue><ssdm name="add_ln391_5"/></StgValue>
</operation>

<operation id="1190" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:905  %hw_kernel_stencil_op_76 = load i16* %hw_kernel_stencil_hw_78, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_76"/></StgValue>
</operation>

<operation id="1191" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:907  %hw_kernel_stencil_op_78 = load i16* %hw_kernel_stencil_hw_80, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_78"/></StgValue>
</operation>

<operation id="1192" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:908  %hw_kernel_stencil_op_79 = load i16* %hw_kernel_stencil_hw_81, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_79"/></StgValue>
</operation>

<operation id="1193" st_id="57" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:909  %p_1262 = mul i16 %hw_input_stencil_op_s, %hw_kernel_stencil_op_72

]]></Node>
<StgValue><ssdm name="p_1262"/></StgValue>
</operation>

<operation id="1194" st_id="57" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:911  %p_1264 = mul i16 %hw_input_stencil_op_2, %hw_kernel_stencil_op_74

]]></Node>
<StgValue><ssdm name="p_1264"/></StgValue>
</operation>

<operation id="1195" st_id="57" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:917  %add_ln432 = add i16 %p_1262, %conv_stencil_op_hcom_9

]]></Node>
<StgValue><ssdm name="add_ln432"/></StgValue>
</operation>

<operation id="1196" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:928  %hw_kernel_stencil_op_81 = load i16* %hw_kernel_stencil_hw_83, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_81"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1197" st_id="58" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:443  %add_ln197_154 = add i7 %sext_ln197_6, -38

]]></Node>
<StgValue><ssdm name="add_ln197_154"/></StgValue>
</operation>

<operation id="1198" st_id="58" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:444  %add_ln197_155 = add i7 %add_ln197_154, %zext_ln4897_1

]]></Node>
<StgValue><ssdm name="add_ln197_155"/></StgValue>
</operation>

<operation id="1199" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:445  %zext_ln197_111 = zext i7 %add_ln197_155 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_111"/></StgValue>
</operation>

<operation id="1200" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:446  %hw_kernel_stencil_hw_82 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_111

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_82"/></StgValue>
</operation>

<operation id="1201" st_id="58" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:456  %add_ln197_160 = add i10 %sext_ln197_9, -502

]]></Node>
<StgValue><ssdm name="add_ln197_160"/></StgValue>
</operation>

<operation id="1202" st_id="58" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:457  %add_ln197_161 = add i10 %add_ln197_160, %zext_ln4897_4

]]></Node>
<StgValue><ssdm name="add_ln197_161"/></StgValue>
</operation>

<operation id="1203" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:458  %zext_ln197_114 = zext i10 %add_ln197_161 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_114"/></StgValue>
</operation>

<operation id="1204" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:459  %hw_kernel_stencil_hw_85 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_114

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_85"/></StgValue>
</operation>

<operation id="1205" st_id="58" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:897  %add_ln391_6 = add i16 %add_ln391_3, %add_ln391_5

]]></Node>
<StgValue><ssdm name="add_ln391_6"/></StgValue>
</operation>

<operation id="1206" st_id="58" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:898  %p_1210 = add i16 %add_ln391_2, %add_ln391_6

]]></Node>
<StgValue><ssdm name="p_1210"/></StgValue>
</operation>

<operation id="1207" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:899  store i16 %p_1210, i16* %conv_stencil_conv_st_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="1208" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:907  %hw_kernel_stencil_op_78 = load i16* %hw_kernel_stencil_hw_80, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_78"/></StgValue>
</operation>

<operation id="1209" st_id="58" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:910  %p_1263 = mul i16 %hw_input_stencil_op_1, %hw_kernel_stencil_op_73

]]></Node>
<StgValue><ssdm name="p_1263"/></StgValue>
</operation>

<operation id="1210" st_id="58" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:911  %p_1264 = mul i16 %hw_input_stencil_op_2, %hw_kernel_stencil_op_74

]]></Node>
<StgValue><ssdm name="p_1264"/></StgValue>
</operation>

<operation id="1211" st_id="58" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:913  %p_1266 = mul i16 %hw_input_stencil_op_4, %hw_kernel_stencil_op_76

]]></Node>
<StgValue><ssdm name="p_1266"/></StgValue>
</operation>

<operation id="1212" st_id="58" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:916  %p_1269 = mul i16 %hw_input_stencil_op_7, %hw_kernel_stencil_op_79

]]></Node>
<StgValue><ssdm name="p_1269"/></StgValue>
</operation>

<operation id="1213" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:927  %hw_kernel_stencil_op_80 = load i16* %hw_kernel_stencil_hw_82, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_80"/></StgValue>
</operation>

<operation id="1214" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:928  %hw_kernel_stencil_op_81 = load i16* %hw_kernel_stencil_hw_83, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_81"/></StgValue>
</operation>

<operation id="1215" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:930  %hw_kernel_stencil_op_83 = load i16* %hw_kernel_stencil_hw_85, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_83"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1216" st_id="59" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:452  %add_ln197_158 = add i9 %sext_ln197_11, -134

]]></Node>
<StgValue><ssdm name="add_ln197_158"/></StgValue>
</operation>

<operation id="1217" st_id="59" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:453  %add_ln197_159 = add i9 %add_ln197_158, %zext_ln4897_6

]]></Node>
<StgValue><ssdm name="add_ln197_159"/></StgValue>
</operation>

<operation id="1218" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:454  %zext_ln197_113 = zext i9 %add_ln197_159 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_113"/></StgValue>
</operation>

<operation id="1219" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:455  %hw_kernel_stencil_hw_84 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_113

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_84"/></StgValue>
</operation>

<operation id="1220" st_id="59" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:464  %add_ln197_164 = add i9 %sext_ln197_11, -214

]]></Node>
<StgValue><ssdm name="add_ln197_164"/></StgValue>
</operation>

<operation id="1221" st_id="59" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:465  %add_ln197_165 = add i9 %add_ln197_164, %zext_ln4897_6

]]></Node>
<StgValue><ssdm name="add_ln197_165"/></StgValue>
</operation>

<operation id="1222" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="10" op_0_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:466  %sext_ln197_33 = sext i9 %add_ln197_165 to i10

]]></Node>
<StgValue><ssdm name="sext_ln197_33"/></StgValue>
</operation>

<operation id="1223" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:467  %zext_ln197_116 = zext i10 %sext_ln197_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_116"/></StgValue>
</operation>

<operation id="1224" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:468  %hw_kernel_stencil_hw_87 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_116

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_87"/></StgValue>
</operation>

<operation id="1225" st_id="59" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:910  %p_1263 = mul i16 %hw_input_stencil_op_1, %hw_kernel_stencil_op_73

]]></Node>
<StgValue><ssdm name="p_1263"/></StgValue>
</operation>

<operation id="1226" st_id="59" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:912  %p_1265 = mul i16 %hw_input_stencil_op_3, %hw_kernel_stencil_op_75

]]></Node>
<StgValue><ssdm name="p_1265"/></StgValue>
</operation>

<operation id="1227" st_id="59" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:913  %p_1266 = mul i16 %hw_input_stencil_op_4, %hw_kernel_stencil_op_76

]]></Node>
<StgValue><ssdm name="p_1266"/></StgValue>
</operation>

<operation id="1228" st_id="59" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:915  %p_1268 = mul i16 %hw_input_stencil_op_6, %hw_kernel_stencil_op_78

]]></Node>
<StgValue><ssdm name="p_1268"/></StgValue>
</operation>

<operation id="1229" st_id="59" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:916  %p_1269 = mul i16 %hw_input_stencil_op_7, %hw_kernel_stencil_op_79

]]></Node>
<StgValue><ssdm name="p_1269"/></StgValue>
</operation>

<operation id="1230" st_id="59" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:918  %add_ln432_1 = add i16 %p_1264, %p_1263

]]></Node>
<StgValue><ssdm name="add_ln432_1"/></StgValue>
</operation>

<operation id="1231" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:927  %hw_kernel_stencil_op_80 = load i16* %hw_kernel_stencil_hw_82, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_80"/></StgValue>
</operation>

<operation id="1232" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:929  %hw_kernel_stencil_op_82 = load i16* %hw_kernel_stencil_hw_84, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_82"/></StgValue>
</operation>

<operation id="1233" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:930  %hw_kernel_stencil_op_83 = load i16* %hw_kernel_stencil_hw_85, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_83"/></StgValue>
</operation>

<operation id="1234" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:932  %hw_kernel_stencil_op_85 = load i16* %hw_kernel_stencil_hw_87, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_85"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1235" st_id="60" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:460  %add_ln197_162 = add i10 %sext_ln197_9, -358

]]></Node>
<StgValue><ssdm name="add_ln197_162"/></StgValue>
</operation>

<operation id="1236" st_id="60" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:461  %add_ln197_163 = add i10 %add_ln197_162, %zext_ln4897_4

]]></Node>
<StgValue><ssdm name="add_ln197_163"/></StgValue>
</operation>

<operation id="1237" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:462  %zext_ln197_115 = zext i10 %add_ln197_163 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_115"/></StgValue>
</operation>

<operation id="1238" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:463  %hw_kernel_stencil_hw_86 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_115

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_86"/></StgValue>
</operation>

<operation id="1239" st_id="60" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:474  %add_ln197_168 = add i11 %sext_ln197_8, -950

]]></Node>
<StgValue><ssdm name="add_ln197_168"/></StgValue>
</operation>

<operation id="1240" st_id="60" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:475  %add_ln197_169 = add i11 %add_ln197_168, %zext_ln4897_3

]]></Node>
<StgValue><ssdm name="add_ln197_169"/></StgValue>
</operation>

<operation id="1241" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:476  %zext_ln197_118 = zext i11 %add_ln197_169 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_118"/></StgValue>
</operation>

<operation id="1242" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:477  %hw_kernel_stencil_hw_89 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_118

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_89"/></StgValue>
</operation>

<operation id="1243" st_id="60" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:912  %p_1265 = mul i16 %hw_input_stencil_op_3, %hw_kernel_stencil_op_75

]]></Node>
<StgValue><ssdm name="p_1265"/></StgValue>
</operation>

<operation id="1244" st_id="60" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:914  %p_1267 = mul i16 %hw_input_stencil_op_5, %hw_kernel_stencil_op_77

]]></Node>
<StgValue><ssdm name="p_1267"/></StgValue>
</operation>

<operation id="1245" st_id="60" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:915  %p_1268 = mul i16 %hw_input_stencil_op_6, %hw_kernel_stencil_op_78

]]></Node>
<StgValue><ssdm name="p_1268"/></StgValue>
</operation>

<operation id="1246" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:919  %add_ln432_2 = add i16 %add_ln432, %add_ln432_1

]]></Node>
<StgValue><ssdm name="add_ln432_2"/></StgValue>
</operation>

<operation id="1247" st_id="60" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:920  %add_ln432_3 = add i16 %p_1266, %p_1265

]]></Node>
<StgValue><ssdm name="add_ln432_3"/></StgValue>
</operation>

<operation id="1248" st_id="60" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:921  %add_ln432_4 = add i16 %p_1269, %p_1268

]]></Node>
<StgValue><ssdm name="add_ln432_4"/></StgValue>
</operation>

<operation id="1249" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:929  %hw_kernel_stencil_op_82 = load i16* %hw_kernel_stencil_hw_84, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_82"/></StgValue>
</operation>

<operation id="1250" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:931  %hw_kernel_stencil_op_84 = load i16* %hw_kernel_stencil_hw_86, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_84"/></StgValue>
</operation>

<operation id="1251" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:932  %hw_kernel_stencil_op_85 = load i16* %hw_kernel_stencil_hw_87, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_85"/></StgValue>
</operation>

<operation id="1252" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:934  %hw_kernel_stencil_op_87 = load i16* %hw_kernel_stencil_hw_89, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_87"/></StgValue>
</operation>

<operation id="1253" st_id="60" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:935  %p_1329 = mul i16 %hw_input_stencil_op_s, %hw_kernel_stencil_op_80

]]></Node>
<StgValue><ssdm name="p_1329"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1254" st_id="61" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:469  %add_ln197_166 = add i8 %sext_ln197_10, -70

]]></Node>
<StgValue><ssdm name="add_ln197_166"/></StgValue>
</operation>

<operation id="1255" st_id="61" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:470  %add_ln197_167 = add i8 %add_ln197_166, %zext_ln4897_5

]]></Node>
<StgValue><ssdm name="add_ln197_167"/></StgValue>
</operation>

<operation id="1256" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="10" op_0_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:471  %sext_ln197_34 = sext i8 %add_ln197_167 to i10

]]></Node>
<StgValue><ssdm name="sext_ln197_34"/></StgValue>
</operation>

<operation id="1257" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:472  %zext_ln197_117 = zext i10 %sext_ln197_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_117"/></StgValue>
</operation>

<operation id="1258" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:473  %hw_kernel_stencil_hw_88 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_117

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_88"/></StgValue>
</operation>

<operation id="1259" st_id="61" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:483  %add_ln197_172 = add i9 %sext_ln197_11, 243

]]></Node>
<StgValue><ssdm name="add_ln197_172"/></StgValue>
</operation>

<operation id="1260" st_id="61" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:484  %add_ln197_173 = add i9 %add_ln197_172, %zext_ln4897_6

]]></Node>
<StgValue><ssdm name="add_ln197_173"/></StgValue>
</operation>

<operation id="1261" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="64" op_0_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:485  %zext_ln197_120 = zext i9 %add_ln197_173 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_120"/></StgValue>
</operation>

<operation id="1262" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:486  %hw_kernel_stencil_hw_91 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_120

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_91"/></StgValue>
</operation>

<operation id="1263" st_id="61" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:914  %p_1267 = mul i16 %hw_input_stencil_op_5, %hw_kernel_stencil_op_77

]]></Node>
<StgValue><ssdm name="p_1267"/></StgValue>
</operation>

<operation id="1264" st_id="61" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:922  %add_ln432_5 = add i16 %p_1267, %add_ln432_4

]]></Node>
<StgValue><ssdm name="add_ln432_5"/></StgValue>
</operation>

<operation id="1265" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:931  %hw_kernel_stencil_op_84 = load i16* %hw_kernel_stencil_hw_86, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_84"/></StgValue>
</operation>

<operation id="1266" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:933  %hw_kernel_stencil_op_86 = load i16* %hw_kernel_stencil_hw_88, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_86"/></StgValue>
</operation>

<operation id="1267" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:934  %hw_kernel_stencil_op_87 = load i16* %hw_kernel_stencil_hw_89, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_87"/></StgValue>
</operation>

<operation id="1268" st_id="61" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:935  %p_1329 = mul i16 %hw_input_stencil_op_s, %hw_kernel_stencil_op_80

]]></Node>
<StgValue><ssdm name="p_1329"/></StgValue>
</operation>

<operation id="1269" st_id="61" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:937  %p_1331 = mul i16 %hw_input_stencil_op_2, %hw_kernel_stencil_op_82

]]></Node>
<StgValue><ssdm name="p_1331"/></StgValue>
</operation>

<operation id="1270" st_id="61" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:943  %add_ln473 = add i16 %p_1329, %conv_stencil_op_hcom_10

]]></Node>
<StgValue><ssdm name="add_ln473"/></StgValue>
</operation>

<operation id="1271" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:954  %hw_kernel_stencil_op_89 = load i16* %hw_kernel_stencil_hw_91, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_89"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1272" st_id="62" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:478  %add_ln197_170 = add i6 %sext_ln197_7, -29

]]></Node>
<StgValue><ssdm name="add_ln197_170"/></StgValue>
</operation>

<operation id="1273" st_id="62" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:479  %add_ln197_171 = add i6 %add_ln197_170, %zext_ln4897_2

]]></Node>
<StgValue><ssdm name="add_ln197_171"/></StgValue>
</operation>

<operation id="1274" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="7" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:480  %sext_ln197_35 = sext i6 %add_ln197_171 to i7

]]></Node>
<StgValue><ssdm name="sext_ln197_35"/></StgValue>
</operation>

<operation id="1275" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:481  %zext_ln197_119 = zext i7 %sext_ln197_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_119"/></StgValue>
</operation>

<operation id="1276" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:482  %hw_kernel_stencil_hw_90 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_119

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_90"/></StgValue>
</operation>

<operation id="1277" st_id="62" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:492  %add_ln197_176 = add i10 %sext_ln197_9, -493

]]></Node>
<StgValue><ssdm name="add_ln197_176"/></StgValue>
</operation>

<operation id="1278" st_id="62" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:493  %add_ln197_177 = add i10 %add_ln197_176, %zext_ln4897_4

]]></Node>
<StgValue><ssdm name="add_ln197_177"/></StgValue>
</operation>

<operation id="1279" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:494  %zext_ln197_122 = zext i10 %add_ln197_177 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_122"/></StgValue>
</operation>

<operation id="1280" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:495  %hw_kernel_stencil_hw_93 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_122

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_93"/></StgValue>
</operation>

<operation id="1281" st_id="62" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:658  %add_ln197_238 = add i6 %sext_ln197_7, -25

]]></Node>
<StgValue><ssdm name="add_ln197_238"/></StgValue>
</operation>

<operation id="1282" st_id="62" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:659  %add_ln197_239 = add i6 %add_ln197_238, %zext_ln4897_2

]]></Node>
<StgValue><ssdm name="add_ln197_239"/></StgValue>
</operation>

<operation id="1283" st_id="62" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:923  %add_ln432_6 = add i16 %add_ln432_3, %add_ln432_5

]]></Node>
<StgValue><ssdm name="add_ln432_6"/></StgValue>
</operation>

<operation id="1284" st_id="62" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:924  %p_1277 = add i16 %add_ln432_2, %add_ln432_6

]]></Node>
<StgValue><ssdm name="p_1277"/></StgValue>
</operation>

<operation id="1285" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:925  store i16 %p_1277, i16* %conv_stencil_conv_st_11, align 2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="1286" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:933  %hw_kernel_stencil_op_86 = load i16* %hw_kernel_stencil_hw_88, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_86"/></StgValue>
</operation>

<operation id="1287" st_id="62" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:936  %p_1330 = mul i16 %hw_input_stencil_op_1, %hw_kernel_stencil_op_81

]]></Node>
<StgValue><ssdm name="p_1330"/></StgValue>
</operation>

<operation id="1288" st_id="62" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:937  %p_1331 = mul i16 %hw_input_stencil_op_2, %hw_kernel_stencil_op_82

]]></Node>
<StgValue><ssdm name="p_1331"/></StgValue>
</operation>

<operation id="1289" st_id="62" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:939  %p_1333 = mul i16 %hw_input_stencil_op_4, %hw_kernel_stencil_op_84

]]></Node>
<StgValue><ssdm name="p_1333"/></StgValue>
</operation>

<operation id="1290" st_id="62" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:942  %p_1336 = mul i16 %hw_input_stencil_op_7, %hw_kernel_stencil_op_87

]]></Node>
<StgValue><ssdm name="p_1336"/></StgValue>
</operation>

<operation id="1291" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:953  %hw_kernel_stencil_op_88 = load i16* %hw_kernel_stencil_hw_90, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_88"/></StgValue>
</operation>

<operation id="1292" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:954  %hw_kernel_stencil_op_89 = load i16* %hw_kernel_stencil_hw_91, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_89"/></StgValue>
</operation>

<operation id="1293" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:956  %hw_kernel_stencil_op_91 = load i16* %hw_kernel_stencil_hw_93, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_91"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1294" st_id="63" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:487  %add_ln197_174 = add i8 %sext_ln197_10, -125

]]></Node>
<StgValue><ssdm name="add_ln197_174"/></StgValue>
</operation>

<operation id="1295" st_id="63" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:488  %add_ln197_175 = add i8 %add_ln197_174, %zext_ln4897_5

]]></Node>
<StgValue><ssdm name="add_ln197_175"/></StgValue>
</operation>

<operation id="1296" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="9" op_0_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:489  %sext_ln197_36 = sext i8 %add_ln197_175 to i9

]]></Node>
<StgValue><ssdm name="sext_ln197_36"/></StgValue>
</operation>

<operation id="1297" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:490  %zext_ln197_121 = zext i9 %sext_ln197_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_121"/></StgValue>
</operation>

<operation id="1298" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:491  %hw_kernel_stencil_hw_92 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_121

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_92"/></StgValue>
</operation>

<operation id="1299" st_id="63" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:500  %add_ln197_180 = add i9 %sext_ln197_11, -205

]]></Node>
<StgValue><ssdm name="add_ln197_180"/></StgValue>
</operation>

<operation id="1300" st_id="63" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:501  %add_ln197_181 = add i9 %add_ln197_180, %zext_ln4897_6

]]></Node>
<StgValue><ssdm name="add_ln197_181"/></StgValue>
</operation>

<operation id="1301" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="10" op_0_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:502  %sext_ln197_37 = sext i9 %add_ln197_181 to i10

]]></Node>
<StgValue><ssdm name="sext_ln197_37"/></StgValue>
</operation>

<operation id="1302" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:503  %zext_ln197_124 = zext i10 %sext_ln197_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_124"/></StgValue>
</operation>

<operation id="1303" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:504  %hw_kernel_stencil_hw_95 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_124

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_95"/></StgValue>
</operation>

<operation id="1304" st_id="63" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:936  %p_1330 = mul i16 %hw_input_stencil_op_1, %hw_kernel_stencil_op_81

]]></Node>
<StgValue><ssdm name="p_1330"/></StgValue>
</operation>

<operation id="1305" st_id="63" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:938  %p_1332 = mul i16 %hw_input_stencil_op_3, %hw_kernel_stencil_op_83

]]></Node>
<StgValue><ssdm name="p_1332"/></StgValue>
</operation>

<operation id="1306" st_id="63" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:939  %p_1333 = mul i16 %hw_input_stencil_op_4, %hw_kernel_stencil_op_84

]]></Node>
<StgValue><ssdm name="p_1333"/></StgValue>
</operation>

<operation id="1307" st_id="63" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:941  %p_1335 = mul i16 %hw_input_stencil_op_6, %hw_kernel_stencil_op_86

]]></Node>
<StgValue><ssdm name="p_1335"/></StgValue>
</operation>

<operation id="1308" st_id="63" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:942  %p_1336 = mul i16 %hw_input_stencil_op_7, %hw_kernel_stencil_op_87

]]></Node>
<StgValue><ssdm name="p_1336"/></StgValue>
</operation>

<operation id="1309" st_id="63" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:944  %add_ln473_1 = add i16 %p_1331, %p_1330

]]></Node>
<StgValue><ssdm name="add_ln473_1"/></StgValue>
</operation>

<operation id="1310" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:953  %hw_kernel_stencil_op_88 = load i16* %hw_kernel_stencil_hw_90, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_88"/></StgValue>
</operation>

<operation id="1311" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:955  %hw_kernel_stencil_op_90 = load i16* %hw_kernel_stencil_hw_92, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_90"/></StgValue>
</operation>

<operation id="1312" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:956  %hw_kernel_stencil_op_91 = load i16* %hw_kernel_stencil_hw_93, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_91"/></StgValue>
</operation>

<operation id="1313" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:958  %hw_kernel_stencil_op_93 = load i16* %hw_kernel_stencil_hw_95, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_93"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1314" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:496  %add_ln197_178 = add i10 %sext_ln197_9, -349

]]></Node>
<StgValue><ssdm name="add_ln197_178"/></StgValue>
</operation>

<operation id="1315" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:497  %add_ln197_179 = add i10 %add_ln197_178, %zext_ln4897_4

]]></Node>
<StgValue><ssdm name="add_ln197_179"/></StgValue>
</operation>

<operation id="1316" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:498  %zext_ln197_123 = zext i10 %add_ln197_179 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_123"/></StgValue>
</operation>

<operation id="1317" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:499  %hw_kernel_stencil_hw_94 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_123

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_94"/></StgValue>
</operation>

<operation id="1318" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:510  %add_ln197_184 = add i11 %sext_ln197_8, -941

]]></Node>
<StgValue><ssdm name="add_ln197_184"/></StgValue>
</operation>

<operation id="1319" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:511  %add_ln197_185 = add i11 %add_ln197_184, %zext_ln4897_3

]]></Node>
<StgValue><ssdm name="add_ln197_185"/></StgValue>
</operation>

<operation id="1320" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:512  %zext_ln197_126 = zext i11 %add_ln197_185 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_126"/></StgValue>
</operation>

<operation id="1321" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:513  %hw_kernel_stencil_hw_97 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_126

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_97"/></StgValue>
</operation>

<operation id="1322" st_id="64" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:938  %p_1332 = mul i16 %hw_input_stencil_op_3, %hw_kernel_stencil_op_83

]]></Node>
<StgValue><ssdm name="p_1332"/></StgValue>
</operation>

<operation id="1323" st_id="64" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:940  %p_1334 = mul i16 %hw_input_stencil_op_5, %hw_kernel_stencil_op_85

]]></Node>
<StgValue><ssdm name="p_1334"/></StgValue>
</operation>

<operation id="1324" st_id="64" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:941  %p_1335 = mul i16 %hw_input_stencil_op_6, %hw_kernel_stencil_op_86

]]></Node>
<StgValue><ssdm name="p_1335"/></StgValue>
</operation>

<operation id="1325" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:945  %add_ln473_2 = add i16 %add_ln473, %add_ln473_1

]]></Node>
<StgValue><ssdm name="add_ln473_2"/></StgValue>
</operation>

<operation id="1326" st_id="64" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:946  %add_ln473_3 = add i16 %p_1333, %p_1332

]]></Node>
<StgValue><ssdm name="add_ln473_3"/></StgValue>
</operation>

<operation id="1327" st_id="64" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:947  %add_ln473_4 = add i16 %p_1336, %p_1335

]]></Node>
<StgValue><ssdm name="add_ln473_4"/></StgValue>
</operation>

<operation id="1328" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:955  %hw_kernel_stencil_op_90 = load i16* %hw_kernel_stencil_hw_92, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_90"/></StgValue>
</operation>

<operation id="1329" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:957  %hw_kernel_stencil_op_92 = load i16* %hw_kernel_stencil_hw_94, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_92"/></StgValue>
</operation>

<operation id="1330" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:958  %hw_kernel_stencil_op_93 = load i16* %hw_kernel_stencil_hw_95, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_93"/></StgValue>
</operation>

<operation id="1331" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:960  %hw_kernel_stencil_op_95 = load i16* %hw_kernel_stencil_hw_97, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_95"/></StgValue>
</operation>

<operation id="1332" st_id="64" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:961  %p_1396 = mul i16 %hw_input_stencil_op_s, %hw_kernel_stencil_op_88

]]></Node>
<StgValue><ssdm name="p_1396"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1333" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:505  %add_ln197_182 = add i7 %sext_ln197_6, -61

]]></Node>
<StgValue><ssdm name="add_ln197_182"/></StgValue>
</operation>

<operation id="1334" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:506  %add_ln197_183 = add i7 %add_ln197_182, %zext_ln4897_1

]]></Node>
<StgValue><ssdm name="add_ln197_183"/></StgValue>
</operation>

<operation id="1335" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="10" op_0_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:507  %sext_ln197_38 = sext i7 %add_ln197_183 to i10

]]></Node>
<StgValue><ssdm name="sext_ln197_38"/></StgValue>
</operation>

<operation id="1336" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:508  %zext_ln197_125 = zext i10 %sext_ln197_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_125"/></StgValue>
</operation>

<operation id="1337" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:509  %hw_kernel_stencil_hw_96 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_125

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_96"/></StgValue>
</operation>

<operation id="1338" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:520  %tmp_46_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 57, i2 %conv_s1_r_x_assign)

]]></Node>
<StgValue><ssdm name="tmp_46_cast"/></StgValue>
</operation>

<operation id="1339" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="2" op_3_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:521  %p_shl16_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i2.i2(i8 57, i2 %conv_s1_r_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl16_cast"/></StgValue>
</operation>

<operation id="1340" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:522  %sub_ln197_28 = sub i12 %p_shl16_cast, %tmp_46_cast

]]></Node>
<StgValue><ssdm name="sub_ln197_28"/></StgValue>
</operation>

<operation id="1341" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:523  %add_ln197_187 = add i12 %sub_ln197_28, %zext_ln4897_7

]]></Node>
<StgValue><ssdm name="add_ln197_187"/></StgValue>
</operation>

<operation id="1342" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="64" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:524  %zext_ln197_128 = zext i12 %add_ln197_187 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_128"/></StgValue>
</operation>

<operation id="1343" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:525  %hw_kernel_stencil_hw_99 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_128

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_99"/></StgValue>
</operation>

<operation id="1344" st_id="65" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:940  %p_1334 = mul i16 %hw_input_stencil_op_5, %hw_kernel_stencil_op_85

]]></Node>
<StgValue><ssdm name="p_1334"/></StgValue>
</operation>

<operation id="1345" st_id="65" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:948  %add_ln473_5 = add i16 %p_1334, %add_ln473_4

]]></Node>
<StgValue><ssdm name="add_ln473_5"/></StgValue>
</operation>

<operation id="1346" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:957  %hw_kernel_stencil_op_92 = load i16* %hw_kernel_stencil_hw_94, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_92"/></StgValue>
</operation>

<operation id="1347" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:959  %hw_kernel_stencil_op_94 = load i16* %hw_kernel_stencil_hw_96, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_94"/></StgValue>
</operation>

<operation id="1348" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:960  %hw_kernel_stencil_op_95 = load i16* %hw_kernel_stencil_hw_97, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_95"/></StgValue>
</operation>

<operation id="1349" st_id="65" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:961  %p_1396 = mul i16 %hw_input_stencil_op_s, %hw_kernel_stencil_op_88

]]></Node>
<StgValue><ssdm name="p_1396"/></StgValue>
</operation>

<operation id="1350" st_id="65" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:963  %p_1398 = mul i16 %hw_input_stencil_op_2, %hw_kernel_stencil_op_90

]]></Node>
<StgValue><ssdm name="p_1398"/></StgValue>
</operation>

<operation id="1351" st_id="65" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:969  %add_ln514 = add i16 %p_1396, %conv_stencil_op_hcom_11

]]></Node>
<StgValue><ssdm name="add_ln514"/></StgValue>
</operation>

<operation id="1352" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:980  %hw_kernel_stencil_op_97 = load i16* %hw_kernel_stencil_hw_99, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_97"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1353" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:514  %tmp_45_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 45, i2 %conv_s1_r_x_assign)

]]></Node>
<StgValue><ssdm name="tmp_45_cast"/></StgValue>
</operation>

<operation id="1354" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="2" op_3_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:515  %p_shl17_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i2.i2(i8 45, i2 %conv_s1_r_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl17_cast"/></StgValue>
</operation>

<operation id="1355" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:516  %sub_ln197_27 = sub i12 %p_shl17_cast, %tmp_45_cast

]]></Node>
<StgValue><ssdm name="sub_ln197_27"/></StgValue>
</operation>

<operation id="1356" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:517  %add_ln197_186 = add i12 %sub_ln197_27, %zext_ln4897_7

]]></Node>
<StgValue><ssdm name="add_ln197_186"/></StgValue>
</operation>

<operation id="1357" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="64" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:518  %zext_ln197_127 = zext i12 %add_ln197_186 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_127"/></StgValue>
</operation>

<operation id="1358" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:519  %hw_kernel_stencil_hw_98 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_127

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_98"/></StgValue>
</operation>

<operation id="1359" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:532  %tmp_48_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 81, i2 %conv_s1_r_x_assign)

]]></Node>
<StgValue><ssdm name="tmp_48_cast"/></StgValue>
</operation>

<operation id="1360" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="2" op_3_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:533  %p_shl14_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i2.i2(i8 81, i2 %conv_s1_r_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="1361" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:534  %sub_ln197_30 = sub i12 %p_shl14_cast, %tmp_48_cast

]]></Node>
<StgValue><ssdm name="sub_ln197_30"/></StgValue>
</operation>

<operation id="1362" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:535  %add_ln197_189 = add i12 %sub_ln197_30, %zext_ln4897_7

]]></Node>
<StgValue><ssdm name="add_ln197_189"/></StgValue>
</operation>

<operation id="1363" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:536  %zext_ln197_130 = zext i12 %add_ln197_189 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_130"/></StgValue>
</operation>

<operation id="1364" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:537  %hw_kernel_stencil_hw_101 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_130

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_101"/></StgValue>
</operation>

<operation id="1365" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:949  %add_ln473_6 = add i16 %add_ln473_3, %add_ln473_5

]]></Node>
<StgValue><ssdm name="add_ln473_6"/></StgValue>
</operation>

<operation id="1366" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:950  %p_1344 = add i16 %add_ln473_2, %add_ln473_6

]]></Node>
<StgValue><ssdm name="p_1344"/></StgValue>
</operation>

<operation id="1367" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:951  store i16 %p_1344, i16* %conv_stencil_conv_st_12, align 2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="1368" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:959  %hw_kernel_stencil_op_94 = load i16* %hw_kernel_stencil_hw_96, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_94"/></StgValue>
</operation>

<operation id="1369" st_id="66" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:962  %p_1397 = mul i16 %hw_input_stencil_op_1, %hw_kernel_stencil_op_89

]]></Node>
<StgValue><ssdm name="p_1397"/></StgValue>
</operation>

<operation id="1370" st_id="66" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:963  %p_1398 = mul i16 %hw_input_stencil_op_2, %hw_kernel_stencil_op_90

]]></Node>
<StgValue><ssdm name="p_1398"/></StgValue>
</operation>

<operation id="1371" st_id="66" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:965  %p_1400 = mul i16 %hw_input_stencil_op_4, %hw_kernel_stencil_op_92

]]></Node>
<StgValue><ssdm name="p_1400"/></StgValue>
</operation>

<operation id="1372" st_id="66" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:968  %p_1403 = mul i16 %hw_input_stencil_op_7, %hw_kernel_stencil_op_95

]]></Node>
<StgValue><ssdm name="p_1403"/></StgValue>
</operation>

<operation id="1373" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:979  %hw_kernel_stencil_op_96 = load i16* %hw_kernel_stencil_hw_98, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_96"/></StgValue>
</operation>

<operation id="1374" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:980  %hw_kernel_stencil_op_97 = load i16* %hw_kernel_stencil_hw_99, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_97"/></StgValue>
</operation>

<operation id="1375" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:982  %hw_kernel_stencil_op_99 = load i16* %hw_kernel_stencil_hw_101, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_99"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1376" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:526  %tmp_47_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 69, i2 %conv_s1_r_x_assign)

]]></Node>
<StgValue><ssdm name="tmp_47_cast"/></StgValue>
</operation>

<operation id="1377" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="2" op_3_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:527  %p_shl15_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i2.i2(i8 69, i2 %conv_s1_r_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="1378" st_id="67" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:528  %sub_ln197_29 = sub i12 %p_shl15_cast, %tmp_47_cast

]]></Node>
<StgValue><ssdm name="sub_ln197_29"/></StgValue>
</operation>

<operation id="1379" st_id="67" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:529  %add_ln197_188 = add i12 %sub_ln197_29, %zext_ln4897_7

]]></Node>
<StgValue><ssdm name="add_ln197_188"/></StgValue>
</operation>

<operation id="1380" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:530  %zext_ln197_129 = zext i12 %add_ln197_188 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_129"/></StgValue>
</operation>

<operation id="1381" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:531  %hw_kernel_stencil_hw_100 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_129

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_100"/></StgValue>
</operation>

<operation id="1382" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:544  %tmp_50_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 9, i2 %conv_s1_r_x_assign)

]]></Node>
<StgValue><ssdm name="tmp_50_cast"/></StgValue>
</operation>

<operation id="1383" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="2" op_3_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:545  %p_shl12_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i2.i2(i8 9, i2 %conv_s1_r_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="1384" st_id="67" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:546  %sub_ln197_32 = sub i12 %p_shl12_cast, %tmp_50_cast

]]></Node>
<StgValue><ssdm name="sub_ln197_32"/></StgValue>
</operation>

<operation id="1385" st_id="67" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:547  %add_ln197_191 = add i12 %sub_ln197_32, %zext_ln4897_7

]]></Node>
<StgValue><ssdm name="add_ln197_191"/></StgValue>
</operation>

<operation id="1386" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:548  %zext_ln197_132 = zext i12 %add_ln197_191 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_132"/></StgValue>
</operation>

<operation id="1387" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:549  %hw_kernel_stencil_hw_103 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_132

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_103"/></StgValue>
</operation>

<operation id="1388" st_id="67" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:962  %p_1397 = mul i16 %hw_input_stencil_op_1, %hw_kernel_stencil_op_89

]]></Node>
<StgValue><ssdm name="p_1397"/></StgValue>
</operation>

<operation id="1389" st_id="67" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:964  %p_1399 = mul i16 %hw_input_stencil_op_3, %hw_kernel_stencil_op_91

]]></Node>
<StgValue><ssdm name="p_1399"/></StgValue>
</operation>

<operation id="1390" st_id="67" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:965  %p_1400 = mul i16 %hw_input_stencil_op_4, %hw_kernel_stencil_op_92

]]></Node>
<StgValue><ssdm name="p_1400"/></StgValue>
</operation>

<operation id="1391" st_id="67" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:967  %p_1402 = mul i16 %hw_input_stencil_op_6, %hw_kernel_stencil_op_94

]]></Node>
<StgValue><ssdm name="p_1402"/></StgValue>
</operation>

<operation id="1392" st_id="67" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:968  %p_1403 = mul i16 %hw_input_stencil_op_7, %hw_kernel_stencil_op_95

]]></Node>
<StgValue><ssdm name="p_1403"/></StgValue>
</operation>

<operation id="1393" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:970  %add_ln514_1 = add i16 %p_1398, %p_1397

]]></Node>
<StgValue><ssdm name="add_ln514_1"/></StgValue>
</operation>

<operation id="1394" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:979  %hw_kernel_stencil_op_96 = load i16* %hw_kernel_stencil_hw_98, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_96"/></StgValue>
</operation>

<operation id="1395" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:981  %hw_kernel_stencil_op_98 = load i16* %hw_kernel_stencil_hw_100, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_98"/></StgValue>
</operation>

<operation id="1396" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:982  %hw_kernel_stencil_op_99 = load i16* %hw_kernel_stencil_hw_101, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_99"/></StgValue>
</operation>

<operation id="1397" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:984  %hw_kernel_stencil_op_101 = load i16* %hw_kernel_stencil_hw_103, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_101"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1398" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:538  %tmp_49_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 93, i2 %conv_s1_r_x_assign)

]]></Node>
<StgValue><ssdm name="tmp_49_cast"/></StgValue>
</operation>

<operation id="1399" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="2" op_3_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:539  %p_shl13_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i2.i2(i8 93, i2 %conv_s1_r_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="1400" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:540  %sub_ln197_31 = sub i12 %p_shl13_cast, %tmp_49_cast

]]></Node>
<StgValue><ssdm name="sub_ln197_31"/></StgValue>
</operation>

<operation id="1401" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:541  %add_ln197_190 = add i12 %sub_ln197_31, %zext_ln4897_7

]]></Node>
<StgValue><ssdm name="add_ln197_190"/></StgValue>
</operation>

<operation id="1402" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="64" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:542  %zext_ln197_131 = zext i12 %add_ln197_190 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_131"/></StgValue>
</operation>

<operation id="1403" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:543  %hw_kernel_stencil_hw_102 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_131

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_102"/></StgValue>
</operation>

<operation id="1404" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:550  %tmp_51_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 21, i2 %conv_s1_r_x_assign)

]]></Node>
<StgValue><ssdm name="tmp_51_cast"/></StgValue>
</operation>

<operation id="1405" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="2" op_3_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:551  %p_shl11_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i2.i2(i8 21, i2 %conv_s1_r_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="1406" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:552  %sub_ln197_33 = sub i12 %p_shl11_cast, %tmp_51_cast

]]></Node>
<StgValue><ssdm name="sub_ln197_33"/></StgValue>
</operation>

<operation id="1407" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:553  %add_ln197_192 = add i12 %sub_ln197_33, %zext_ln4897_7

]]></Node>
<StgValue><ssdm name="add_ln197_192"/></StgValue>
</operation>

<operation id="1408" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:556  %tmp_52_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 33, i2 %conv_s1_r_x_assign)

]]></Node>
<StgValue><ssdm name="tmp_52_cast"/></StgValue>
</operation>

<operation id="1409" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="2" op_3_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit:557  %p_shl10_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i2.i2(i8 33, i2 %conv_s1_r_x_assign, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="1410" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:558  %sub_ln197_34 = sub i12 %p_shl10_cast, %tmp_52_cast

]]></Node>
<StgValue><ssdm name="sub_ln197_34"/></StgValue>
</operation>

<operation id="1411" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:559  %add_ln197_193 = add i12 %sub_ln197_34, %zext_ln4897_7

]]></Node>
<StgValue><ssdm name="add_ln197_193"/></StgValue>
</operation>

<operation id="1412" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:560  %zext_ln197_134 = zext i12 %add_ln197_193 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_134"/></StgValue>
</operation>

<operation id="1413" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:561  %hw_kernel_stencil_hw_105 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_134

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_105"/></StgValue>
</operation>

<operation id="1414" st_id="68" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:964  %p_1399 = mul i16 %hw_input_stencil_op_3, %hw_kernel_stencil_op_91

]]></Node>
<StgValue><ssdm name="p_1399"/></StgValue>
</operation>

<operation id="1415" st_id="68" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:966  %p_1401 = mul i16 %hw_input_stencil_op_5, %hw_kernel_stencil_op_93

]]></Node>
<StgValue><ssdm name="p_1401"/></StgValue>
</operation>

<operation id="1416" st_id="68" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:967  %p_1402 = mul i16 %hw_input_stencil_op_6, %hw_kernel_stencil_op_94

]]></Node>
<StgValue><ssdm name="p_1402"/></StgValue>
</operation>

<operation id="1417" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:971  %add_ln514_2 = add i16 %add_ln514, %add_ln514_1

]]></Node>
<StgValue><ssdm name="add_ln514_2"/></StgValue>
</operation>

<operation id="1418" st_id="68" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:972  %add_ln514_3 = add i16 %p_1400, %p_1399

]]></Node>
<StgValue><ssdm name="add_ln514_3"/></StgValue>
</operation>

<operation id="1419" st_id="68" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:973  %add_ln514_4 = add i16 %p_1403, %p_1402

]]></Node>
<StgValue><ssdm name="add_ln514_4"/></StgValue>
</operation>

<operation id="1420" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:981  %hw_kernel_stencil_op_98 = load i16* %hw_kernel_stencil_hw_100, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_98"/></StgValue>
</operation>

<operation id="1421" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:983  %hw_kernel_stencil_op_100 = load i16* %hw_kernel_stencil_hw_102, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_100"/></StgValue>
</operation>

<operation id="1422" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:984  %hw_kernel_stencil_op_101 = load i16* %hw_kernel_stencil_hw_103, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_101"/></StgValue>
</operation>

<operation id="1423" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:986  %hw_kernel_stencil_op_103 = load i16* %hw_kernel_stencil_hw_105, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_103"/></StgValue>
</operation>

<operation id="1424" st_id="68" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:990  %p_1466 = mul i16 %hw_input_stencil_op_3, %hw_kernel_stencil_op_96

]]></Node>
<StgValue><ssdm name="p_1466"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1425" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="12">
<![CDATA[
set_at<0, 16, 16>.exit:554  %zext_ln197_133 = zext i12 %add_ln197_192 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_133"/></StgValue>
</operation>

<operation id="1426" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:555  %hw_kernel_stencil_hw_104 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_133

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_104"/></StgValue>
</operation>

<operation id="1427" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:566  %add_ln197_196 = add i9 %sext_ln197_11, -251

]]></Node>
<StgValue><ssdm name="add_ln197_196"/></StgValue>
</operation>

<operation id="1428" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:567  %add_ln197_197 = add i9 %add_ln197_196, %zext_ln4897_6

]]></Node>
<StgValue><ssdm name="add_ln197_197"/></StgValue>
</operation>

<operation id="1429" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:568  %zext_ln197_136 = zext i9 %add_ln197_197 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_136"/></StgValue>
</operation>

<operation id="1430" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:569  %hw_kernel_stencil_hw_107 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_136

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_107"/></StgValue>
</operation>

<operation id="1431" st_id="69" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:966  %p_1401 = mul i16 %hw_input_stencil_op_5, %hw_kernel_stencil_op_93

]]></Node>
<StgValue><ssdm name="p_1401"/></StgValue>
</operation>

<operation id="1432" st_id="69" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:974  %add_ln514_5 = add i16 %p_1401, %add_ln514_4

]]></Node>
<StgValue><ssdm name="add_ln514_5"/></StgValue>
</operation>

<operation id="1433" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:983  %hw_kernel_stencil_op_100 = load i16* %hw_kernel_stencil_hw_102, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_100"/></StgValue>
</operation>

<operation id="1434" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:985  %hw_kernel_stencil_op_102 = load i16* %hw_kernel_stencil_hw_104, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_102"/></StgValue>
</operation>

<operation id="1435" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:986  %hw_kernel_stencil_op_103 = load i16* %hw_kernel_stencil_hw_105, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_103"/></StgValue>
</operation>

<operation id="1436" st_id="69" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:990  %p_1466 = mul i16 %hw_input_stencil_op_3, %hw_kernel_stencil_op_96

]]></Node>
<StgValue><ssdm name="p_1466"/></StgValue>
</operation>

<operation id="1437" st_id="69" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:992  %p_1468 = mul i16 %hw_input_stencil_op_5, %hw_kernel_stencil_op_98

]]></Node>
<StgValue><ssdm name="p_1468"/></StgValue>
</operation>

<operation id="1438" st_id="69" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:995  %add_ln555 = add i16 %p_1466, %conv_stencil_op_hcom_12

]]></Node>
<StgValue><ssdm name="add_ln555"/></StgValue>
</operation>

<operation id="1439" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1006  %hw_kernel_stencil_op_105 = load i16* %hw_kernel_stencil_hw_107, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_105"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1440" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:562  %add_ln197_194 = add i8 %sext_ln197_10, 117

]]></Node>
<StgValue><ssdm name="add_ln197_194"/></StgValue>
</operation>

<operation id="1441" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:563  %add_ln197_195 = add i8 %add_ln197_194, %zext_ln4897_5

]]></Node>
<StgValue><ssdm name="add_ln197_195"/></StgValue>
</operation>

<operation id="1442" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="64" op_0_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:564  %zext_ln197_135 = zext i8 %add_ln197_195 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_135"/></StgValue>
</operation>

<operation id="1443" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:565  %hw_kernel_stencil_hw_106 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_135

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_106"/></StgValue>
</operation>

<operation id="1444" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:575  %add_ln197_200 = add i10 %sext_ln197_9, -475

]]></Node>
<StgValue><ssdm name="add_ln197_200"/></StgValue>
</operation>

<operation id="1445" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:576  %add_ln197_201 = add i10 %add_ln197_200, %zext_ln4897_4

]]></Node>
<StgValue><ssdm name="add_ln197_201"/></StgValue>
</operation>

<operation id="1446" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:577  %zext_ln197_138 = zext i10 %add_ln197_201 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_138"/></StgValue>
</operation>

<operation id="1447" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:578  %hw_kernel_stencil_hw_109 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_138

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_109"/></StgValue>
</operation>

<operation id="1448" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:975  %add_ln514_6 = add i16 %add_ln514_3, %add_ln514_5

]]></Node>
<StgValue><ssdm name="add_ln514_6"/></StgValue>
</operation>

<operation id="1449" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:976  %p_1411 = add i16 %add_ln514_2, %add_ln514_6

]]></Node>
<StgValue><ssdm name="p_1411"/></StgValue>
</operation>

<operation id="1450" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:977  store i16 %p_1411, i16* %conv_stencil_conv_st_13, align 2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="1451" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:985  %hw_kernel_stencil_op_102 = load i16* %hw_kernel_stencil_hw_104, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_102"/></StgValue>
</operation>

<operation id="1452" st_id="70" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:989  %p_1465 = mul i16 %hw_input_stencil_op_2, %hw_kernel_stencil_op_103

]]></Node>
<StgValue><ssdm name="p_1465"/></StgValue>
</operation>

<operation id="1453" st_id="70" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:991  %p_1467 = mul i16 %hw_input_stencil_op_4, %hw_kernel_stencil_op_97

]]></Node>
<StgValue><ssdm name="p_1467"/></StgValue>
</operation>

<operation id="1454" st_id="70" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:992  %p_1468 = mul i16 %hw_input_stencil_op_5, %hw_kernel_stencil_op_98

]]></Node>
<StgValue><ssdm name="p_1468"/></StgValue>
</operation>

<operation id="1455" st_id="70" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:994  %p_1470 = mul i16 %hw_input_stencil_op_7, %hw_kernel_stencil_op_100

]]></Node>
<StgValue><ssdm name="p_1470"/></StgValue>
</operation>

<operation id="1456" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1005  %hw_kernel_stencil_op_104 = load i16* %hw_kernel_stencil_hw_106, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_104"/></StgValue>
</operation>

<operation id="1457" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1006  %hw_kernel_stencil_op_105 = load i16* %hw_kernel_stencil_hw_107, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_105"/></StgValue>
</operation>

<operation id="1458" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1008  %hw_kernel_stencil_op_107 = load i16* %hw_kernel_stencil_hw_109, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_107"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1459" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:570  %add_ln197_198 = add i8 %sext_ln197_10, -107

]]></Node>
<StgValue><ssdm name="add_ln197_198"/></StgValue>
</operation>

<operation id="1460" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:571  %add_ln197_199 = add i8 %add_ln197_198, %zext_ln4897_5

]]></Node>
<StgValue><ssdm name="add_ln197_199"/></StgValue>
</operation>

<operation id="1461" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="9" op_0_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:572  %sext_ln197_39 = sext i8 %add_ln197_199 to i9

]]></Node>
<StgValue><ssdm name="sext_ln197_39"/></StgValue>
</operation>

<operation id="1462" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:573  %zext_ln197_137 = zext i9 %sext_ln197_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_137"/></StgValue>
</operation>

<operation id="1463" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:574  %hw_kernel_stencil_hw_108 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_137

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_108"/></StgValue>
</operation>

<operation id="1464" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:583  %add_ln197_204 = add i9 %sext_ln197_11, -187

]]></Node>
<StgValue><ssdm name="add_ln197_204"/></StgValue>
</operation>

<operation id="1465" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:584  %add_ln197_205 = add i9 %add_ln197_204, %zext_ln4897_6

]]></Node>
<StgValue><ssdm name="add_ln197_205"/></StgValue>
</operation>

<operation id="1466" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="10" op_0_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:585  %sext_ln197_40 = sext i9 %add_ln197_205 to i10

]]></Node>
<StgValue><ssdm name="sext_ln197_40"/></StgValue>
</operation>

<operation id="1467" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:586  %zext_ln197_140 = zext i10 %sext_ln197_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_140"/></StgValue>
</operation>

<operation id="1468" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:587  %hw_kernel_stencil_hw_111 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_140

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_111"/></StgValue>
</operation>

<operation id="1469" st_id="71" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:988  %p_1464 = mul i16 %hw_input_stencil_op_1, %hw_kernel_stencil_op_102

]]></Node>
<StgValue><ssdm name="p_1464"/></StgValue>
</operation>

<operation id="1470" st_id="71" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:989  %p_1465 = mul i16 %hw_input_stencil_op_2, %hw_kernel_stencil_op_103

]]></Node>
<StgValue><ssdm name="p_1465"/></StgValue>
</operation>

<operation id="1471" st_id="71" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:991  %p_1467 = mul i16 %hw_input_stencil_op_4, %hw_kernel_stencil_op_97

]]></Node>
<StgValue><ssdm name="p_1467"/></StgValue>
</operation>

<operation id="1472" st_id="71" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:993  %p_1469 = mul i16 %hw_input_stencil_op_6, %hw_kernel_stencil_op_99

]]></Node>
<StgValue><ssdm name="p_1469"/></StgValue>
</operation>

<operation id="1473" st_id="71" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:994  %p_1470 = mul i16 %hw_input_stencil_op_7, %hw_kernel_stencil_op_100

]]></Node>
<StgValue><ssdm name="p_1470"/></StgValue>
</operation>

<operation id="1474" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:996  %add_ln555_1 = add i16 %p_1468, %p_1467

]]></Node>
<StgValue><ssdm name="add_ln555_1"/></StgValue>
</operation>

<operation id="1475" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1005  %hw_kernel_stencil_op_104 = load i16* %hw_kernel_stencil_hw_106, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_104"/></StgValue>
</operation>

<operation id="1476" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1007  %hw_kernel_stencil_op_106 = load i16* %hw_kernel_stencil_hw_108, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_106"/></StgValue>
</operation>

<operation id="1477" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1008  %hw_kernel_stencil_op_107 = load i16* %hw_kernel_stencil_hw_109, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_107"/></StgValue>
</operation>

<operation id="1478" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1010  %hw_kernel_stencil_op_109 = load i16* %hw_kernel_stencil_hw_111, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_109"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1479" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:579  %add_ln197_202 = add i10 %sext_ln197_9, -331

]]></Node>
<StgValue><ssdm name="add_ln197_202"/></StgValue>
</operation>

<operation id="1480" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:580  %add_ln197_203 = add i10 %add_ln197_202, %zext_ln4897_4

]]></Node>
<StgValue><ssdm name="add_ln197_203"/></StgValue>
</operation>

<operation id="1481" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:581  %zext_ln197_139 = zext i10 %add_ln197_203 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_139"/></StgValue>
</operation>

<operation id="1482" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:582  %hw_kernel_stencil_hw_110 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_139

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_110"/></StgValue>
</operation>

<operation id="1483" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:593  %add_ln197_208 = add i11 %sext_ln197_8, -923

]]></Node>
<StgValue><ssdm name="add_ln197_208"/></StgValue>
</operation>

<operation id="1484" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:594  %add_ln197_209 = add i11 %add_ln197_208, %zext_ln4897_3

]]></Node>
<StgValue><ssdm name="add_ln197_209"/></StgValue>
</operation>

<operation id="1485" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="64" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:595  %zext_ln197_142 = zext i11 %add_ln197_209 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_142"/></StgValue>
</operation>

<operation id="1486" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:596  %hw_kernel_stencil_hw_113 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_142

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_113"/></StgValue>
</operation>

<operation id="1487" st_id="72" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:987  %p_1463 = mul i16 %hw_input_stencil_op_s, %hw_kernel_stencil_op_101

]]></Node>
<StgValue><ssdm name="p_1463"/></StgValue>
</operation>

<operation id="1488" st_id="72" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:988  %p_1464 = mul i16 %hw_input_stencil_op_1, %hw_kernel_stencil_op_102

]]></Node>
<StgValue><ssdm name="p_1464"/></StgValue>
</operation>

<operation id="1489" st_id="72" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:993  %p_1469 = mul i16 %hw_input_stencil_op_6, %hw_kernel_stencil_op_99

]]></Node>
<StgValue><ssdm name="p_1469"/></StgValue>
</operation>

<operation id="1490" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:997  %add_ln555_2 = add i16 %add_ln555, %add_ln555_1

]]></Node>
<StgValue><ssdm name="add_ln555_2"/></StgValue>
</operation>

<operation id="1491" st_id="72" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:998  %add_ln555_3 = add i16 %p_1470, %p_1469

]]></Node>
<StgValue><ssdm name="add_ln555_3"/></StgValue>
</operation>

<operation id="1492" st_id="72" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:999  %add_ln555_4 = add i16 %p_1465, %p_1464

]]></Node>
<StgValue><ssdm name="add_ln555_4"/></StgValue>
</operation>

<operation id="1493" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1007  %hw_kernel_stencil_op_106 = load i16* %hw_kernel_stencil_hw_108, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_106"/></StgValue>
</operation>

<operation id="1494" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1009  %hw_kernel_stencil_op_108 = load i16* %hw_kernel_stencil_hw_110, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_108"/></StgValue>
</operation>

<operation id="1495" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1010  %hw_kernel_stencil_op_109 = load i16* %hw_kernel_stencil_hw_111, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_109"/></StgValue>
</operation>

<operation id="1496" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1012  %hw_kernel_stencil_op_111 = load i16* %hw_kernel_stencil_hw_113, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_111"/></StgValue>
</operation>

<operation id="1497" st_id="72" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1013  %p_1530 = mul i16 %hw_input_stencil_op_s, %hw_kernel_stencil_op_104

]]></Node>
<StgValue><ssdm name="p_1530"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1498" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:588  %add_ln197_206 = add i7 %sext_ln197_6, -43

]]></Node>
<StgValue><ssdm name="add_ln197_206"/></StgValue>
</operation>

<operation id="1499" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:589  %add_ln197_207 = add i7 %add_ln197_206, %zext_ln4897_1

]]></Node>
<StgValue><ssdm name="add_ln197_207"/></StgValue>
</operation>

<operation id="1500" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="10" op_0_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:590  %sext_ln197_41 = sext i7 %add_ln197_207 to i10

]]></Node>
<StgValue><ssdm name="sext_ln197_41"/></StgValue>
</operation>

<operation id="1501" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:591  %zext_ln197_141 = zext i10 %sext_ln197_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_141"/></StgValue>
</operation>

<operation id="1502" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:592  %hw_kernel_stencil_hw_112 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_141

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_112"/></StgValue>
</operation>

<operation id="1503" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:601  %add_ln197_212 = add i9 %sext_ln197_11, -242

]]></Node>
<StgValue><ssdm name="add_ln197_212"/></StgValue>
</operation>

<operation id="1504" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:602  %add_ln197_213 = add i9 %add_ln197_212, %zext_ln4897_6

]]></Node>
<StgValue><ssdm name="add_ln197_213"/></StgValue>
</operation>

<operation id="1505" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:603  %zext_ln197_144 = zext i9 %add_ln197_213 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_144"/></StgValue>
</operation>

<operation id="1506" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:604  %hw_kernel_stencil_hw_115 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_144

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_115"/></StgValue>
</operation>

<operation id="1507" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:623  %add_ln197_222 = add i7 %sext_ln197_6, -34

]]></Node>
<StgValue><ssdm name="add_ln197_222"/></StgValue>
</operation>

<operation id="1508" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:624  %add_ln197_223 = add i7 %add_ln197_222, %zext_ln4897_1

]]></Node>
<StgValue><ssdm name="add_ln197_223"/></StgValue>
</operation>

<operation id="1509" st_id="73" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:987  %p_1463 = mul i16 %hw_input_stencil_op_s, %hw_kernel_stencil_op_101

]]></Node>
<StgValue><ssdm name="p_1463"/></StgValue>
</operation>

<operation id="1510" st_id="73" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1000  %add_ln555_5 = add i16 %p_1463, %add_ln555_4

]]></Node>
<StgValue><ssdm name="add_ln555_5"/></StgValue>
</operation>

<operation id="1511" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1009  %hw_kernel_stencil_op_108 = load i16* %hw_kernel_stencil_hw_110, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_108"/></StgValue>
</operation>

<operation id="1512" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1011  %hw_kernel_stencil_op_110 = load i16* %hw_kernel_stencil_hw_112, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_110"/></StgValue>
</operation>

<operation id="1513" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1012  %hw_kernel_stencil_op_111 = load i16* %hw_kernel_stencil_hw_113, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_111"/></StgValue>
</operation>

<operation id="1514" st_id="73" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1013  %p_1530 = mul i16 %hw_input_stencil_op_s, %hw_kernel_stencil_op_104

]]></Node>
<StgValue><ssdm name="p_1530"/></StgValue>
</operation>

<operation id="1515" st_id="73" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1015  %p_1532 = mul i16 %hw_input_stencil_op_2, %hw_kernel_stencil_op_106

]]></Node>
<StgValue><ssdm name="p_1532"/></StgValue>
</operation>

<operation id="1516" st_id="73" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1021  %add_ln596 = add i16 %p_1530, %conv_stencil_op_hcom_13

]]></Node>
<StgValue><ssdm name="add_ln596"/></StgValue>
</operation>

<operation id="1517" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1032  %hw_kernel_stencil_op_113 = load i16* %hw_kernel_stencil_hw_115, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_113"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1518" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:597  %add_ln197_210 = add i8 %sext_ln197_10, 126

]]></Node>
<StgValue><ssdm name="add_ln197_210"/></StgValue>
</operation>

<operation id="1519" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:598  %add_ln197_211 = add i8 %add_ln197_210, %zext_ln4897_5

]]></Node>
<StgValue><ssdm name="add_ln197_211"/></StgValue>
</operation>

<operation id="1520" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="64" op_0_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:599  %zext_ln197_143 = zext i8 %add_ln197_211 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_143"/></StgValue>
</operation>

<operation id="1521" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:600  %hw_kernel_stencil_hw_114 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_143

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_114"/></StgValue>
</operation>

<operation id="1522" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:610  %add_ln197_216 = add i10 %sext_ln197_9, -466

]]></Node>
<StgValue><ssdm name="add_ln197_216"/></StgValue>
</operation>

<operation id="1523" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:611  %add_ln197_217 = add i10 %add_ln197_216, %zext_ln4897_4

]]></Node>
<StgValue><ssdm name="add_ln197_217"/></StgValue>
</operation>

<operation id="1524" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:612  %zext_ln197_146 = zext i10 %add_ln197_217 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_146"/></StgValue>
</operation>

<operation id="1525" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:613  %hw_kernel_stencil_hw_117 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_146

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_117"/></StgValue>
</operation>

<operation id="1526" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1001  %add_ln555_6 = add i16 %add_ln555_3, %add_ln555_5

]]></Node>
<StgValue><ssdm name="add_ln555_6"/></StgValue>
</operation>

<operation id="1527" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1002  %p_1478 = add i16 %add_ln555_2, %add_ln555_6

]]></Node>
<StgValue><ssdm name="p_1478"/></StgValue>
</operation>

<operation id="1528" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1003  store i16 %p_1478, i16* %conv_stencil_conv_st_14, align 2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="1529" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1011  %hw_kernel_stencil_op_110 = load i16* %hw_kernel_stencil_hw_112, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_110"/></StgValue>
</operation>

<operation id="1530" st_id="74" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1014  %p_1531 = mul i16 %hw_input_stencil_op_1, %hw_kernel_stencil_op_105

]]></Node>
<StgValue><ssdm name="p_1531"/></StgValue>
</operation>

<operation id="1531" st_id="74" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1015  %p_1532 = mul i16 %hw_input_stencil_op_2, %hw_kernel_stencil_op_106

]]></Node>
<StgValue><ssdm name="p_1532"/></StgValue>
</operation>

<operation id="1532" st_id="74" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1017  %p_1534 = mul i16 %hw_input_stencil_op_4, %hw_kernel_stencil_op_108

]]></Node>
<StgValue><ssdm name="p_1534"/></StgValue>
</operation>

<operation id="1533" st_id="74" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1020  %p_1537 = mul i16 %hw_input_stencil_op_7, %hw_kernel_stencil_op_111

]]></Node>
<StgValue><ssdm name="p_1537"/></StgValue>
</operation>

<operation id="1534" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1031  %hw_kernel_stencil_op_112 = load i16* %hw_kernel_stencil_hw_114, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_112"/></StgValue>
</operation>

<operation id="1535" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1032  %hw_kernel_stencil_op_113 = load i16* %hw_kernel_stencil_hw_115, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_113"/></StgValue>
</operation>

<operation id="1536" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1034  %hw_kernel_stencil_op_115 = load i16* %hw_kernel_stencil_hw_117, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_115"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1537" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:605  %add_ln197_214 = add i8 %sext_ln197_10, -98

]]></Node>
<StgValue><ssdm name="add_ln197_214"/></StgValue>
</operation>

<operation id="1538" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:606  %add_ln197_215 = add i8 %add_ln197_214, %zext_ln4897_5

]]></Node>
<StgValue><ssdm name="add_ln197_215"/></StgValue>
</operation>

<operation id="1539" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="9" op_0_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:607  %sext_ln197_42 = sext i8 %add_ln197_215 to i9

]]></Node>
<StgValue><ssdm name="sext_ln197_42"/></StgValue>
</operation>

<operation id="1540" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:608  %zext_ln197_145 = zext i9 %sext_ln197_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_145"/></StgValue>
</operation>

<operation id="1541" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:609  %hw_kernel_stencil_hw_116 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_145

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_116"/></StgValue>
</operation>

<operation id="1542" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:618  %add_ln197_220 = add i9 %sext_ln197_11, -178

]]></Node>
<StgValue><ssdm name="add_ln197_220"/></StgValue>
</operation>

<operation id="1543" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:619  %add_ln197_221 = add i9 %add_ln197_220, %zext_ln4897_6

]]></Node>
<StgValue><ssdm name="add_ln197_221"/></StgValue>
</operation>

<operation id="1544" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="10" op_0_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:620  %sext_ln197_43 = sext i9 %add_ln197_221 to i10

]]></Node>
<StgValue><ssdm name="sext_ln197_43"/></StgValue>
</operation>

<operation id="1545" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:621  %zext_ln197_148 = zext i10 %sext_ln197_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_148"/></StgValue>
</operation>

<operation id="1546" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:622  %hw_kernel_stencil_hw_119 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_148

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_119"/></StgValue>
</operation>

<operation id="1547" st_id="75" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1014  %p_1531 = mul i16 %hw_input_stencil_op_1, %hw_kernel_stencil_op_105

]]></Node>
<StgValue><ssdm name="p_1531"/></StgValue>
</operation>

<operation id="1548" st_id="75" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1016  %p_1533 = mul i16 %hw_input_stencil_op_3, %hw_kernel_stencil_op_107

]]></Node>
<StgValue><ssdm name="p_1533"/></StgValue>
</operation>

<operation id="1549" st_id="75" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1017  %p_1534 = mul i16 %hw_input_stencil_op_4, %hw_kernel_stencil_op_108

]]></Node>
<StgValue><ssdm name="p_1534"/></StgValue>
</operation>

<operation id="1550" st_id="75" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1019  %p_1536 = mul i16 %hw_input_stencil_op_6, %hw_kernel_stencil_op_110

]]></Node>
<StgValue><ssdm name="p_1536"/></StgValue>
</operation>

<operation id="1551" st_id="75" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1020  %p_1537 = mul i16 %hw_input_stencil_op_7, %hw_kernel_stencil_op_111

]]></Node>
<StgValue><ssdm name="p_1537"/></StgValue>
</operation>

<operation id="1552" st_id="75" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1022  %add_ln596_1 = add i16 %p_1532, %p_1531

]]></Node>
<StgValue><ssdm name="add_ln596_1"/></StgValue>
</operation>

<operation id="1553" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1031  %hw_kernel_stencil_op_112 = load i16* %hw_kernel_stencil_hw_114, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_112"/></StgValue>
</operation>

<operation id="1554" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1033  %hw_kernel_stencil_op_114 = load i16* %hw_kernel_stencil_hw_116, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_114"/></StgValue>
</operation>

<operation id="1555" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1034  %hw_kernel_stencil_op_115 = load i16* %hw_kernel_stencil_hw_117, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_115"/></StgValue>
</operation>

<operation id="1556" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1036  %hw_kernel_stencil_op_117 = load i16* %hw_kernel_stencil_hw_119, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_117"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1557" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:614  %add_ln197_218 = add i10 %sext_ln197_9, -322

]]></Node>
<StgValue><ssdm name="add_ln197_218"/></StgValue>
</operation>

<operation id="1558" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:615  %add_ln197_219 = add i10 %add_ln197_218, %zext_ln4897_4

]]></Node>
<StgValue><ssdm name="add_ln197_219"/></StgValue>
</operation>

<operation id="1559" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:616  %zext_ln197_147 = zext i10 %add_ln197_219 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_147"/></StgValue>
</operation>

<operation id="1560" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:617  %hw_kernel_stencil_hw_118 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_147

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_118"/></StgValue>
</operation>

<operation id="1561" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:628  %add_ln197_224 = add i11 %sext_ln197_8, -914

]]></Node>
<StgValue><ssdm name="add_ln197_224"/></StgValue>
</operation>

<operation id="1562" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:629  %add_ln197_225 = add i11 %add_ln197_224, %zext_ln4897_3

]]></Node>
<StgValue><ssdm name="add_ln197_225"/></StgValue>
</operation>

<operation id="1563" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:630  %zext_ln197_150 = zext i11 %add_ln197_225 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_150"/></StgValue>
</operation>

<operation id="1564" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:631  %hw_kernel_stencil_hw_121 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_150

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_121"/></StgValue>
</operation>

<operation id="1565" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:663  %add_ln197_240 = add i11 %sext_ln197_8, -905

]]></Node>
<StgValue><ssdm name="add_ln197_240"/></StgValue>
</operation>

<operation id="1566" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:664  %add_ln197_241 = add i11 %add_ln197_240, %zext_ln4897_3

]]></Node>
<StgValue><ssdm name="add_ln197_241"/></StgValue>
</operation>

<operation id="1567" st_id="76" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1016  %p_1533 = mul i16 %hw_input_stencil_op_3, %hw_kernel_stencil_op_107

]]></Node>
<StgValue><ssdm name="p_1533"/></StgValue>
</operation>

<operation id="1568" st_id="76" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1018  %p_1535 = mul i16 %hw_input_stencil_op_5, %hw_kernel_stencil_op_109

]]></Node>
<StgValue><ssdm name="p_1535"/></StgValue>
</operation>

<operation id="1569" st_id="76" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1019  %p_1536 = mul i16 %hw_input_stencil_op_6, %hw_kernel_stencil_op_110

]]></Node>
<StgValue><ssdm name="p_1536"/></StgValue>
</operation>

<operation id="1570" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1023  %add_ln596_2 = add i16 %add_ln596, %add_ln596_1

]]></Node>
<StgValue><ssdm name="add_ln596_2"/></StgValue>
</operation>

<operation id="1571" st_id="76" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1024  %add_ln596_3 = add i16 %p_1534, %p_1533

]]></Node>
<StgValue><ssdm name="add_ln596_3"/></StgValue>
</operation>

<operation id="1572" st_id="76" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1025  %add_ln596_4 = add i16 %p_1537, %p_1536

]]></Node>
<StgValue><ssdm name="add_ln596_4"/></StgValue>
</operation>

<operation id="1573" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1033  %hw_kernel_stencil_op_114 = load i16* %hw_kernel_stencil_hw_116, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_114"/></StgValue>
</operation>

<operation id="1574" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1035  %hw_kernel_stencil_op_116 = load i16* %hw_kernel_stencil_hw_118, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_116"/></StgValue>
</operation>

<operation id="1575" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1036  %hw_kernel_stencil_op_117 = load i16* %hw_kernel_stencil_hw_119, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_117"/></StgValue>
</operation>

<operation id="1576" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1038  %hw_kernel_stencil_op_119 = load i16* %hw_kernel_stencil_hw_121, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_119"/></StgValue>
</operation>

<operation id="1577" st_id="76" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1039  %p_1597 = mul i16 %hw_input_stencil_op_s, %hw_kernel_stencil_op_112

]]></Node>
<StgValue><ssdm name="p_1597"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1578" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="10" op_0_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit:625  %sext_ln197_44 = sext i7 %add_ln197_223 to i10

]]></Node>
<StgValue><ssdm name="sext_ln197_44"/></StgValue>
</operation>

<operation id="1579" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:626  %zext_ln197_149 = zext i10 %sext_ln197_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_149"/></StgValue>
</operation>

<operation id="1580" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:627  %hw_kernel_stencil_hw_120 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_149

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_120"/></StgValue>
</operation>

<operation id="1581" st_id="77" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:636  %add_ln197_228 = add i9 %sext_ln197_11, -233

]]></Node>
<StgValue><ssdm name="add_ln197_228"/></StgValue>
</operation>

<operation id="1582" st_id="77" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:637  %add_ln197_229 = add i9 %add_ln197_228, %zext_ln4897_6

]]></Node>
<StgValue><ssdm name="add_ln197_229"/></StgValue>
</operation>

<operation id="1583" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="64" op_0_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:638  %zext_ln197_152 = zext i9 %add_ln197_229 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_152"/></StgValue>
</operation>

<operation id="1584" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:639  %hw_kernel_stencil_hw_123 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_152

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_123"/></StgValue>
</operation>

<operation id="1585" st_id="77" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:653  %add_ln197_236 = add i9 %sext_ln197_11, -169

]]></Node>
<StgValue><ssdm name="add_ln197_236"/></StgValue>
</operation>

<operation id="1586" st_id="77" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:654  %add_ln197_237 = add i9 %add_ln197_236, %zext_ln4897_6

]]></Node>
<StgValue><ssdm name="add_ln197_237"/></StgValue>
</operation>

<operation id="1587" st_id="77" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1018  %p_1535 = mul i16 %hw_input_stencil_op_5, %hw_kernel_stencil_op_109

]]></Node>
<StgValue><ssdm name="p_1535"/></StgValue>
</operation>

<operation id="1588" st_id="77" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1026  %add_ln596_5 = add i16 %p_1535, %add_ln596_4

]]></Node>
<StgValue><ssdm name="add_ln596_5"/></StgValue>
</operation>

<operation id="1589" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1035  %hw_kernel_stencil_op_116 = load i16* %hw_kernel_stencil_hw_118, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_116"/></StgValue>
</operation>

<operation id="1590" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1037  %hw_kernel_stencil_op_118 = load i16* %hw_kernel_stencil_hw_120, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_118"/></StgValue>
</operation>

<operation id="1591" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1038  %hw_kernel_stencil_op_119 = load i16* %hw_kernel_stencil_hw_121, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_119"/></StgValue>
</operation>

<operation id="1592" st_id="77" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1039  %p_1597 = mul i16 %hw_input_stencil_op_s, %hw_kernel_stencil_op_112

]]></Node>
<StgValue><ssdm name="p_1597"/></StgValue>
</operation>

<operation id="1593" st_id="77" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1041  %p_1599 = mul i16 %hw_input_stencil_op_2, %hw_kernel_stencil_op_114

]]></Node>
<StgValue><ssdm name="p_1599"/></StgValue>
</operation>

<operation id="1594" st_id="77" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1047  %add_ln637 = add i16 %p_1597, %conv_stencil_op_hcom_14

]]></Node>
<StgValue><ssdm name="add_ln637"/></StgValue>
</operation>

<operation id="1595" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1058  %hw_kernel_stencil_op_121 = load i16* %hw_kernel_stencil_hw_123, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_121"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1596" st_id="78" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:632  %add_ln197_226 = add i8 %sext_ln197_10, -121

]]></Node>
<StgValue><ssdm name="add_ln197_226"/></StgValue>
</operation>

<operation id="1597" st_id="78" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:633  %add_ln197_227 = add i8 %add_ln197_226, %zext_ln4897_5

]]></Node>
<StgValue><ssdm name="add_ln197_227"/></StgValue>
</operation>

<operation id="1598" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="64" op_0_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:634  %zext_ln197_151 = zext i8 %add_ln197_227 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_151"/></StgValue>
</operation>

<operation id="1599" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:635  %hw_kernel_stencil_hw_122 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_151

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_122"/></StgValue>
</operation>

<operation id="1600" st_id="78" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:640  %add_ln197_230 = add i8 %sext_ln197_10, -89

]]></Node>
<StgValue><ssdm name="add_ln197_230"/></StgValue>
</operation>

<operation id="1601" st_id="78" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:641  %add_ln197_231 = add i8 %add_ln197_230, %zext_ln4897_5

]]></Node>
<StgValue><ssdm name="add_ln197_231"/></StgValue>
</operation>

<operation id="1602" st_id="78" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:645  %add_ln197_232 = add i10 %sext_ln197_9, -457

]]></Node>
<StgValue><ssdm name="add_ln197_232"/></StgValue>
</operation>

<operation id="1603" st_id="78" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:646  %add_ln197_233 = add i10 %add_ln197_232, %zext_ln4897_4

]]></Node>
<StgValue><ssdm name="add_ln197_233"/></StgValue>
</operation>

<operation id="1604" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:647  %zext_ln197_154 = zext i10 %add_ln197_233 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_154"/></StgValue>
</operation>

<operation id="1605" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:648  %hw_kernel_stencil_hw_125 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_154

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_125"/></StgValue>
</operation>

<operation id="1606" st_id="78" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:649  %add_ln197_234 = add i10 %sext_ln197_9, -313

]]></Node>
<StgValue><ssdm name="add_ln197_234"/></StgValue>
</operation>

<operation id="1607" st_id="78" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:650  %add_ln197_235 = add i10 %add_ln197_234, %zext_ln4897_4

]]></Node>
<StgValue><ssdm name="add_ln197_235"/></StgValue>
</operation>

<operation id="1608" st_id="78" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1027  %add_ln596_6 = add i16 %add_ln596_3, %add_ln596_5

]]></Node>
<StgValue><ssdm name="add_ln596_6"/></StgValue>
</operation>

<operation id="1609" st_id="78" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1028  %p_1545 = add i16 %add_ln596_2, %add_ln596_6

]]></Node>
<StgValue><ssdm name="p_1545"/></StgValue>
</operation>

<operation id="1610" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1029  store i16 %p_1545, i16* %conv_stencil_conv_st_15, align 2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="1611" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1037  %hw_kernel_stencil_op_118 = load i16* %hw_kernel_stencil_hw_120, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_118"/></StgValue>
</operation>

<operation id="1612" st_id="78" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1040  %p_1598 = mul i16 %hw_input_stencil_op_1, %hw_kernel_stencil_op_113

]]></Node>
<StgValue><ssdm name="p_1598"/></StgValue>
</operation>

<operation id="1613" st_id="78" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1041  %p_1599 = mul i16 %hw_input_stencil_op_2, %hw_kernel_stencil_op_114

]]></Node>
<StgValue><ssdm name="p_1599"/></StgValue>
</operation>

<operation id="1614" st_id="78" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1043  %p_1601 = mul i16 %hw_input_stencil_op_4, %hw_kernel_stencil_op_116

]]></Node>
<StgValue><ssdm name="p_1601"/></StgValue>
</operation>

<operation id="1615" st_id="78" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1046  %p_1604 = mul i16 %hw_input_stencil_op_7, %hw_kernel_stencil_op_119

]]></Node>
<StgValue><ssdm name="p_1604"/></StgValue>
</operation>

<operation id="1616" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1057  %hw_kernel_stencil_op_120 = load i16* %hw_kernel_stencil_hw_122, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_120"/></StgValue>
</operation>

<operation id="1617" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1058  %hw_kernel_stencil_op_121 = load i16* %hw_kernel_stencil_hw_123, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_121"/></StgValue>
</operation>

<operation id="1618" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1060  %hw_kernel_stencil_op_123 = load i16* %hw_kernel_stencil_hw_125, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_123"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1619" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="9" op_0_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit:642  %sext_ln197_45 = sext i8 %add_ln197_231 to i9

]]></Node>
<StgValue><ssdm name="sext_ln197_45"/></StgValue>
</operation>

<operation id="1620" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:643  %zext_ln197_153 = zext i9 %sext_ln197_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_153"/></StgValue>
</operation>

<operation id="1621" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:644  %hw_kernel_stencil_hw_124 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_153

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_124"/></StgValue>
</operation>

<operation id="1622" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="10" op_0_bw="9">
<![CDATA[
set_at<0, 16, 16>.exit:655  %sext_ln197_46 = sext i9 %add_ln197_237 to i10

]]></Node>
<StgValue><ssdm name="sext_ln197_46"/></StgValue>
</operation>

<operation id="1623" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:656  %zext_ln197_156 = zext i10 %sext_ln197_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_156"/></StgValue>
</operation>

<operation id="1624" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:657  %hw_kernel_stencil_hw_127 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_156

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_127"/></StgValue>
</operation>

<operation id="1625" st_id="79" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1040  %p_1598 = mul i16 %hw_input_stencil_op_1, %hw_kernel_stencil_op_113

]]></Node>
<StgValue><ssdm name="p_1598"/></StgValue>
</operation>

<operation id="1626" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1042  %p_1600 = mul i16 %hw_input_stencil_op_3, %hw_kernel_stencil_op_115

]]></Node>
<StgValue><ssdm name="p_1600"/></StgValue>
</operation>

<operation id="1627" st_id="79" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1043  %p_1601 = mul i16 %hw_input_stencil_op_4, %hw_kernel_stencil_op_116

]]></Node>
<StgValue><ssdm name="p_1601"/></StgValue>
</operation>

<operation id="1628" st_id="79" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1045  %p_1603 = mul i16 %hw_input_stencil_op_6, %hw_kernel_stencil_op_118

]]></Node>
<StgValue><ssdm name="p_1603"/></StgValue>
</operation>

<operation id="1629" st_id="79" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1046  %p_1604 = mul i16 %hw_input_stencil_op_7, %hw_kernel_stencil_op_119

]]></Node>
<StgValue><ssdm name="p_1604"/></StgValue>
</operation>

<operation id="1630" st_id="79" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1048  %add_ln637_1 = add i16 %p_1599, %p_1598

]]></Node>
<StgValue><ssdm name="add_ln637_1"/></StgValue>
</operation>

<operation id="1631" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1057  %hw_kernel_stencil_op_120 = load i16* %hw_kernel_stencil_hw_122, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_120"/></StgValue>
</operation>

<operation id="1632" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1059  %hw_kernel_stencil_op_122 = load i16* %hw_kernel_stencil_hw_124, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_122"/></StgValue>
</operation>

<operation id="1633" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1060  %hw_kernel_stencil_op_123 = load i16* %hw_kernel_stencil_hw_125, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_123"/></StgValue>
</operation>

<operation id="1634" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1062  %hw_kernel_stencil_op_125 = load i16* %hw_kernel_stencil_hw_127, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_125"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1635" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:651  %zext_ln197_155 = zext i10 %add_ln197_235 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_155"/></StgValue>
</operation>

<operation id="1636" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:652  %hw_kernel_stencil_hw_126 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_155

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_126"/></StgValue>
</operation>

<operation id="1637" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:665  %zext_ln197_158 = zext i11 %add_ln197_241 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_158"/></StgValue>
</operation>

<operation id="1638" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:666  %hw_kernel_stencil_hw_129 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_158

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_129"/></StgValue>
</operation>

<operation id="1639" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1042  %p_1600 = mul i16 %hw_input_stencil_op_3, %hw_kernel_stencil_op_115

]]></Node>
<StgValue><ssdm name="p_1600"/></StgValue>
</operation>

<operation id="1640" st_id="80" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1044  %p_1602 = mul i16 %hw_input_stencil_op_5, %hw_kernel_stencil_op_117

]]></Node>
<StgValue><ssdm name="p_1602"/></StgValue>
</operation>

<operation id="1641" st_id="80" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1045  %p_1603 = mul i16 %hw_input_stencil_op_6, %hw_kernel_stencil_op_118

]]></Node>
<StgValue><ssdm name="p_1603"/></StgValue>
</operation>

<operation id="1642" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1049  %add_ln637_2 = add i16 %add_ln637, %add_ln637_1

]]></Node>
<StgValue><ssdm name="add_ln637_2"/></StgValue>
</operation>

<operation id="1643" st_id="80" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1050  %add_ln637_3 = add i16 %p_1601, %p_1600

]]></Node>
<StgValue><ssdm name="add_ln637_3"/></StgValue>
</operation>

<operation id="1644" st_id="80" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1051  %add_ln637_4 = add i16 %p_1604, %p_1603

]]></Node>
<StgValue><ssdm name="add_ln637_4"/></StgValue>
</operation>

<operation id="1645" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1059  %hw_kernel_stencil_op_122 = load i16* %hw_kernel_stencil_hw_124, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_122"/></StgValue>
</operation>

<operation id="1646" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1061  %hw_kernel_stencil_op_124 = load i16* %hw_kernel_stencil_hw_126, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_124"/></StgValue>
</operation>

<operation id="1647" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1062  %hw_kernel_stencil_op_125 = load i16* %hw_kernel_stencil_hw_127, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_125"/></StgValue>
</operation>

<operation id="1648" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1064  %hw_kernel_stencil_op_127 = load i16* %hw_kernel_stencil_hw_129, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_127"/></StgValue>
</operation>

<operation id="1649" st_id="80" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1065  %p_1664 = mul i16 %hw_input_stencil_op_s, %hw_kernel_stencil_op_120

]]></Node>
<StgValue><ssdm name="p_1664"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1650" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="10" op_0_bw="6">
<![CDATA[
set_at<0, 16, 16>.exit:660  %sext_ln197_47 = sext i6 %add_ln197_239 to i10

]]></Node>
<StgValue><ssdm name="sext_ln197_47"/></StgValue>
</operation>

<operation id="1651" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="64" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit:661  %zext_ln197_157 = zext i10 %sext_ln197_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_157"/></StgValue>
</operation>

<operation id="1652" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit:662  %hw_kernel_stencil_hw_128 = getelementptr [1152 x i16]* %hw_kernel_stencil_hw, i64 0, i64 %zext_ln197_157

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_hw_128"/></StgValue>
</operation>

<operation id="1653" st_id="81" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1044  %p_1602 = mul i16 %hw_input_stencil_op_5, %hw_kernel_stencil_op_117

]]></Node>
<StgValue><ssdm name="p_1602"/></StgValue>
</operation>

<operation id="1654" st_id="81" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1052  %add_ln637_5 = add i16 %p_1602, %add_ln637_4

]]></Node>
<StgValue><ssdm name="add_ln637_5"/></StgValue>
</operation>

<operation id="1655" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1061  %hw_kernel_stencil_op_124 = load i16* %hw_kernel_stencil_hw_126, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_124"/></StgValue>
</operation>

<operation id="1656" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1063  %hw_kernel_stencil_op_126 = load i16* %hw_kernel_stencil_hw_128, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_126"/></StgValue>
</operation>

<operation id="1657" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1064  %hw_kernel_stencil_op_127 = load i16* %hw_kernel_stencil_hw_129, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_127"/></StgValue>
</operation>

<operation id="1658" st_id="81" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1065  %p_1664 = mul i16 %hw_input_stencil_op_s, %hw_kernel_stencil_op_120

]]></Node>
<StgValue><ssdm name="p_1664"/></StgValue>
</operation>

<operation id="1659" st_id="81" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1067  %p_1666 = mul i16 %hw_input_stencil_op_2, %hw_kernel_stencil_op_122

]]></Node>
<StgValue><ssdm name="p_1666"/></StgValue>
</operation>

<operation id="1660" st_id="81" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1073  %add_ln678 = add i16 %p_1664, %conv_stencil_op_hcom_15

]]></Node>
<StgValue><ssdm name="add_ln678"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1661" st_id="82" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1053  %add_ln637_6 = add i16 %add_ln637_3, %add_ln637_5

]]></Node>
<StgValue><ssdm name="add_ln637_6"/></StgValue>
</operation>

<operation id="1662" st_id="82" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1054  %p_1612 = add i16 %add_ln637_2, %add_ln637_6

]]></Node>
<StgValue><ssdm name="p_1612"/></StgValue>
</operation>

<operation id="1663" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1055  store i16 %p_1612, i16* %conv_stencil_conv_st_16, align 2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="1664" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="16" op_0_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit:1063  %hw_kernel_stencil_op_126 = load i16* %hw_kernel_stencil_hw_128, align 2

]]></Node>
<StgValue><ssdm name="hw_kernel_stencil_op_126"/></StgValue>
</operation>

<operation id="1665" st_id="82" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1066  %p_1665 = mul i16 %hw_input_stencil_op_1, %hw_kernel_stencil_op_121

]]></Node>
<StgValue><ssdm name="p_1665"/></StgValue>
</operation>

<operation id="1666" st_id="82" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1067  %p_1666 = mul i16 %hw_input_stencil_op_2, %hw_kernel_stencil_op_122

]]></Node>
<StgValue><ssdm name="p_1666"/></StgValue>
</operation>

<operation id="1667" st_id="82" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1069  %p_1668 = mul i16 %hw_input_stencil_op_4, %hw_kernel_stencil_op_124

]]></Node>
<StgValue><ssdm name="p_1668"/></StgValue>
</operation>

<operation id="1668" st_id="82" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1072  %p_1671 = mul i16 %hw_input_stencil_op_7, %hw_kernel_stencil_op_127

]]></Node>
<StgValue><ssdm name="p_1671"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1669" st_id="83" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1066  %p_1665 = mul i16 %hw_input_stencil_op_1, %hw_kernel_stencil_op_121

]]></Node>
<StgValue><ssdm name="p_1665"/></StgValue>
</operation>

<operation id="1670" st_id="83" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1068  %p_1667 = mul i16 %hw_input_stencil_op_3, %hw_kernel_stencil_op_123

]]></Node>
<StgValue><ssdm name="p_1667"/></StgValue>
</operation>

<operation id="1671" st_id="83" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1069  %p_1668 = mul i16 %hw_input_stencil_op_4, %hw_kernel_stencil_op_124

]]></Node>
<StgValue><ssdm name="p_1668"/></StgValue>
</operation>

<operation id="1672" st_id="83" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1071  %p_1670 = mul i16 %hw_input_stencil_op_6, %hw_kernel_stencil_op_126

]]></Node>
<StgValue><ssdm name="p_1670"/></StgValue>
</operation>

<operation id="1673" st_id="83" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1072  %p_1671 = mul i16 %hw_input_stencil_op_7, %hw_kernel_stencil_op_127

]]></Node>
<StgValue><ssdm name="p_1671"/></StgValue>
</operation>

<operation id="1674" st_id="83" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1074  %add_ln678_1 = add i16 %p_1666, %p_1665

]]></Node>
<StgValue><ssdm name="add_ln678_1"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1675" st_id="84" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1068  %p_1667 = mul i16 %hw_input_stencil_op_3, %hw_kernel_stencil_op_123

]]></Node>
<StgValue><ssdm name="p_1667"/></StgValue>
</operation>

<operation id="1676" st_id="84" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1070  %p_1669 = mul i16 %hw_input_stencil_op_5, %hw_kernel_stencil_op_125

]]></Node>
<StgValue><ssdm name="p_1669"/></StgValue>
</operation>

<operation id="1677" st_id="84" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1071  %p_1670 = mul i16 %hw_input_stencil_op_6, %hw_kernel_stencil_op_126

]]></Node>
<StgValue><ssdm name="p_1670"/></StgValue>
</operation>

<operation id="1678" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1075  %add_ln678_2 = add i16 %add_ln678, %add_ln678_1

]]></Node>
<StgValue><ssdm name="add_ln678_2"/></StgValue>
</operation>

<operation id="1679" st_id="84" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1076  %add_ln678_3 = add i16 %p_1668, %p_1667

]]></Node>
<StgValue><ssdm name="add_ln678_3"/></StgValue>
</operation>

<operation id="1680" st_id="84" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1077  %add_ln678_4 = add i16 %p_1671, %p_1670

]]></Node>
<StgValue><ssdm name="add_ln678_4"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1681" st_id="85" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1070  %p_1669 = mul i16 %hw_input_stencil_op_5, %hw_kernel_stencil_op_125

]]></Node>
<StgValue><ssdm name="p_1669"/></StgValue>
</operation>

<operation id="1682" st_id="85" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1078  %add_ln678_5 = add i16 %p_1669, %add_ln678_4

]]></Node>
<StgValue><ssdm name="add_ln678_5"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1683" st_id="86" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1079  %add_ln678_6 = add i16 %add_ln678_3, %add_ln678_5

]]></Node>
<StgValue><ssdm name="add_ln678_6"/></StgValue>
</operation>

<operation id="1684" st_id="86" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1080  %p_1679 = add i16 %add_ln678_2, %add_ln678_6

]]></Node>
<StgValue><ssdm name="p_1679"/></StgValue>
</operation>

<operation id="1685" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="0" op_0_bw="16" op_1_bw="14" op_2_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit:1081  store i16 %p_1679, i16* %conv_stencil_conv_st_17, align 2

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="1686" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="0" op_0_bw="0">
<![CDATA[
set_at<0, 16, 16>.exit:1082  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln4897"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1687" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader2:0  %hw_output_s0_w_assig = phi i5 [ %c3_4, %.preheader2.loopexit ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="hw_output_s0_w_assig"/></StgValue>
</operation>

<operation id="1688" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2:1  %icmp_ln4915 = icmp eq i5 %hw_output_s0_w_assig, -16

]]></Node>
<StgValue><ssdm name="icmp_ln4915"/></StgValue>
</operation>

<operation id="1689" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="1690" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2:3  %c3_4 = add i5 %hw_output_s0_w_assig, 1

]]></Node>
<StgValue><ssdm name="c3_4"/></StgValue>
</operation>

<operation id="1691" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %icmp_ln4915, label %0, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln4915"/></StgValue>
</operation>

<operation id="1692" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4915" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="15" op_0_bw="5">
<![CDATA[
.preheader1.preheader:0  %zext_ln4916 = zext i5 %hw_output_s0_w_assig to i15

]]></Node>
<StgValue><ssdm name="zext_ln4916"/></StgValue>
</operation>

<operation id="1693" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4915" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:1  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln4916"/></StgValue>
</operation>

<operation id="1694" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4915" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln4924"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1695" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader1:0  %hw_output_s0_y_yi_as = phi i5 [ 0, %.preheader1.preheader ], [ %c5_4, %.preheader1.loopexit ]

]]></Node>
<StgValue><ssdm name="hw_output_s0_y_yi_as"/></StgValue>
</operation>

<operation id="1696" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1:1  %icmp_ln4916 = icmp eq i5 %hw_output_s0_y_yi_as, -4

]]></Node>
<StgValue><ssdm name="icmp_ln4916"/></StgValue>
</operation>

<operation id="1697" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="1698" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1:3  %c5_4 = add i5 %hw_output_s0_y_yi_as, 1

]]></Node>
<StgValue><ssdm name="c5_4"/></StgValue>
</operation>

<operation id="1699" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln4916, label %.preheader2.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln4916"/></StgValue>
</operation>

<operation id="1700" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4916" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="11" op_0_bw="5">
<![CDATA[
.preheader.preheader:0  %zext_ln197_17 = zext i5 %hw_output_s0_y_yi_as to i11

]]></Node>
<StgValue><ssdm name="zext_ln197_17"/></StgValue>
</operation>

<operation id="1701" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4916" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln4917"/></StgValue>
</operation>

<operation id="1702" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4916" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.loopexit:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1703" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:0  %hw_output_s0_x_xi_as = phi i5 [ %c7_5, %"set_at<0, 16, 16>.exit5276.preheader" ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="hw_output_s0_x_xi_as"/></StgValue>
</operation>

<operation id="1704" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %icmp_ln4917 = icmp eq i5 %hw_output_s0_x_xi_as, -4

]]></Node>
<StgValue><ssdm name="icmp_ln4917"/></StgValue>
</operation>

<operation id="1705" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="1706" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %c7_5 = add i5 %hw_output_s0_x_xi_as, 1

]]></Node>
<StgValue><ssdm name="c7_5"/></StgValue>
</operation>

<operation id="1707" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln4917, label %.preheader1.loopexit, label %"set_at<0, 16, 16>.exit5276.preheader"

]]></Node>
<StgValue><ssdm name="br_ln4917"/></StgValue>
</operation>

<operation id="1708" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4917" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
set_at<0, 16, 16>.exit5276.preheader:0  %tmp_7 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %hw_output_s0_x_xi_as, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1709" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4917" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="11" op_0_bw="10">
<![CDATA[
set_at<0, 16, 16>.exit5276.preheader:1  %zext_ln197_18 = zext i10 %tmp_7 to i11

]]></Node>
<StgValue><ssdm name="zext_ln197_18"/></StgValue>
</operation>

<operation id="1710" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4917" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
set_at<0, 16, 16>.exit5276.preheader:2  %tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %hw_output_s0_x_xi_as, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1711" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4917" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="11" op_0_bw="7">
<![CDATA[
set_at<0, 16, 16>.exit5276.preheader:3  %zext_ln197_19 = zext i7 %tmp_10 to i11

]]></Node>
<StgValue><ssdm name="zext_ln197_19"/></StgValue>
</operation>

<operation id="1712" st_id="89" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4917" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit5276.preheader:4  %sub_ln197_1 = sub i11 %zext_ln197_18, %zext_ln197_19

]]></Node>
<StgValue><ssdm name="sub_ln197_1"/></StgValue>
</operation>

<operation id="1713" st_id="89" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4917" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
set_at<0, 16, 16>.exit5276.preheader:5  %add_ln197_1 = add i11 %zext_ln197_17, %sub_ln197_1

]]></Node>
<StgValue><ssdm name="add_ln197_1"/></StgValue>
</operation>

<operation id="1714" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4917" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
set_at<0, 16, 16>.exit5276.preheader:6  %tmp_18_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %add_ln197_1, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_18_cast"/></StgValue>
</operation>

<operation id="1715" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4917" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
set_at<0, 16, 16>.exit5276.preheader:7  %add_ln197_2 = add i15 %zext_ln4916, %tmp_18_cast

]]></Node>
<StgValue><ssdm name="add_ln197_2"/></StgValue>
</operation>

<operation id="1716" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4917" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1717" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="64" op_0_bw="15">
<![CDATA[
set_at<0, 16, 16>.exit5276.preheader:8  %zext_ln197_20 = zext i15 %add_ln197_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln197_20"/></StgValue>
</operation>

<operation id="1718" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
set_at<0, 16, 16>.exit5276.preheader:9  %conv_stencil_conv_st_18 = getelementptr [12544 x i16]* %conv_stencil_conv_st, i64 0, i64 %zext_ln197_20

]]></Node>
<StgValue><ssdm name="conv_stencil_conv_st_18"/></StgValue>
</operation>

<operation id="1719" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="16" op_0_bw="14">
<![CDATA[
set_at<0, 16, 16>.exit5276.preheader:10  %conv_stencil_op_hcom_16 = load i16* %conv_stencil_conv_st_18, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_16"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1720" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="16" op_0_bw="14">
<![CDATA[
set_at<0, 16, 16>.exit5276.preheader:10  %conv_stencil_op_hcom_16 = load i16* %conv_stencil_conv_st_18, align 2

]]></Node>
<StgValue><ssdm name="conv_stencil_op_hcom_16"/></StgValue>
</operation>

<operation id="1721" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="8" op_0_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit5276.preheader:11  %p_1731 = trunc i16 %conv_stencil_op_hcom_16 to i8

]]></Node>
<StgValue><ssdm name="p_1731"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1722" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="16" op_0_bw="8">
<![CDATA[
set_at<0, 16, 16>.exit5276.preheader:12  %tmp_val_V_2 = zext i8 %p_1731 to i16

]]></Node>
<StgValue><ssdm name="tmp_val_V_2"/></StgValue>
</operation>

<operation id="1723" st_id="92" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
set_at<0, 16, 16>.exit5276.preheader:13  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %hw_output_stencil_values_V_val_V, i16 %tmp_val_V_2)

]]></Node>
<StgValue><ssdm name="write_ln373"/></StgValue>
</operation>

<operation id="1724" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="0">
<![CDATA[
set_at<0, 16, 16>.exit5276.preheader:14  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln4917"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
