{"ast":null,"code":"/*\nLanguage: Verilog\nAuthor: Jon Evans <jon@craftyjon.com>\nContributors: Boone Severson <boone.severson@gmail.com>\nDescription: Verilog is a hardware description language used in electronic design automation to describe digital and mixed-signal systems. This highlighter supports Verilog and SystemVerilog through IEEE 1800-2012.\nWebsite: http://www.verilog.com\n*/\nfunction verilog(hljs) {\n  const regex = hljs.regex;\n  const KEYWORDS = {\n    $pattern: /\\$?[\\w]+(\\$[\\w]+)*/,\n    keyword: [\"accept_on\", \"alias\", \"always\", \"always_comb\", \"always_ff\", \"always_latch\", \"and\", \"assert\", \"assign\", \"assume\", \"automatic\", \"before\", \"begin\", \"bind\", \"bins\", \"binsof\", \"bit\", \"break\", \"buf|0\", \"bufif0\", \"bufif1\", \"byte\", \"case\", \"casex\", \"casez\", \"cell\", \"chandle\", \"checker\", \"class\", \"clocking\", \"cmos\", \"config\", \"const\", \"constraint\", \"context\", \"continue\", \"cover\", \"covergroup\", \"coverpoint\", \"cross\", \"deassign\", \"default\", \"defparam\", \"design\", \"disable\", \"dist\", \"do\", \"edge\", \"else\", \"end\", \"endcase\", \"endchecker\", \"endclass\", \"endclocking\", \"endconfig\", \"endfunction\", \"endgenerate\", \"endgroup\", \"endinterface\", \"endmodule\", \"endpackage\", \"endprimitive\", \"endprogram\", \"endproperty\", \"endspecify\", \"endsequence\", \"endtable\", \"endtask\", \"enum\", \"event\", \"eventually\", \"expect\", \"export\", \"extends\", \"extern\", \"final\", \"first_match\", \"for\", \"force\", \"foreach\", \"forever\", \"fork\", \"forkjoin\", \"function\", \"generate|5\", \"genvar\", \"global\", \"highz0\", \"highz1\", \"if\", \"iff\", \"ifnone\", \"ignore_bins\", \"illegal_bins\", \"implements\", \"implies\", \"import\", \"incdir\", \"include\", \"initial\", \"inout\", \"input\", \"inside\", \"instance\", \"int\", \"integer\", \"interconnect\", \"interface\", \"intersect\", \"join\", \"join_any\", \"join_none\", \"large\", \"let\", \"liblist\", \"library\", \"local\", \"localparam\", \"logic\", \"longint\", \"macromodule\", \"matches\", \"medium\", \"modport\", \"module\", \"nand\", \"negedge\", \"nettype\", \"new\", \"nexttime\", \"nmos\", \"nor\", \"noshowcancelled\", \"not\", \"notif0\", \"notif1\", \"or\", \"output\", \"package\", \"packed\", \"parameter\", \"pmos\", \"posedge\", \"primitive\", \"priority\", \"program\", \"property\", \"protected\", \"pull0\", \"pull1\", \"pulldown\", \"pullup\", \"pulsestyle_ondetect\", \"pulsestyle_onevent\", \"pure\", \"rand\", \"randc\", \"randcase\", \"randsequence\", \"rcmos\", \"real\", \"realtime\", \"ref\", \"reg\", \"reject_on\", \"release\", \"repeat\", \"restrict\", \"return\", \"rnmos\", \"rpmos\", \"rtran\", \"rtranif0\", \"rtranif1\", \"s_always\", \"s_eventually\", \"s_nexttime\", \"s_until\", \"s_until_with\", \"scalared\", \"sequence\", \"shortint\", \"shortreal\", \"showcancelled\", \"signed\", \"small\", \"soft\", \"solve\", \"specify\", \"specparam\", \"static\", \"string\", \"strong\", \"strong0\", \"strong1\", \"struct\", \"super\", \"supply0\", \"supply1\", \"sync_accept_on\", \"sync_reject_on\", \"table\", \"tagged\", \"task\", \"this\", \"throughout\", \"time\", \"timeprecision\", \"timeunit\", \"tran\", \"tranif0\", \"tranif1\", \"tri\", \"tri0\", \"tri1\", \"triand\", \"trior\", \"trireg\", \"type\", \"typedef\", \"union\", \"unique\", \"unique0\", \"unsigned\", \"until\", \"until_with\", \"untyped\", \"use\", \"uwire\", \"var\", \"vectored\", \"virtual\", \"void\", \"wait\", \"wait_order\", \"wand\", \"weak\", \"weak0\", \"weak1\", \"while\", \"wildcard\", \"wire\", \"with\", \"within\", \"wor\", \"xnor\", \"xor\"],\n    literal: ['null'],\n    built_in: [\"$finish\", \"$stop\", \"$exit\", \"$fatal\", \"$error\", \"$warning\", \"$info\", \"$realtime\", \"$time\", \"$printtimescale\", \"$bitstoreal\", \"$bitstoshortreal\", \"$itor\", \"$signed\", \"$cast\", \"$bits\", \"$stime\", \"$timeformat\", \"$realtobits\", \"$shortrealtobits\", \"$rtoi\", \"$unsigned\", \"$asserton\", \"$assertkill\", \"$assertpasson\", \"$assertfailon\", \"$assertnonvacuouson\", \"$assertoff\", \"$assertcontrol\", \"$assertpassoff\", \"$assertfailoff\", \"$assertvacuousoff\", \"$isunbounded\", \"$sampled\", \"$fell\", \"$changed\", \"$past_gclk\", \"$fell_gclk\", \"$changed_gclk\", \"$rising_gclk\", \"$steady_gclk\", \"$coverage_control\", \"$coverage_get\", \"$coverage_save\", \"$set_coverage_db_name\", \"$rose\", \"$stable\", \"$past\", \"$rose_gclk\", \"$stable_gclk\", \"$future_gclk\", \"$falling_gclk\", \"$changing_gclk\", \"$display\", \"$coverage_get_max\", \"$coverage_merge\", \"$get_coverage\", \"$load_coverage_db\", \"$typename\", \"$unpacked_dimensions\", \"$left\", \"$low\", \"$increment\", \"$clog2\", \"$ln\", \"$log10\", \"$exp\", \"$sqrt\", \"$pow\", \"$floor\", \"$ceil\", \"$sin\", \"$cos\", \"$tan\", \"$countbits\", \"$onehot\", \"$isunknown\", \"$fatal\", \"$warning\", \"$dimensions\", \"$right\", \"$high\", \"$size\", \"$asin\", \"$acos\", \"$atan\", \"$atan2\", \"$hypot\", \"$sinh\", \"$cosh\", \"$tanh\", \"$asinh\", \"$acosh\", \"$atanh\", \"$countones\", \"$onehot0\", \"$error\", \"$info\", \"$random\", \"$dist_chi_square\", \"$dist_erlang\", \"$dist_exponential\", \"$dist_normal\", \"$dist_poisson\", \"$dist_t\", \"$dist_uniform\", \"$q_initialize\", \"$q_remove\", \"$q_exam\", \"$async$and$array\", \"$async$nand$array\", \"$async$or$array\", \"$async$nor$array\", \"$sync$and$array\", \"$sync$nand$array\", \"$sync$or$array\", \"$sync$nor$array\", \"$q_add\", \"$q_full\", \"$psprintf\", \"$async$and$plane\", \"$async$nand$plane\", \"$async$or$plane\", \"$async$nor$plane\", \"$sync$and$plane\", \"$sync$nand$plane\", \"$sync$or$plane\", \"$sync$nor$plane\", \"$system\", \"$display\", \"$displayb\", \"$displayh\", \"$displayo\", \"$strobe\", \"$strobeb\", \"$strobeh\", \"$strobeo\", \"$write\", \"$readmemb\", \"$readmemh\", \"$writememh\", \"$value$plusargs\", \"$dumpvars\", \"$dumpon\", \"$dumplimit\", \"$dumpports\", \"$dumpportson\", \"$dumpportslimit\", \"$writeb\", \"$writeh\", \"$writeo\", \"$monitor\", \"$monitorb\", \"$monitorh\", \"$monitoro\", \"$writememb\", \"$dumpfile\", \"$dumpoff\", \"$dumpall\", \"$dumpflush\", \"$dumpportsoff\", \"$dumpportsall\", \"$dumpportsflush\", \"$fclose\", \"$fdisplay\", \"$fdisplayb\", \"$fdisplayh\", \"$fdisplayo\", \"$fstrobe\", \"$fstrobeb\", \"$fstrobeh\", \"$fstrobeo\", \"$swrite\", \"$swriteb\", \"$swriteh\", \"$swriteo\", \"$fscanf\", \"$fread\", \"$fseek\", \"$fflush\", \"$feof\", \"$fopen\", \"$fwrite\", \"$fwriteb\", \"$fwriteh\", \"$fwriteo\", \"$fmonitor\", \"$fmonitorb\", \"$fmonitorh\", \"$fmonitoro\", \"$sformat\", \"$sformatf\", \"$fgetc\", \"$ungetc\", \"$fgets\", \"$sscanf\", \"$rewind\", \"$ftell\", \"$ferror\"]\n  };\n  const BUILT_IN_CONSTANTS = [\"__FILE__\", \"__LINE__\"];\n  const DIRECTIVES = [\"begin_keywords\", \"celldefine\", \"default_nettype\", \"default_decay_time\", \"default_trireg_strength\", \"define\", \"delay_mode_distributed\", \"delay_mode_path\", \"delay_mode_unit\", \"delay_mode_zero\", \"else\", \"elsif\", \"end_keywords\", \"endcelldefine\", \"endif\", \"ifdef\", \"ifndef\", \"include\", \"line\", \"nounconnected_drive\", \"pragma\", \"resetall\", \"timescale\", \"unconnected_drive\", \"undef\", \"undefineall\"];\n  return {\n    name: 'Verilog',\n    aliases: ['v', 'sv', 'svh'],\n    case_insensitive: false,\n    keywords: KEYWORDS,\n    contains: [hljs.C_BLOCK_COMMENT_MODE, hljs.C_LINE_COMMENT_MODE, hljs.QUOTE_STRING_MODE, {\n      scope: 'number',\n      contains: [hljs.BACKSLASH_ESCAPE],\n      variants: [{\n        begin: /\\b((\\d+'([bhodBHOD]))[0-9xzXZa-fA-F_]+)/\n      }, {\n        begin: /\\B(('([bhodBHOD]))[0-9xzXZa-fA-F_]+)/\n      }, {\n        // decimal\n        begin: /\\b[0-9][0-9_]*/,\n        relevance: 0\n      }]\n    },\n    /* parameters to instances */\n    {\n      scope: 'variable',\n      variants: [{\n        begin: '#\\\\((?!parameter).+\\\\)'\n      }, {\n        begin: '\\\\.\\\\w+',\n        relevance: 0\n      }]\n    }, {\n      scope: 'variable.constant',\n      match: regex.concat(/`/, regex.either(...BUILT_IN_CONSTANTS))\n    }, {\n      scope: 'meta',\n      begin: regex.concat(/`/, regex.either(...DIRECTIVES)),\n      end: /$|\\/\\/|\\/\\*/,\n      returnEnd: true,\n      keywords: DIRECTIVES\n    }]\n  };\n}\n\nmodule.exports = verilog;","map":{"version":3,"sources":["C:/xampp/htdocs/Full-Stack/NodeJS/foro-angular/node_modules/highlight.js/lib/languages/verilog.js"],"names":["verilog","hljs","regex","KEYWORDS","$pattern","keyword","literal","built_in","BUILT_IN_CONSTANTS","DIRECTIVES","name","aliases","case_insensitive","keywords","contains","C_BLOCK_COMMENT_MODE","C_LINE_COMMENT_MODE","QUOTE_STRING_MODE","scope","BACKSLASH_ESCAPE","variants","begin","relevance","match","concat","either","end","returnEnd","module","exports"],"mappings":"AAAA;AACA;AACA;AACA;AACA;AACA;AACA;AAEA,SAASA,OAAT,CAAiBC,IAAjB,EAAuB;AACrB,QAAMC,KAAK,GAAGD,IAAI,CAACC,KAAnB;AACA,QAAMC,QAAQ,GAAG;AACfC,IAAAA,QAAQ,EAAE,oBADK;AAEfC,IAAAA,OAAO,EAAE,CACP,WADO,EAEP,OAFO,EAGP,QAHO,EAIP,aAJO,EAKP,WALO,EAMP,cANO,EAOP,KAPO,EAQP,QARO,EASP,QATO,EAUP,QAVO,EAWP,WAXO,EAYP,QAZO,EAaP,OAbO,EAcP,MAdO,EAeP,MAfO,EAgBP,QAhBO,EAiBP,KAjBO,EAkBP,OAlBO,EAmBP,OAnBO,EAoBP,QApBO,EAqBP,QArBO,EAsBP,MAtBO,EAuBP,MAvBO,EAwBP,OAxBO,EAyBP,OAzBO,EA0BP,MA1BO,EA2BP,SA3BO,EA4BP,SA5BO,EA6BP,OA7BO,EA8BP,UA9BO,EA+BP,MA/BO,EAgCP,QAhCO,EAiCP,OAjCO,EAkCP,YAlCO,EAmCP,SAnCO,EAoCP,UApCO,EAqCP,OArCO,EAsCP,YAtCO,EAuCP,YAvCO,EAwCP,OAxCO,EAyCP,UAzCO,EA0CP,SA1CO,EA2CP,UA3CO,EA4CP,QA5CO,EA6CP,SA7CO,EA8CP,MA9CO,EA+CP,IA/CO,EAgDP,MAhDO,EAiDP,MAjDO,EAkDP,KAlDO,EAmDP,SAnDO,EAoDP,YApDO,EAqDP,UArDO,EAsDP,aAtDO,EAuDP,WAvDO,EAwDP,aAxDO,EAyDP,aAzDO,EA0DP,UA1DO,EA2DP,cA3DO,EA4DP,WA5DO,EA6DP,YA7DO,EA8DP,cA9DO,EA+DP,YA/DO,EAgEP,aAhEO,EAiEP,YAjEO,EAkEP,aAlEO,EAmEP,UAnEO,EAoEP,SApEO,EAqEP,MArEO,EAsEP,OAtEO,EAuEP,YAvEO,EAwEP,QAxEO,EAyEP,QAzEO,EA0EP,SA1EO,EA2EP,QA3EO,EA4EP,OA5EO,EA6EP,aA7EO,EA8EP,KA9EO,EA+EP,OA/EO,EAgFP,SAhFO,EAiFP,SAjFO,EAkFP,MAlFO,EAmFP,UAnFO,EAoFP,UApFO,EAqFP,YArFO,EAsFP,QAtFO,EAuFP,QAvFO,EAwFP,QAxFO,EAyFP,QAzFO,EA0FP,IA1FO,EA2FP,KA3FO,EA4FP,QA5FO,EA6FP,aA7FO,EA8FP,cA9FO,EA+FP,YA/FO,EAgGP,SAhGO,EAiGP,QAjGO,EAkGP,QAlGO,EAmGP,SAnGO,EAoGP,SApGO,EAqGP,OArGO,EAsGP,OAtGO,EAuGP,QAvGO,EAwGP,UAxGO,EAyGP,KAzGO,EA0GP,SA1GO,EA2GP,cA3GO,EA4GP,WA5GO,EA6GP,WA7GO,EA8GP,MA9GO,EA+GP,UA/GO,EAgHP,WAhHO,EAiHP,OAjHO,EAkHP,KAlHO,EAmHP,SAnHO,EAoHP,SApHO,EAqHP,OArHO,EAsHP,YAtHO,EAuHP,OAvHO,EAwHP,SAxHO,EAyHP,aAzHO,EA0HP,SA1HO,EA2HP,QA3HO,EA4HP,SA5HO,EA6HP,QA7HO,EA8HP,MA9HO,EA+HP,SA/HO,EAgIP,SAhIO,EAiIP,KAjIO,EAkIP,UAlIO,EAmIP,MAnIO,EAoIP,KApIO,EAqIP,iBArIO,EAsIP,KAtIO,EAuIP,QAvIO,EAwIP,QAxIO,EAyIP,IAzIO,EA0IP,QA1IO,EA2IP,SA3IO,EA4IP,QA5IO,EA6IP,WA7IO,EA8IP,MA9IO,EA+IP,SA/IO,EAgJP,WAhJO,EAiJP,UAjJO,EAkJP,SAlJO,EAmJP,UAnJO,EAoJP,WApJO,EAqJP,OArJO,EAsJP,OAtJO,EAuJP,UAvJO,EAwJP,QAxJO,EAyJP,qBAzJO,EA0JP,oBA1JO,EA2JP,MA3JO,EA4JP,MA5JO,EA6JP,OA7JO,EA8JP,UA9JO,EA+JP,cA/JO,EAgKP,OAhKO,EAiKP,MAjKO,EAkKP,UAlKO,EAmKP,KAnKO,EAoKP,KApKO,EAqKP,WArKO,EAsKP,SAtKO,EAuKP,QAvKO,EAwKP,UAxKO,EAyKP,QAzKO,EA0KP,OA1KO,EA2KP,OA3KO,EA4KP,OA5KO,EA6KP,UA7KO,EA8KP,UA9KO,EA+KP,UA/KO,EAgLP,cAhLO,EAiLP,YAjLO,EAkLP,SAlLO,EAmLP,cAnLO,EAoLP,UApLO,EAqLP,UArLO,EAsLP,UAtLO,EAuLP,WAvLO,EAwLP,eAxLO,EAyLP,QAzLO,EA0LP,OA1LO,EA2LP,MA3LO,EA4LP,OA5LO,EA6LP,SA7LO,EA8LP,WA9LO,EA+LP,QA/LO,EAgMP,QAhMO,EAiMP,QAjMO,EAkMP,SAlMO,EAmMP,SAnMO,EAoMP,QApMO,EAqMP,OArMO,EAsMP,SAtMO,EAuMP,SAvMO,EAwMP,gBAxMO,EAyMP,gBAzMO,EA0MP,OA1MO,EA2MP,QA3MO,EA4MP,MA5MO,EA6MP,MA7MO,EA8MP,YA9MO,EA+MP,MA/MO,EAgNP,eAhNO,EAiNP,UAjNO,EAkNP,MAlNO,EAmNP,SAnNO,EAoNP,SApNO,EAqNP,KArNO,EAsNP,MAtNO,EAuNP,MAvNO,EAwNP,QAxNO,EAyNP,OAzNO,EA0NP,QA1NO,EA2NP,MA3NO,EA4NP,SA5NO,EA6NP,OA7NO,EA8NP,QA9NO,EA+NP,SA/NO,EAgOP,UAhOO,EAiOP,OAjOO,EAkOP,YAlOO,EAmOP,SAnOO,EAoOP,KApOO,EAqOP,OArOO,EAsOP,KAtOO,EAuOP,UAvOO,EAwOP,SAxOO,EAyOP,MAzOO,EA0OP,MA1OO,EA2OP,YA3OO,EA4OP,MA5OO,EA6OP,MA7OO,EA8OP,OA9OO,EA+OP,OA/OO,EAgPP,OAhPO,EAiPP,UAjPO,EAkPP,MAlPO,EAmPP,MAnPO,EAoPP,QApPO,EAqPP,KArPO,EAsPP,MAtPO,EAuPP,KAvPO,CAFM;AA2PfC,IAAAA,OAAO,EAAE,CAAE,MAAF,CA3PM;AA4PfC,IAAAA,QAAQ,EAAE,CACR,SADQ,EAER,OAFQ,EAGR,OAHQ,EAIR,QAJQ,EAKR,QALQ,EAMR,UANQ,EAOR,OAPQ,EAQR,WARQ,EASR,OATQ,EAUR,iBAVQ,EAWR,aAXQ,EAYR,kBAZQ,EAaR,OAbQ,EAcR,SAdQ,EAeR,OAfQ,EAgBR,OAhBQ,EAiBR,QAjBQ,EAkBR,aAlBQ,EAmBR,aAnBQ,EAoBR,kBApBQ,EAqBR,OArBQ,EAsBR,WAtBQ,EAuBR,WAvBQ,EAwBR,aAxBQ,EAyBR,eAzBQ,EA0BR,eA1BQ,EA2BR,qBA3BQ,EA4BR,YA5BQ,EA6BR,gBA7BQ,EA8BR,gBA9BQ,EA+BR,gBA/BQ,EAgCR,mBAhCQ,EAiCR,cAjCQ,EAkCR,UAlCQ,EAmCR,OAnCQ,EAoCR,UApCQ,EAqCR,YArCQ,EAsCR,YAtCQ,EAuCR,eAvCQ,EAwCR,cAxCQ,EAyCR,cAzCQ,EA0CR,mBA1CQ,EA2CR,eA3CQ,EA4CR,gBA5CQ,EA6CR,uBA7CQ,EA8CR,OA9CQ,EA+CR,SA/CQ,EAgDR,OAhDQ,EAiDR,YAjDQ,EAkDR,cAlDQ,EAmDR,cAnDQ,EAoDR,eApDQ,EAqDR,gBArDQ,EAsDR,UAtDQ,EAuDR,mBAvDQ,EAwDR,iBAxDQ,EAyDR,eAzDQ,EA0DR,mBA1DQ,EA2DR,WA3DQ,EA4DR,sBA5DQ,EA6DR,OA7DQ,EA8DR,MA9DQ,EA+DR,YA/DQ,EAgER,QAhEQ,EAiER,KAjEQ,EAkER,QAlEQ,EAmER,MAnEQ,EAoER,OApEQ,EAqER,MArEQ,EAsER,QAtEQ,EAuER,OAvEQ,EAwER,MAxEQ,EAyER,MAzEQ,EA0ER,MA1EQ,EA2ER,YA3EQ,EA4ER,SA5EQ,EA6ER,YA7EQ,EA8ER,QA9EQ,EA+ER,UA/EQ,EAgFR,aAhFQ,EAiFR,QAjFQ,EAkFR,OAlFQ,EAmFR,OAnFQ,EAoFR,OApFQ,EAqFR,OArFQ,EAsFR,OAtFQ,EAuFR,QAvFQ,EAwFR,QAxFQ,EAyFR,OAzFQ,EA0FR,OA1FQ,EA2FR,OA3FQ,EA4FR,QA5FQ,EA6FR,QA7FQ,EA8FR,QA9FQ,EA+FR,YA/FQ,EAgGR,UAhGQ,EAiGR,QAjGQ,EAkGR,OAlGQ,EAmGR,SAnGQ,EAoGR,kBApGQ,EAqGR,cArGQ,EAsGR,mBAtGQ,EAuGR,cAvGQ,EAwGR,eAxGQ,EAyGR,SAzGQ,EA0GR,eA1GQ,EA2GR,eA3GQ,EA4GR,WA5GQ,EA6GR,SA7GQ,EA8GR,kBA9GQ,EA+GR,mBA/GQ,EAgHR,iBAhHQ,EAiHR,kBAjHQ,EAkHR,iBAlHQ,EAmHR,kBAnHQ,EAoHR,gBApHQ,EAqHR,iBArHQ,EAsHR,QAtHQ,EAuHR,SAvHQ,EAwHR,WAxHQ,EAyHR,kBAzHQ,EA0HR,mBA1HQ,EA2HR,iBA3HQ,EA4HR,kBA5HQ,EA6HR,iBA7HQ,EA8HR,kBA9HQ,EA+HR,gBA/HQ,EAgIR,iBAhIQ,EAiIR,SAjIQ,EAkIR,UAlIQ,EAmIR,WAnIQ,EAoIR,WApIQ,EAqIR,WArIQ,EAsIR,SAtIQ,EAuIR,UAvIQ,EAwIR,UAxIQ,EAyIR,UAzIQ,EA0IR,QA1IQ,EA2IR,WA3IQ,EA4IR,WA5IQ,EA6IR,YA7IQ,EA8IR,iBA9IQ,EA+IR,WA/IQ,EAgJR,SAhJQ,EAiJR,YAjJQ,EAkJR,YAlJQ,EAmJR,cAnJQ,EAoJR,iBApJQ,EAqJR,SArJQ,EAsJR,SAtJQ,EAuJR,SAvJQ,EAwJR,UAxJQ,EAyJR,WAzJQ,EA0JR,WA1JQ,EA2JR,WA3JQ,EA4JR,YA5JQ,EA6JR,WA7JQ,EA8JR,UA9JQ,EA+JR,UA/JQ,EAgKR,YAhKQ,EAiKR,eAjKQ,EAkKR,eAlKQ,EAmKR,iBAnKQ,EAoKR,SApKQ,EAqKR,WArKQ,EAsKR,YAtKQ,EAuKR,YAvKQ,EAwKR,YAxKQ,EAyKR,UAzKQ,EA0KR,WA1KQ,EA2KR,WA3KQ,EA4KR,WA5KQ,EA6KR,SA7KQ,EA8KR,UA9KQ,EA+KR,UA/KQ,EAgLR,UAhLQ,EAiLR,SAjLQ,EAkLR,QAlLQ,EAmLR,QAnLQ,EAoLR,SApLQ,EAqLR,OArLQ,EAsLR,QAtLQ,EAuLR,SAvLQ,EAwLR,UAxLQ,EAyLR,UAzLQ,EA0LR,UA1LQ,EA2LR,WA3LQ,EA4LR,YA5LQ,EA6LR,YA7LQ,EA8LR,YA9LQ,EA+LR,UA/LQ,EAgMR,WAhMQ,EAiMR,QAjMQ,EAkMR,SAlMQ,EAmMR,QAnMQ,EAoMR,SApMQ,EAqMR,SArMQ,EAsMR,QAtMQ,EAuMR,SAvMQ;AA5PK,GAAjB;AAscA,QAAMC,kBAAkB,GAAG,CACzB,UADyB,EAEzB,UAFyB,CAA3B;AAIA,QAAMC,UAAU,GAAG,CACjB,gBADiB,EAEjB,YAFiB,EAGjB,iBAHiB,EAIjB,oBAJiB,EAKjB,yBALiB,EAMjB,QANiB,EAOjB,wBAPiB,EAQjB,iBARiB,EASjB,iBATiB,EAUjB,iBAViB,EAWjB,MAXiB,EAYjB,OAZiB,EAajB,cAbiB,EAcjB,eAdiB,EAejB,OAfiB,EAgBjB,OAhBiB,EAiBjB,QAjBiB,EAkBjB,SAlBiB,EAmBjB,MAnBiB,EAoBjB,qBApBiB,EAqBjB,QArBiB,EAsBjB,UAtBiB,EAuBjB,WAvBiB,EAwBjB,mBAxBiB,EAyBjB,OAzBiB,EA0BjB,aA1BiB,CAAnB;AA6BA,SAAO;AACLC,IAAAA,IAAI,EAAE,SADD;AAELC,IAAAA,OAAO,EAAE,CACP,GADO,EAEP,IAFO,EAGP,KAHO,CAFJ;AAOLC,IAAAA,gBAAgB,EAAE,KAPb;AAQLC,IAAAA,QAAQ,EAAEV,QARL;AASLW,IAAAA,QAAQ,EAAE,CACRb,IAAI,CAACc,oBADG,EAERd,IAAI,CAACe,mBAFG,EAGRf,IAAI,CAACgB,iBAHG,EAIR;AACEC,MAAAA,KAAK,EAAE,QADT;AAEEJ,MAAAA,QAAQ,EAAE,CAAEb,IAAI,CAACkB,gBAAP,CAFZ;AAGEC,MAAAA,QAAQ,EAAE,CACR;AAAEC,QAAAA,KAAK,EAAE;AAAT,OADQ,EAER;AAAEA,QAAAA,KAAK,EAAE;AAAT,OAFQ,EAGR;AAAE;AACAA,QAAAA,KAAK,EAAE,gBADT;AAEEC,QAAAA,SAAS,EAAE;AAFb,OAHQ;AAHZ,KAJQ;AAgBR;AACA;AACEJ,MAAAA,KAAK,EAAE,UADT;AAEEE,MAAAA,QAAQ,EAAE,CACR;AAAEC,QAAAA,KAAK,EAAE;AAAT,OADQ,EAER;AACEA,QAAAA,KAAK,EAAE,SADT;AAEEC,QAAAA,SAAS,EAAE;AAFb,OAFQ;AAFZ,KAjBQ,EA2BR;AACEJ,MAAAA,KAAK,EAAE,mBADT;AAEEK,MAAAA,KAAK,EAAErB,KAAK,CAACsB,MAAN,CAAa,GAAb,EAAkBtB,KAAK,CAACuB,MAAN,CAAa,GAAGjB,kBAAhB,CAAlB;AAFT,KA3BQ,EA+BR;AACEU,MAAAA,KAAK,EAAE,MADT;AAEEG,MAAAA,KAAK,EAAEnB,KAAK,CAACsB,MAAN,CAAa,GAAb,EAAkBtB,KAAK,CAACuB,MAAN,CAAa,GAAGhB,UAAhB,CAAlB,CAFT;AAGEiB,MAAAA,GAAG,EAAE,aAHP;AAIEC,MAAAA,SAAS,EAAE,IAJb;AAKEd,MAAAA,QAAQ,EAAEJ;AALZ,KA/BQ;AATL,GAAP;AAiDD;;AAEDmB,MAAM,CAACC,OAAP,GAAiB7B,OAAjB","sourcesContent":["/*\nLanguage: Verilog\nAuthor: Jon Evans <jon@craftyjon.com>\nContributors: Boone Severson <boone.severson@gmail.com>\nDescription: Verilog is a hardware description language used in electronic design automation to describe digital and mixed-signal systems. This highlighter supports Verilog and SystemVerilog through IEEE 1800-2012.\nWebsite: http://www.verilog.com\n*/\n\nfunction verilog(hljs) {\n  const regex = hljs.regex;\n  const KEYWORDS = {\n    $pattern: /\\$?[\\w]+(\\$[\\w]+)*/,\n    keyword: [\n      \"accept_on\",\n      \"alias\",\n      \"always\",\n      \"always_comb\",\n      \"always_ff\",\n      \"always_latch\",\n      \"and\",\n      \"assert\",\n      \"assign\",\n      \"assume\",\n      \"automatic\",\n      \"before\",\n      \"begin\",\n      \"bind\",\n      \"bins\",\n      \"binsof\",\n      \"bit\",\n      \"break\",\n      \"buf|0\",\n      \"bufif0\",\n      \"bufif1\",\n      \"byte\",\n      \"case\",\n      \"casex\",\n      \"casez\",\n      \"cell\",\n      \"chandle\",\n      \"checker\",\n      \"class\",\n      \"clocking\",\n      \"cmos\",\n      \"config\",\n      \"const\",\n      \"constraint\",\n      \"context\",\n      \"continue\",\n      \"cover\",\n      \"covergroup\",\n      \"coverpoint\",\n      \"cross\",\n      \"deassign\",\n      \"default\",\n      \"defparam\",\n      \"design\",\n      \"disable\",\n      \"dist\",\n      \"do\",\n      \"edge\",\n      \"else\",\n      \"end\",\n      \"endcase\",\n      \"endchecker\",\n      \"endclass\",\n      \"endclocking\",\n      \"endconfig\",\n      \"endfunction\",\n      \"endgenerate\",\n      \"endgroup\",\n      \"endinterface\",\n      \"endmodule\",\n      \"endpackage\",\n      \"endprimitive\",\n      \"endprogram\",\n      \"endproperty\",\n      \"endspecify\",\n      \"endsequence\",\n      \"endtable\",\n      \"endtask\",\n      \"enum\",\n      \"event\",\n      \"eventually\",\n      \"expect\",\n      \"export\",\n      \"extends\",\n      \"extern\",\n      \"final\",\n      \"first_match\",\n      \"for\",\n      \"force\",\n      \"foreach\",\n      \"forever\",\n      \"fork\",\n      \"forkjoin\",\n      \"function\",\n      \"generate|5\",\n      \"genvar\",\n      \"global\",\n      \"highz0\",\n      \"highz1\",\n      \"if\",\n      \"iff\",\n      \"ifnone\",\n      \"ignore_bins\",\n      \"illegal_bins\",\n      \"implements\",\n      \"implies\",\n      \"import\",\n      \"incdir\",\n      \"include\",\n      \"initial\",\n      \"inout\",\n      \"input\",\n      \"inside\",\n      \"instance\",\n      \"int\",\n      \"integer\",\n      \"interconnect\",\n      \"interface\",\n      \"intersect\",\n      \"join\",\n      \"join_any\",\n      \"join_none\",\n      \"large\",\n      \"let\",\n      \"liblist\",\n      \"library\",\n      \"local\",\n      \"localparam\",\n      \"logic\",\n      \"longint\",\n      \"macromodule\",\n      \"matches\",\n      \"medium\",\n      \"modport\",\n      \"module\",\n      \"nand\",\n      \"negedge\",\n      \"nettype\",\n      \"new\",\n      \"nexttime\",\n      \"nmos\",\n      \"nor\",\n      \"noshowcancelled\",\n      \"not\",\n      \"notif0\",\n      \"notif1\",\n      \"or\",\n      \"output\",\n      \"package\",\n      \"packed\",\n      \"parameter\",\n      \"pmos\",\n      \"posedge\",\n      \"primitive\",\n      \"priority\",\n      \"program\",\n      \"property\",\n      \"protected\",\n      \"pull0\",\n      \"pull1\",\n      \"pulldown\",\n      \"pullup\",\n      \"pulsestyle_ondetect\",\n      \"pulsestyle_onevent\",\n      \"pure\",\n      \"rand\",\n      \"randc\",\n      \"randcase\",\n      \"randsequence\",\n      \"rcmos\",\n      \"real\",\n      \"realtime\",\n      \"ref\",\n      \"reg\",\n      \"reject_on\",\n      \"release\",\n      \"repeat\",\n      \"restrict\",\n      \"return\",\n      \"rnmos\",\n      \"rpmos\",\n      \"rtran\",\n      \"rtranif0\",\n      \"rtranif1\",\n      \"s_always\",\n      \"s_eventually\",\n      \"s_nexttime\",\n      \"s_until\",\n      \"s_until_with\",\n      \"scalared\",\n      \"sequence\",\n      \"shortint\",\n      \"shortreal\",\n      \"showcancelled\",\n      \"signed\",\n      \"small\",\n      \"soft\",\n      \"solve\",\n      \"specify\",\n      \"specparam\",\n      \"static\",\n      \"string\",\n      \"strong\",\n      \"strong0\",\n      \"strong1\",\n      \"struct\",\n      \"super\",\n      \"supply0\",\n      \"supply1\",\n      \"sync_accept_on\",\n      \"sync_reject_on\",\n      \"table\",\n      \"tagged\",\n      \"task\",\n      \"this\",\n      \"throughout\",\n      \"time\",\n      \"timeprecision\",\n      \"timeunit\",\n      \"tran\",\n      \"tranif0\",\n      \"tranif1\",\n      \"tri\",\n      \"tri0\",\n      \"tri1\",\n      \"triand\",\n      \"trior\",\n      \"trireg\",\n      \"type\",\n      \"typedef\",\n      \"union\",\n      \"unique\",\n      \"unique0\",\n      \"unsigned\",\n      \"until\",\n      \"until_with\",\n      \"untyped\",\n      \"use\",\n      \"uwire\",\n      \"var\",\n      \"vectored\",\n      \"virtual\",\n      \"void\",\n      \"wait\",\n      \"wait_order\",\n      \"wand\",\n      \"weak\",\n      \"weak0\",\n      \"weak1\",\n      \"while\",\n      \"wildcard\",\n      \"wire\",\n      \"with\",\n      \"within\",\n      \"wor\",\n      \"xnor\",\n      \"xor\"\n    ],\n    literal: [ 'null' ],\n    built_in: [\n      \"$finish\",\n      \"$stop\",\n      \"$exit\",\n      \"$fatal\",\n      \"$error\",\n      \"$warning\",\n      \"$info\",\n      \"$realtime\",\n      \"$time\",\n      \"$printtimescale\",\n      \"$bitstoreal\",\n      \"$bitstoshortreal\",\n      \"$itor\",\n      \"$signed\",\n      \"$cast\",\n      \"$bits\",\n      \"$stime\",\n      \"$timeformat\",\n      \"$realtobits\",\n      \"$shortrealtobits\",\n      \"$rtoi\",\n      \"$unsigned\",\n      \"$asserton\",\n      \"$assertkill\",\n      \"$assertpasson\",\n      \"$assertfailon\",\n      \"$assertnonvacuouson\",\n      \"$assertoff\",\n      \"$assertcontrol\",\n      \"$assertpassoff\",\n      \"$assertfailoff\",\n      \"$assertvacuousoff\",\n      \"$isunbounded\",\n      \"$sampled\",\n      \"$fell\",\n      \"$changed\",\n      \"$past_gclk\",\n      \"$fell_gclk\",\n      \"$changed_gclk\",\n      \"$rising_gclk\",\n      \"$steady_gclk\",\n      \"$coverage_control\",\n      \"$coverage_get\",\n      \"$coverage_save\",\n      \"$set_coverage_db_name\",\n      \"$rose\",\n      \"$stable\",\n      \"$past\",\n      \"$rose_gclk\",\n      \"$stable_gclk\",\n      \"$future_gclk\",\n      \"$falling_gclk\",\n      \"$changing_gclk\",\n      \"$display\",\n      \"$coverage_get_max\",\n      \"$coverage_merge\",\n      \"$get_coverage\",\n      \"$load_coverage_db\",\n      \"$typename\",\n      \"$unpacked_dimensions\",\n      \"$left\",\n      \"$low\",\n      \"$increment\",\n      \"$clog2\",\n      \"$ln\",\n      \"$log10\",\n      \"$exp\",\n      \"$sqrt\",\n      \"$pow\",\n      \"$floor\",\n      \"$ceil\",\n      \"$sin\",\n      \"$cos\",\n      \"$tan\",\n      \"$countbits\",\n      \"$onehot\",\n      \"$isunknown\",\n      \"$fatal\",\n      \"$warning\",\n      \"$dimensions\",\n      \"$right\",\n      \"$high\",\n      \"$size\",\n      \"$asin\",\n      \"$acos\",\n      \"$atan\",\n      \"$atan2\",\n      \"$hypot\",\n      \"$sinh\",\n      \"$cosh\",\n      \"$tanh\",\n      \"$asinh\",\n      \"$acosh\",\n      \"$atanh\",\n      \"$countones\",\n      \"$onehot0\",\n      \"$error\",\n      \"$info\",\n      \"$random\",\n      \"$dist_chi_square\",\n      \"$dist_erlang\",\n      \"$dist_exponential\",\n      \"$dist_normal\",\n      \"$dist_poisson\",\n      \"$dist_t\",\n      \"$dist_uniform\",\n      \"$q_initialize\",\n      \"$q_remove\",\n      \"$q_exam\",\n      \"$async$and$array\",\n      \"$async$nand$array\",\n      \"$async$or$array\",\n      \"$async$nor$array\",\n      \"$sync$and$array\",\n      \"$sync$nand$array\",\n      \"$sync$or$array\",\n      \"$sync$nor$array\",\n      \"$q_add\",\n      \"$q_full\",\n      \"$psprintf\",\n      \"$async$and$plane\",\n      \"$async$nand$plane\",\n      \"$async$or$plane\",\n      \"$async$nor$plane\",\n      \"$sync$and$plane\",\n      \"$sync$nand$plane\",\n      \"$sync$or$plane\",\n      \"$sync$nor$plane\",\n      \"$system\",\n      \"$display\",\n      \"$displayb\",\n      \"$displayh\",\n      \"$displayo\",\n      \"$strobe\",\n      \"$strobeb\",\n      \"$strobeh\",\n      \"$strobeo\",\n      \"$write\",\n      \"$readmemb\",\n      \"$readmemh\",\n      \"$writememh\",\n      \"$value$plusargs\",\n      \"$dumpvars\",\n      \"$dumpon\",\n      \"$dumplimit\",\n      \"$dumpports\",\n      \"$dumpportson\",\n      \"$dumpportslimit\",\n      \"$writeb\",\n      \"$writeh\",\n      \"$writeo\",\n      \"$monitor\",\n      \"$monitorb\",\n      \"$monitorh\",\n      \"$monitoro\",\n      \"$writememb\",\n      \"$dumpfile\",\n      \"$dumpoff\",\n      \"$dumpall\",\n      \"$dumpflush\",\n      \"$dumpportsoff\",\n      \"$dumpportsall\",\n      \"$dumpportsflush\",\n      \"$fclose\",\n      \"$fdisplay\",\n      \"$fdisplayb\",\n      \"$fdisplayh\",\n      \"$fdisplayo\",\n      \"$fstrobe\",\n      \"$fstrobeb\",\n      \"$fstrobeh\",\n      \"$fstrobeo\",\n      \"$swrite\",\n      \"$swriteb\",\n      \"$swriteh\",\n      \"$swriteo\",\n      \"$fscanf\",\n      \"$fread\",\n      \"$fseek\",\n      \"$fflush\",\n      \"$feof\",\n      \"$fopen\",\n      \"$fwrite\",\n      \"$fwriteb\",\n      \"$fwriteh\",\n      \"$fwriteo\",\n      \"$fmonitor\",\n      \"$fmonitorb\",\n      \"$fmonitorh\",\n      \"$fmonitoro\",\n      \"$sformat\",\n      \"$sformatf\",\n      \"$fgetc\",\n      \"$ungetc\",\n      \"$fgets\",\n      \"$sscanf\",\n      \"$rewind\",\n      \"$ftell\",\n      \"$ferror\"\n    ]\n  };\n  const BUILT_IN_CONSTANTS = [\n    \"__FILE__\",\n    \"__LINE__\"\n  ];\n  const DIRECTIVES = [\n    \"begin_keywords\",\n    \"celldefine\",\n    \"default_nettype\",\n    \"default_decay_time\",\n    \"default_trireg_strength\",\n    \"define\",\n    \"delay_mode_distributed\",\n    \"delay_mode_path\",\n    \"delay_mode_unit\",\n    \"delay_mode_zero\",\n    \"else\",\n    \"elsif\",\n    \"end_keywords\",\n    \"endcelldefine\",\n    \"endif\",\n    \"ifdef\",\n    \"ifndef\",\n    \"include\",\n    \"line\",\n    \"nounconnected_drive\",\n    \"pragma\",\n    \"resetall\",\n    \"timescale\",\n    \"unconnected_drive\",\n    \"undef\",\n    \"undefineall\"\n  ];\n\n  return {\n    name: 'Verilog',\n    aliases: [\n      'v',\n      'sv',\n      'svh'\n    ],\n    case_insensitive: false,\n    keywords: KEYWORDS,\n    contains: [\n      hljs.C_BLOCK_COMMENT_MODE,\n      hljs.C_LINE_COMMENT_MODE,\n      hljs.QUOTE_STRING_MODE,\n      {\n        scope: 'number',\n        contains: [ hljs.BACKSLASH_ESCAPE ],\n        variants: [\n          { begin: /\\b((\\d+'([bhodBHOD]))[0-9xzXZa-fA-F_]+)/ },\n          { begin: /\\B(('([bhodBHOD]))[0-9xzXZa-fA-F_]+)/ },\n          { // decimal\n            begin: /\\b[0-9][0-9_]*/,\n            relevance: 0\n          }\n        ]\n      },\n      /* parameters to instances */\n      {\n        scope: 'variable',\n        variants: [\n          { begin: '#\\\\((?!parameter).+\\\\)' },\n          {\n            begin: '\\\\.\\\\w+',\n            relevance: 0\n          }\n        ]\n      },\n      {\n        scope: 'variable.constant',\n        match: regex.concat(/`/, regex.either(...BUILT_IN_CONSTANTS)),\n      },\n      {\n        scope: 'meta',\n        begin: regex.concat(/`/, regex.either(...DIRECTIVES)),\n        end: /$|\\/\\/|\\/\\*/,\n        returnEnd: true,\n        keywords: DIRECTIVES\n      }\n    ]\n  };\n}\n\nmodule.exports = verilog;\n"]},"metadata":{},"sourceType":"script"}