-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
-- Date        : Sun Oct 16 14:37:06 2016
-- Host        : Sakinder-Laptop running 64-bit major release  (build 9200)
-- Command     : write_vhdl -file S:/GoogleDrive/firmware/mars/m_s_r_0_0/outputs/output/wave_gen_impl_netlist.vhd
-- Design      : top
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z045ffg900-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top is
  port (
    sys_clk_p : in STD_LOGIC;
    sys_clk_n : in STD_LOGIC;
    clk_ref_p : in STD_LOGIC;
    clk_ref_n : in STD_LOGIC;
    qdriip_cq_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    qdriip_cq_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    qdriip_q : in STD_LOGIC_VECTOR ( 17 downto 0 );
    qdriip_k_p : inout STD_LOGIC_VECTOR ( 0 to 0 );
    qdriip_k_n : inout STD_LOGIC_VECTOR ( 0 to 0 );
    qdriip_d : out STD_LOGIC_VECTOR ( 17 downto 0 );
    qdriip_sa : out STD_LOGIC_VECTOR ( 19 downto 0 );
    qdriip_w_n : out STD_LOGIC;
    qdriip_r_n : out STD_LOGIC;
    qdriip_bw_n : out STD_LOGIC_VECTOR ( 1 downto 0 );
    qdriip_dll_off_n : out STD_LOGIC;
    sys_rst : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of top : entity is true;
  attribute ADDR_WIDTH : integer;
  attribute ADDR_WIDTH of top : entity is 20;
  attribute BEGIN_ADDRESS : string;
  attribute BEGIN_ADDRESS of top : entity is "32'b00000000000000000000000000000000";
  attribute BL_WIDTH : integer;
  attribute BL_WIDTH of top : entity is 8;
  attribute BURST_LEN : integer;
  attribute BURST_LEN of top : entity is 4;
  attribute BW_WIDTH : integer;
  attribute BW_WIDTH of top : entity is 2;
  attribute CMD_PATTERN : string;
  attribute CMD_PATTERN of top : entity is "CGEN_ALL";
  attribute CMD_WDT : string;
  attribute CMD_WDT of top : entity is "32'b00000000000000000000001111111111";
  attribute DATA_MODE : string;
  attribute DATA_MODE of top : entity is "4'b0010";
  attribute DATA_PATTERN : string;
  attribute DATA_PATTERN of top : entity is "DGEN_ALL";
  attribute DATA_WIDTH : integer;
  attribute DATA_WIDTH of top : entity is 18;
  attribute DEBUG_PORT : string;
  attribute DEBUG_PORT of top : entity is "OFF";
  attribute DEVICE_TAPS : integer;
  attribute DEVICE_TAPS of top : entity is 32;
  attribute ECO_CHECKSUM : string;
  attribute ECO_CHECKSUM of top : entity is "f6863abc";
  attribute END_ADDRESS : string;
  attribute END_ADDRESS of top : entity is "32'b00000000000000000000111111111111";
  attribute EYE_TEST : string;
  attribute EYE_TEST of top : entity is "FALSE";
  attribute MEM_TYPE : string;
  attribute MEM_TYPE of top : entity is "QDR2PLUS";
  attribute PORT_MODE : string;
  attribute PORT_MODE of top : entity is "BI_MODE";
  attribute PRBS_EADDR_MASK_POS : string;
  attribute PRBS_EADDR_MASK_POS of top : entity is "32'b11111111111111111111000000000000";
  attribute RD_WDT : string;
  attribute RD_WDT of top : entity is "32'b00000000000000000000001111111111";
  attribute RST_ACT_LOW : integer;
  attribute RST_ACT_LOW of top : entity is 1;
  attribute SIMULATION : string;
  attribute SIMULATION of top : entity is "FALSE";
  attribute TCQ : integer;
  attribute TCQ of top : entity is 100;
  attribute TST_MEM_INSTR_MODE : string;
  attribute TST_MEM_INSTR_MODE of top : entity is "R_W_INSTR_MODE";
  attribute WR_WDT : string;
  attribute WR_WDT of top : entity is "32'b00000000000000000001111111111111";
  attribute nCK_PER_CLK : integer;
  attribute nCK_PER_CLK of top : entity is 2;
end top;

architecture STRUCTURE of top is
  signal AC1_G_E1_i_1_n_0 : STD_LOGIC;
  signal AC1_G_E1_i_3_n_0 : STD_LOGIC;
  signal AC1_G_E1_i_4_n_0 : STD_LOGIC;
  signal AC1_G_E1_i_5_n_0 : STD_LOGIC;
  signal AC1_G_E1_i_6_n_0 : STD_LOGIC;
  signal AC1_G_E1_i_7_n_0 : STD_LOGIC;
  signal AC1_G_E1_i_8_n_0 : STD_LOGIC;
  signal AC1_G_E1_reg_i_2_n_0 : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts[0]_i_3_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts[0]_i_4_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts[0]_i_5_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts[0]_i_6_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts[0]_i_7_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts[12]_i_2_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts[12]_i_3_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts[12]_i_4_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts[12]_i_5_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts[16]_i_2_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts[16]_i_3_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts[16]_i_4_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts[16]_i_5_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts[20]_i_2_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts[20]_i_3_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts[20]_i_4_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts[20]_i_5_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts[24]_i_2_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts[24]_i_3_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts[24]_i_4_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts[24]_i_5_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts[28]_i_2_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts[28]_i_3_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts[28]_i_4_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts[28]_i_5_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts[4]_i_2_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts[4]_i_3_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts[4]_i_4_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts[4]_i_5_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts[8]_i_2_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts[8]_i_3_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts[8]_i_4_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts[8]_i_5_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \ADDRESS_PATTERN.acounts_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal A_po_fine_enable_i_1_n_0 : STD_LOGIC;
  signal A_po_sel_fine_oclk_delay_i_1_n_0 : STD_LOGIC;
  signal C_pi_counter_read_en_i_1_n_0 : STD_LOGIC;
  signal C_pi_edge_adv_i_1_n_0 : STD_LOGIC;
  signal C_pi_edge_adv_i_2_n_0 : STD_LOGIC;
  signal C_pi_fine_enable_i_1_n_0 : STD_LOGIC;
  signal C_pi_fine_inc_i_1_n_0 : STD_LOGIC;
  signal \C_po_fine_enable_i_1__0_n_0\ : STD_LOGIC;
  signal C_po_fine_enable_i_1_n_0 : STD_LOGIC;
  signal C_po_fine_enable_i_2_n_0 : STD_LOGIC;
  signal \C_po_sel_fine_oclk_delay_i_1__0_n_0\ : STD_LOGIC;
  signal C_po_sel_fine_oclk_delay_i_1_n_0 : STD_LOGIC;
  signal D_pi_counter_read_en_i_1_n_0 : STD_LOGIC;
  signal D_pi_edge_adv_i_1_n_0 : STD_LOGIC;
  signal D_pi_fine_enable_i_1_n_0 : STD_LOGIC;
  signal D_pi_fine_inc_i_1_n_0 : STD_LOGIC;
  signal D_po_fine_enable_i_1_n_0 : STD_LOGIC;
  signal D_po_sel_fine_oclk_delay_i_1_n_0 : STD_LOGIC;
  signal \FSM_sequential_pc_ctl_ns[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_pc_ctl_ns[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[2]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[2]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[2]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[2]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty[1]_i_1_n_0\ : STD_LOGIC;
  signal \addr_out[10]_i_1_n_0\ : STD_LOGIC;
  signal \addr_out[11]_i_1_n_0\ : STD_LOGIC;
  signal \addr_out[12]_i_1_n_0\ : STD_LOGIC;
  signal \addr_out[13]_i_1_n_0\ : STD_LOGIC;
  signal \addr_out[14]_i_1_n_0\ : STD_LOGIC;
  signal \addr_out[15]_i_1_n_0\ : STD_LOGIC;
  signal \addr_out[16]_i_1_n_0\ : STD_LOGIC;
  signal \addr_out[17]_i_1_n_0\ : STD_LOGIC;
  signal \addr_out[18]_i_1_n_0\ : STD_LOGIC;
  signal \addr_out[19]_i_1_n_0\ : STD_LOGIC;
  signal \addr_out[20]_i_1_n_0\ : STD_LOGIC;
  signal \addr_out[21]_i_1_n_0\ : STD_LOGIC;
  signal \addr_out[22]_i_1_n_0\ : STD_LOGIC;
  signal \addr_out[23]_i_1_n_0\ : STD_LOGIC;
  signal \addr_out[24]_i_1_n_0\ : STD_LOGIC;
  signal \addr_out[25]_i_1_n_0\ : STD_LOGIC;
  signal \addr_out[26]_i_1_n_0\ : STD_LOGIC;
  signal \addr_out[27]_i_1_n_0\ : STD_LOGIC;
  signal \addr_out[28]_i_1_n_0\ : STD_LOGIC;
  signal \addr_out[29]_i_1_n_0\ : STD_LOGIC;
  signal \addr_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \addr_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \addr_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \addr_out[8]_i_1_n_0\ : STD_LOGIC;
  signal \addr_out[9]_i_1_n_0\ : STD_LOGIC;
  signal \addr_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \addr_r[10]_i_1_n_0\ : STD_LOGIC;
  signal \addr_r[11]_i_1_n_0\ : STD_LOGIC;
  signal \addr_r[12]_i_1_n_0\ : STD_LOGIC;
  signal \addr_r[13]_i_1_n_0\ : STD_LOGIC;
  signal \addr_r[14]_i_1_n_0\ : STD_LOGIC;
  signal \addr_r[15]_i_1_n_0\ : STD_LOGIC;
  signal \addr_r[16]_i_1_n_0\ : STD_LOGIC;
  signal \addr_r[17]_i_1_n_0\ : STD_LOGIC;
  signal \addr_r[18]_i_1_n_0\ : STD_LOGIC;
  signal \addr_r[19]_i_2_n_0\ : STD_LOGIC;
  signal \addr_r[19]_i_3_n_0\ : STD_LOGIC;
  signal \addr_r[19]_i_4_n_0\ : STD_LOGIC;
  signal \addr_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \addr_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \addr_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \addr_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \addr_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \addr_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \addr_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \addr_r[8]_i_1_n_0\ : STD_LOGIC;
  signal \addr_r[9]_i_1_n_0\ : STD_LOGIC;
  signal \addr_r_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \addr_r_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \addr_r_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \addr_r_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \addr_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \addr_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.cal_stage2_done_i_1_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][2]_i_2_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][2]_i_3_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_3_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_4_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_5_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][4]_i_2_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][0]_i_2_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][1]_i_2_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][2]_i_2_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][2]_i_3_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_2_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_3_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][4]_i_2_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][4]_i_3_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][4]_i_1_n_0\ : STD_LOGIC;
  signal app_rd_cmd0 : STD_LOGIC;
  signal app_rd_valid0 : STD_LOGIC;
  signal app_wr_cmd0 : STD_LOGIC;
  signal app_wr_data0 : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal \buf_avail_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \buf_avail_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \buf_avail_r[6]_i_4_n_0\ : STD_LOGIC;
  signal \buf_avail_r[6]_i_5_n_0\ : STD_LOGIC;
  signal \buf_avail_r[6]_i_6_n_0\ : STD_LOGIC;
  signal \buf_avail_r[6]_i_7_n_0\ : STD_LOGIC;
  signal \buf_avail_r[6]_i_8_n_0\ : STD_LOGIC;
  signal \buf_avail_r[6]_i_9_n_0\ : STD_LOGIC;
  signal \buf_avail_r_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \buf_avail_r_reg[6]_i_2_n_6\ : STD_LOGIC;
  signal \buf_avail_r_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \byte_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \byte_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \byte_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \byte_sel_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \byte_sel_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \byte_sel_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \byte_sel_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \byte_sel_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \byte_sel_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \byte_sel_r[1]_i_5_n_0\ : STD_LOGIC;
  signal \byte_sel_r_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal cal_stage2_start_r_i_1_n_0 : STD_LOGIC;
  signal calib_in_common_i_1_n_0 : STD_LOGIC;
  signal \calib_sel[0]_i_1_n_0\ : STD_LOGIC;
  signal \calib_sel[0]_i_2_n_0\ : STD_LOGIC;
  signal \calib_sel[1]_i_1_n_0\ : STD_LOGIC;
  signal \calib_sel[1]_i_2_n_0\ : STD_LOGIC;
  signal \calib_sel[3]_i_1_n_0\ : STD_LOGIC;
  signal \calib_sel[4]_i_1_n_0\ : STD_LOGIC;
  signal \calib_zero_inputs[0]_i_1_n_0\ : STD_LOGIC;
  signal \calib_zero_inputs[0]_i_2_n_0\ : STD_LOGIC;
  signal \calib_zero_inputs[1]_i_1_n_0\ : STD_LOGIC;
  signal \calib_zero_inputs[2]_i_1_n_0\ : STD_LOGIC;
  signal \calib_zero_inputs[2]_i_2_n_0\ : STD_LOGIC;
  signal \center0_return1__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \center_return1__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal clk : STD_LOGIC;
  signal clkdiv_phase_cal_done_i_1_n_0 : STD_LOGIC;
  signal clkdiv_phase_cal_done_i_4_n_0 : STD_LOGIC;
  signal \cmd_counts[0]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_counts[10]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_counts[1]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_counts[2]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_counts[3]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_counts[3]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_counts[4]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_counts[5]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_counts[5]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_counts[6]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_counts[7]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_counts[7]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_counts[7]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_counts[8]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_counts[8]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_counts[9]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_counts[9]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_counts[9]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_counts[9]_i_4_n_0\ : STD_LOGIC;
  signal cmd_en_r1_i_1_n_0 : STD_LOGIC;
  signal cmd_fifo_rdy_i_1_n_0 : STD_LOGIC;
  signal \cmd_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_o[0]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_o[0]_i_3_n_0\ : STD_LOGIC;
  signal cmd_rdyC_i_1_n_0 : STD_LOGIC;
  signal cmd_rdyD_i_1_n_0 : STD_LOGIC;
  signal cmd_rdyE_i_1_n_0 : STD_LOGIC;
  signal \cmd_rdy_i_1__0_n_0\ : STD_LOGIC;
  signal cmd_rdy_i_1_n_0 : STD_LOGIC;
  signal cmd_rdy_i_2_n_0 : STD_LOGIC;
  signal cmd_rdy_i_3_n_0 : STD_LOGIC;
  signal cmd_rdy_i_4_n_0 : STD_LOGIC;
  signal \cmd_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal cmd_wr_pending_r1_i_1_n_0 : STD_LOGIC;
  signal \coarse_delay_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[2]_i_2__3_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[2]_i_2__4_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \coarse_delay_cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \cq_cnt_r[0]_i_6_n_0\ : STD_LOGIC;
  signal \cq_cnt_r_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \cq_cnt_r_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \cq_cnt_r_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \cq_cnt_r_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \cq_cnt_r_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \cq_cnt_r_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \cq_cnt_r_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \cq_cnt_r_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \cq_cnt_r_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \cq_cnt_r_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \cq_cnt_r_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \cq_cnt_r_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \cq_cnt_r_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \cq_cnt_r_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal cq_stable_r_i_1_n_0 : STD_LOGIC;
  signal cq_stable_r_i_2_n_0 : STD_LOGIC;
  signal cq_stable_r_i_3_n_0 : STD_LOGIC;
  signal \current_address[0]_i_2_n_0\ : STD_LOGIC;
  signal \current_address_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \current_address_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \current_address_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \current_address_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \current_address_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \current_address_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \current_address_reg[17]_i_1_n_4\ : STD_LOGIC;
  signal \current_address_reg[17]_i_1_n_5\ : STD_LOGIC;
  signal \current_address_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \current_address_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \current_address_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \current_address_reg[1]_i_1_n_4\ : STD_LOGIC;
  signal \current_address_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \current_address_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \current_address_reg[1]_i_1_n_7\ : STD_LOGIC;
  signal \current_address_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \current_address_reg[21]_i_1_n_4\ : STD_LOGIC;
  signal \current_address_reg[21]_i_1_n_5\ : STD_LOGIC;
  signal \current_address_reg[21]_i_1_n_6\ : STD_LOGIC;
  signal \current_address_reg[21]_i_1_n_7\ : STD_LOGIC;
  signal \current_address_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \current_address_reg[25]_i_1_n_4\ : STD_LOGIC;
  signal \current_address_reg[25]_i_1_n_5\ : STD_LOGIC;
  signal \current_address_reg[25]_i_1_n_6\ : STD_LOGIC;
  signal \current_address_reg[25]_i_1_n_7\ : STD_LOGIC;
  signal \current_address_reg[29]_i_1_n_5\ : STD_LOGIC;
  signal \current_address_reg[29]_i_1_n_6\ : STD_LOGIC;
  signal \current_address_reg[29]_i_1_n_7\ : STD_LOGIC;
  signal \current_address_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \current_address_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \current_address_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \current_address_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \current_address_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \current_address_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \current_address_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \current_address_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \current_address_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \current_address_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \current_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \current_state[3]_i_5_n_0\ : STD_LOGIC;
  signal data_valid_i_1_n_0 : STD_LOGIC;
  signal dfifo_has_enough_room_i_1_n_0 : STD_LOGIC;
  signal \diff_ns0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \diff_ns0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \diff_ns0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \diff_ns0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \diff_ns0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal diff_ns0_carry_i_1_n_0 : STD_LOGIC;
  signal diff_ns0_carry_i_2_n_0 : STD_LOGIC;
  signal diff_ns0_carry_i_3_n_0 : STD_LOGIC;
  signal diff_ns0_carry_i_4_n_0 : STD_LOGIC;
  signal diffs_eq_carry_i_1_n_0 : STD_LOGIC;
  signal diffs_eq_carry_i_2_n_0 : STD_LOGIC;
  signal diffs_eq_carry_i_3_n_0 : STD_LOGIC;
  signal diffs_eq_carry_i_4_n_0 : STD_LOGIC;
  signal diffs_eq_r_i_1_n_0 : STD_LOGIC;
  signal \dlyval_dq_r[44]_i_1_n_0\ : STD_LOGIC;
  signal \dlyval_dq_r[89]_i_1_n_0\ : STD_LOGIC;
  signal \dlyval_dq_r[89]_i_2_n_0\ : STD_LOGIC;
  signal \dlyval_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \dlyval_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \dlyval_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \dlyval_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \dlyval_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \dlyval_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \dlyval_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \dlyval_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \dlyval_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \dlyval_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \dlyval_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \dlyval_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \dlyval_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \dlyval_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \dlyval_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \dlyval_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \dlyval_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \dlyval_r[3]_i_7_n_0\ : STD_LOGIC;
  signal \dlyval_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \dlyval_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \dlyval_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \dlyval_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \dlyval_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \dlyval_r[4]_i_6_n_0\ : STD_LOGIC;
  signal \dlyval_r[4]_i_7_n_0\ : STD_LOGIC;
  signal \dlyval_r_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \drive_on_calib_in_common_2[3]_i_1_n_0\ : STD_LOGIC;
  signal edge_adv_cal_done_i_1_n_0 : STD_LOGIC;
  signal edge_adv_cal_done_i_2_n_0 : STD_LOGIC;
  signal \edge_adv_cal_start_r_i_1__0_n_0\ : STD_LOGIC;
  signal edge_adv_cal_start_r_i_1_n_0 : STD_LOGIC;
  signal edge_aligned_r_i_2_n_0 : STD_LOGIC;
  signal empty_i_2_n_0 : STD_LOGIC;
  signal empty_i_3_n_0 : STD_LOGIC;
  signal empty_i_4_n_0 : STD_LOGIC;
  signal empty_i_5_n_0 : STD_LOGIC;
  signal empty_i_6_n_0 : STD_LOGIC;
  signal empty_i_7_n_0 : STD_LOGIC;
  signal empty_i_8_n_0 : STD_LOGIC;
  signal empty_i_9_n_0 : STD_LOGIC;
  signal en_mem_latency_i_1_n_0 : STD_LOGIC;
  signal \eye_sz_cnt_r[0]_i_10_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[0]_i_8_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[0]_i_9_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[3]_i_7_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[4]_i_10_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[4]_i_9_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[6]_i_4_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[7]_i_10_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[7]_i_11_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[7]_i_12_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[7]_i_13_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[7]_i_14_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[7]_i_4_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[7]_i_5_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[7]_i_6_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[7]_i_7_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r[7]_i_9_n_0\ : STD_LOGIC;
  signal \eye_sz_cnt_r_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \eye_width_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \eye_width_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \eye_width_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \eye_width_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \eye_width_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \eye_width_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \eye_width_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \eye_width_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \eye_width_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \eye_width_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \eye_width_r[5]_i_6_n_0\ : STD_LOGIC;
  signal first_lane_r_i_1_n_0 : STD_LOGIC;
  signal first_load_pulse_i_1_n_0 : STD_LOGIC;
  signal full_i_2_n_0 : STD_LOGIC;
  signal full_i_3_n_0 : STD_LOGIC;
  signal full_i_4_n_0 : STD_LOGIC;
  signal full_i_5_n_0 : STD_LOGIC;
  signal full_i_6_n_0 : STD_LOGIC;
  signal \gen20_taps.lfsr_q[10]_i_1_n_0\ : STD_LOGIC;
  signal \gen20_taps.lfsr_q[11]_i_1_n_0\ : STD_LOGIC;
  signal \gen20_taps.lfsr_q[12]_i_1_n_0\ : STD_LOGIC;
  signal \gen20_taps.lfsr_q[13]_i_1_n_0\ : STD_LOGIC;
  signal \gen20_taps.lfsr_q[13]_i_2_n_0\ : STD_LOGIC;
  signal \gen20_taps.lfsr_q[14]_i_1_n_0\ : STD_LOGIC;
  signal \gen20_taps.lfsr_q[15]_i_1_n_0\ : STD_LOGIC;
  signal \gen20_taps.lfsr_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen20_taps.lfsr_q[20]_i_1_n_0\ : STD_LOGIC;
  signal \gen20_taps.lfsr_q[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen20_taps.lfsr_q[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen20_taps.lfsr_q[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen20_taps.lfsr_q[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen20_taps.lfsr_q[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen20_taps.lfsr_q[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen20_taps.lfsr_q[8]_i_1_n_0\ : STD_LOGIC;
  signal \gen20_taps.lfsr_q[9]_i_1_n_0\ : STD_LOGIC;
  signal gen_addr_larger_i_10_n_0 : STD_LOGIC;
  signal gen_addr_larger_i_11_n_0 : STD_LOGIC;
  signal gen_addr_larger_i_12_n_0 : STD_LOGIC;
  signal gen_addr_larger_i_13_n_0 : STD_LOGIC;
  signal gen_addr_larger_i_14_n_0 : STD_LOGIC;
  signal gen_addr_larger_i_15_n_0 : STD_LOGIC;
  signal gen_addr_larger_i_16_n_0 : STD_LOGIC;
  signal gen_addr_larger_i_17_n_0 : STD_LOGIC;
  signal gen_addr_larger_i_18_n_0 : STD_LOGIC;
  signal gen_addr_larger_i_19_n_0 : STD_LOGIC;
  signal gen_addr_larger_i_20_n_0 : STD_LOGIC;
  signal gen_addr_larger_i_21_n_0 : STD_LOGIC;
  signal gen_addr_larger_i_22_n_0 : STD_LOGIC;
  signal gen_addr_larger_i_23_n_0 : STD_LOGIC;
  signal gen_addr_larger_i_3_n_0 : STD_LOGIC;
  signal gen_addr_larger_i_4_n_0 : STD_LOGIC;
  signal gen_addr_larger_i_5_n_0 : STD_LOGIC;
  signal gen_addr_larger_i_6_n_0 : STD_LOGIC;
  signal gen_addr_larger_i_7_n_0 : STD_LOGIC;
  signal gen_addr_larger_i_8_n_0 : STD_LOGIC;
  signal gen_addr_larger_reg_i_1_n_1 : STD_LOGIC;
  signal gen_addr_larger_reg_i_2_n_0 : STD_LOGIC;
  signal gen_addr_larger_reg_i_9_n_0 : STD_LOGIC;
  signal gen_bl_larger_i_10_n_0 : STD_LOGIC;
  signal gen_bl_larger_i_12_n_0 : STD_LOGIC;
  signal gen_bl_larger_i_13_n_0 : STD_LOGIC;
  signal gen_bl_larger_i_14_n_0 : STD_LOGIC;
  signal gen_bl_larger_i_15_n_0 : STD_LOGIC;
  signal gen_bl_larger_i_16_n_0 : STD_LOGIC;
  signal gen_bl_larger_i_17_n_0 : STD_LOGIC;
  signal gen_bl_larger_i_18_n_0 : STD_LOGIC;
  signal gen_bl_larger_i_19_n_0 : STD_LOGIC;
  signal gen_bl_larger_i_24_n_0 : STD_LOGIC;
  signal gen_bl_larger_i_25_n_0 : STD_LOGIC;
  signal gen_bl_larger_i_26_n_0 : STD_LOGIC;
  signal gen_bl_larger_i_27_n_0 : STD_LOGIC;
  signal gen_bl_larger_i_28_n_0 : STD_LOGIC;
  signal gen_bl_larger_i_29_n_0 : STD_LOGIC;
  signal gen_bl_larger_i_41_n_0 : STD_LOGIC;
  signal gen_bl_larger_i_4_n_0 : STD_LOGIC;
  signal gen_bl_larger_i_5_n_0 : STD_LOGIC;
  signal gen_bl_larger_i_6_n_0 : STD_LOGIC;
  signal gen_bl_larger_i_7_n_0 : STD_LOGIC;
  signal gen_bl_larger_i_8_n_0 : STD_LOGIC;
  signal gen_bl_larger_i_9_n_0 : STD_LOGIC;
  signal gen_bl_larger_reg_i_11_n_0 : STD_LOGIC;
  signal gen_bl_larger_reg_i_1_n_0 : STD_LOGIC;
  signal gen_bl_larger_reg_i_20_n_0 : STD_LOGIC;
  signal gen_bl_larger_reg_i_2_n_0 : STD_LOGIC;
  signal gen_bl_larger_reg_i_30_n_0 : STD_LOGIC;
  signal gen_bl_larger_reg_i_31_n_0 : STD_LOGIC;
  signal \gen_mmcm.mmcm_i_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_valid[0].gen_data_valid_2.data_valid[0]_i_1_n_0\ : STD_LOGIC;
  signal hyst_warmup_r_i_2_n_0 : STD_LOGIC;
  signal hyst_warmup_r_i_3_n_0 : STD_LOGIC;
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__i_1_n_0\ : STD_LOGIC;
  signal if_empty_r_i_1_n_0 : STD_LOGIC;
  signal inc_byte_cnt_i_2_n_0 : STD_LOGIC;
  signal inc_r_i_1_n_0 : STD_LOGIC;
  signal inc_r_i_3_n_0 : STD_LOGIC;
  signal inc_r_i_4_n_0 : STD_LOGIC;
  signal inc_r_i_5_n_0 : STD_LOGIC;
  signal init_calib_complete_i : STD_LOGIC;
  signal init_calib_complete_r_i_2_n_0 : STD_LOGIC;
  signal init_calib_complete_r_i_3_n_0 : STD_LOGIC;
  signal \init_rd_cmd_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \init_rd_cmd_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \init_rd_cmd_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \init_wr_cmd_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \init_wr_cmd_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \init_wr_cmd_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \init_wr_cmd_r[1]_i_5_n_0\ : STD_LOGIC;
  signal \instr_out[0]_i_1_n_0\ : STD_LOGIC;
  signal inv_poc_sample_r_i_2_n_0 : STD_LOGIC;
  signal io_fifo_rden_cal_done_r_i_1_n_0 : STD_LOGIC;
  signal \iob_addr_rise1[0]_i_1_n_0\ : STD_LOGIC;
  signal \iob_addr_rise1[10]_i_1_n_0\ : STD_LOGIC;
  signal \iob_addr_rise1[11]_i_1_n_0\ : STD_LOGIC;
  signal \iob_addr_rise1[12]_i_1_n_0\ : STD_LOGIC;
  signal \iob_addr_rise1[13]_i_1_n_0\ : STD_LOGIC;
  signal \iob_addr_rise1[14]_i_1_n_0\ : STD_LOGIC;
  signal \iob_addr_rise1[15]_i_1_n_0\ : STD_LOGIC;
  signal \iob_addr_rise1[16]_i_1_n_0\ : STD_LOGIC;
  signal \iob_addr_rise1[17]_i_1_n_0\ : STD_LOGIC;
  signal \iob_addr_rise1[18]_i_1_n_0\ : STD_LOGIC;
  signal \iob_addr_rise1[19]_i_1_n_0\ : STD_LOGIC;
  signal \iob_addr_rise1[1]_i_1_n_0\ : STD_LOGIC;
  signal \iob_addr_rise1[2]_i_1_n_0\ : STD_LOGIC;
  signal \iob_addr_rise1[3]_i_1_n_0\ : STD_LOGIC;
  signal \iob_addr_rise1[4]_i_1_n_0\ : STD_LOGIC;
  signal \iob_addr_rise1[5]_i_1_n_0\ : STD_LOGIC;
  signal \iob_addr_rise1[6]_i_1_n_0\ : STD_LOGIC;
  signal \iob_addr_rise1[7]_i_1_n_0\ : STD_LOGIC;
  signal \iob_addr_rise1[8]_i_1_n_0\ : STD_LOGIC;
  signal \iob_addr_rise1[9]_i_1_n_0\ : STD_LOGIC;
  signal \iserdes_comp_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \iserdes_comp_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \iserdes_comp_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \iserdes_comp_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \iserdes_comp_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \iserdes_comp_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \k_left_cnt_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \k_left_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \k_left_cnt_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \k_left_cnt_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \k_left_cnt_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \k_left_cnt_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \k_left_cnt_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \k_left_cnt_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \k_left_cnt_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \klane_stg3_left_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \klane_stg3_left_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \klane_stg3_left_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \klane_stg3_left_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \klane_stg3_left_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \klane_stg3_left_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \klane_stg3_left_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \klane_stg3_left_r[5]_i_3_n_0\ : STD_LOGIC;
  signal ktap_at_left_edge_r_i_1_n_0 : STD_LOGIC;
  signal ktap_at_right_edge_r_i_1_n_0 : STD_LOGIC;
  signal ktap_at_right_edge_r_i_2_n_0 : STD_LOGIC;
  signal ktap_at_right_edge_r_i_3_n_0 : STD_LOGIC;
  signal ktap_at_right_edge_r_i_4_n_0 : STD_LOGIC;
  signal ktap_at_right_edge_r_i_5_n_0 : STD_LOGIC;
  signal \left_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \left_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \left_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \left_slew_r[0]_i_18_n_0\ : STD_LOGIC;
  signal \left_slew_r[3]_i_15_n_0\ : STD_LOGIC;
  signal \left_slew_r[3]_i_20_n_0\ : STD_LOGIC;
  signal \left_slew_r[3]_i_5_n_0\ : STD_LOGIC;
  signal lower_end_matched_i_1_n_0 : STD_LOGIC;
  signal \match_out_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \match_out_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \match_out_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \match_out_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \match_out_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \match_out_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \match_out_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \match_out_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \match_out_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \match_out_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \max_lat_inst.max_latency[4]_i_3_n_0\ : STD_LOGIC;
  signal \max_lat_inst.max_latency[4]_i_4_n_0\ : STD_LOGIC;
  signal \max_lat_inst.max_latency[4]_i_5_n_0\ : STD_LOGIC;
  signal \max_lat_inst.mem_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \max_lat_inst.mem_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \max_lat_inst.mem_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \max_lat_inst.mem_cntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \max_lat_inst.mem_cntr[4]_i_3_n_0\ : STD_LOGIC;
  signal \max_lat_inst.mem_cntr_done_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[0].fd0_vld[0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[0].fd0_vld[0]_i_2_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[0].fd1_bslip_vld[0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[0].fd1_vld[0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[0].fd1_vld[0]_i_2_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[0].latency_cntr[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[0].latency_cntr[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[0].latency_cntr[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[0].latency_cntr[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[0].latency_cntr[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[0].latency_cntr[0][4]_i_2_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[0].latency_cntr[0][4]_i_3_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[0].rd0_vld[0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[0].rd0_vld[0]_i_2_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[0].rd1_bslip_vld[0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[0].rd1_vld[0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[0].rd1_vld[0]_i_2_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[1].fd0_vld[1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[1].fd0_vld[1]_i_2_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[1].fd1_bslip_vld[1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[1].fd1_vld[1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[1].fd1_vld[1]_i_2_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[1].latency_cntr[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[1].latency_cntr[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[1].latency_cntr[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[1].latency_cntr[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[1].latency_cntr[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[1].latency_cntr[1][4]_i_2_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[1].latency_cntr[1][4]_i_3_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[1].rd0_vld[1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[1].rd0_vld[1]_i_2_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[1].rd1_bslip_vld[1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[1].rd1_vld[1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_lat_inst[1].rd1_vld[1]_i_2_n_0\ : STD_LOGIC;
  signal \mem_pattern_init_done_o0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \mem_pattern_init_done_o0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \mem_pattern_init_done_o0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \mem_pattern_init_done_o0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \mem_pattern_init_done_o0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \mem_pattern_init_done_o0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \mem_pattern_init_done_o0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \mem_pattern_init_done_o0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \mem_pattern_init_done_o0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \mem_pattern_init_done_o0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \mem_pattern_init_done_o0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \mem_pattern_init_done_o0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \mem_pattern_init_done_o0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \mem_pattern_init_done_o0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \mem_pattern_init_done_o0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \mem_pattern_init_done_o0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \mem_pattern_init_done_o0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \mem_pattern_init_done_o0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \mem_pattern_init_done_o0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \mem_pattern_init_done_o0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \mem_pattern_init_done_o0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \mem_pattern_init_done_o0_carry__2_i_8_n_0\ : STD_LOGIC;
  signal mem_pattern_init_done_o0_carry_i_1_n_0 : STD_LOGIC;
  signal mem_pattern_init_done_o0_carry_i_2_n_0 : STD_LOGIC;
  signal mem_pattern_init_done_o0_carry_i_3_n_0 : STD_LOGIC;
  signal mem_pattern_init_done_o0_carry_i_4_n_0 : STD_LOGIC;
  signal mem_pattern_init_done_o0_carry_i_5_n_0 : STD_LOGIC;
  signal mem_pattern_init_done_o0_carry_i_6_n_0 : STD_LOGIC;
  signal mem_pattern_init_done_o0_carry_i_7_n_0 : STD_LOGIC;
  signal mem_pattern_init_done_o_i_1_n_0 : STD_LOGIC;
  signal mem_reg_0_15_30_35_i_1_n_0 : STD_LOGIC;
  signal \mem_reg_0_7_0_5_i_1__0_n_0\ : STD_LOGIC;
  signal \mem_reg_0_7_0_5_i_1__1_n_0\ : STD_LOGIC;
  signal mem_reg_0_7_0_5_i_1_n_0 : STD_LOGIC;
  signal mem_reg_0_7_6_11_i_1_n_0 : STD_LOGIC;
  signal memc_cmd_addr : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal mmcm_edge_detect_rdy_r_i_10_n_0 : STD_LOGIC;
  signal mmcm_edge_detect_rdy_r_i_11_n_0 : STD_LOGIC;
  signal mmcm_edge_detect_rdy_r_i_12_n_0 : STD_LOGIC;
  signal mmcm_edge_detect_rdy_r_i_13_n_0 : STD_LOGIC;
  signal mmcm_edge_detect_rdy_r_i_14_n_0 : STD_LOGIC;
  signal mmcm_edge_detect_rdy_r_i_15_n_0 : STD_LOGIC;
  signal mmcm_edge_detect_rdy_r_i_1_n_0 : STD_LOGIC;
  signal mmcm_edge_detect_rdy_r_i_3_n_0 : STD_LOGIC;
  signal mmcm_edge_detect_rdy_r_i_4_n_0 : STD_LOGIC;
  signal mmcm_edge_detect_rdy_r_i_6_n_0 : STD_LOGIC;
  signal mmcm_edge_detect_rdy_r_i_7_n_0 : STD_LOGIC;
  signal mmcm_edge_detect_rdy_r_i_8_n_0 : STD_LOGIC;
  signal mmcm_edge_detect_rdy_r_i_9_n_0 : STD_LOGIC;
  signal mmcm_hi0_r_i_1_n_0 : STD_LOGIC;
  signal \mod_sub0_return0__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \mod_sub0_return0__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \mod_sub0_return0__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \mod_sub0_return0__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \mod_sub0_return0__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \mod_sub0_return0__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \mod_sub0_return0__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \mod_sub0_return0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \mod_sub0_return0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal mod_sub0_return0_carry_i_1_n_0 : STD_LOGIC;
  signal mod_sub0_return0_carry_i_2_n_0 : STD_LOGIC;
  signal mod_sub0_return0_carry_i_3_n_0 : STD_LOGIC;
  signal mod_sub0_return0_carry_i_4_n_0 : STD_LOGIC;
  signal mod_sub0_return1_carry_i_1_n_0 : STD_LOGIC;
  signal \mod_sub_return0__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \mod_sub_return0__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \mod_sub_return0__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \mod_sub_return0__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \mod_sub_return0__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \mod_sub_return0__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \mod_sub_return0__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \mod_sub_return0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \mod_sub_return0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal mod_sub_return0_carry_i_1_n_0 : STD_LOGIC;
  signal mod_sub_return0_carry_i_2_n_0 : STD_LOGIC;
  signal mod_sub_return0_carry_i_3_n_0 : STD_LOGIC;
  signal mod_sub_return0_carry_i_4_n_0 : STD_LOGIC;
  signal mod_sub_return1_carry_i_1_n_0 : STD_LOGIC;
  signal mode_load_d1_i_1_n_0 : STD_LOGIC;
  signal mode_load_pulse_i_1_n_0 : STD_LOGIC;
  signal \mux_data_fall0_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \mux_data_fall0_r[11]_i_1_n_0\ : STD_LOGIC;
  signal \mux_data_fall0_r[13]_i_1_n_0\ : STD_LOGIC;
  signal \mux_data_fall0_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \mux_data_fall0_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \mux_data_fall0_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \mux_data_fall0_r[8]_i_1_n_0\ : STD_LOGIC;
  signal \mux_data_fall0_r[9]_i_1_n_0\ : STD_LOGIC;
  signal \mux_data_rise0_r[16]_i_1_n_0\ : STD_LOGIC;
  signal \mux_data_rise1_r[10]_i_1_n_0\ : STD_LOGIC;
  signal \mux_data_rise1_r[12]_i_1_n_0\ : STD_LOGIC;
  signal \mux_data_rise1_r[13]_i_1_n_0\ : STD_LOGIC;
  signal \mux_data_rise1_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \mux_data_rise1_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \mux_data_rise1_r[8]_i_1_n_0\ : STD_LOGIC;
  signal \my_empty_i_1__0_n_0\ : STD_LOGIC;
  signal my_empty_i_1_n_0 : STD_LOGIC;
  signal \my_empty_i_2__0_n_0\ : STD_LOGIC;
  signal my_empty_i_2_n_0 : STD_LOGIC;
  signal \my_full[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \my_full[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \my_full[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \my_full[3]_i_1_n_0\ : STD_LOGIC;
  signal \my_full_i_1__0_n_0\ : STD_LOGIC;
  signal my_full_i_1_n_0 : STD_LOGIC;
  signal \my_full_i_2__0_n_0\ : STD_LOGIC;
  signal my_full_i_2_n_0 : STD_LOGIC;
  signal \out_fifo_inst.out_fifo_i_16__1_n_0\ : STD_LOGIC;
  signal \out_fifo_inst.out_fifo_i_16__2_n_0\ : STD_LOGIC;
  signal \out_fifo_inst.out_fifo_i_17__2_n_0\ : STD_LOGIC;
  signal \out_fifo_inst.out_fifo_i_26__2_n_0\ : STD_LOGIC;
  signal \out_fifo_inst.out_fifo_i_27__2_n_0\ : STD_LOGIC;
  signal \out_fifo_inst.out_fifo_i_32__2_n_0\ : STD_LOGIC;
  signal \out_fifo_inst.out_fifo_i_48__2_n_0\ : STD_LOGIC;
  signal \out_fifo_inst.out_fifo_i_52__2_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pc_command_offset[4]_i_1_n_0\ : STD_LOGIC;
  signal \pc_data_offset[0]_i_1_n_0\ : STD_LOGIC;
  signal \phy_init_r[14]_i_2_n_0\ : STD_LOGIC;
  signal \phy_init_r[14]_i_3_n_0\ : STD_LOGIC;
  signal \phy_init_r[14]_i_4_n_0\ : STD_LOGIC;
  signal \phy_init_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \pi_counter_read_val[0]_i_1_n_0\ : STD_LOGIC;
  signal \pi_counter_read_val[1]_i_1_n_0\ : STD_LOGIC;
  signal \pi_counter_read_val[2]_i_1_n_0\ : STD_LOGIC;
  signal \pi_counter_read_val[3]_i_1_n_0\ : STD_LOGIC;
  signal \pi_counter_read_val[4]_i_1_n_0\ : STD_LOGIC;
  signal \pi_counter_read_val[5]_i_1_n_0\ : STD_LOGIC;
  signal \pi_counter_read_val_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \pi_counter_read_val_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \pi_counter_read_val_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \pi_counter_read_val_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \pi_counter_read_val_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \pi_counter_read_val_r[5]_i_1_n_0\ : STD_LOGIC;
  signal pi_edge_adv_i_2_n_0 : STD_LOGIC;
  signal \pi_edge_adv_wait_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \pi_edge_adv_wait_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \pi_edge_adv_wait_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \pi_edge_adv_wait_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \pi_edge_adv_wait_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[5]_i_6_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[5]_i_7_n_0\ : STD_LOGIC;
  signal \pi_step_cnt_r[5]_i_8_n_0\ : STD_LOGIC;
  signal \pi_step_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \pi_step_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \pi_step_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \pi_step_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \pi_step_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \pi_step_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \pi_step_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \pi_step_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \pi_step_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \pi_step_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \pi_wait_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \pi_wait_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \pi_wait_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \pi_wait_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \pi_wait_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \pi_wait_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \pi_wait_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \pi_wait_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \pi_wait_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \pi_wait_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \pi_wait_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \pi_wait_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \pi_wait_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \pi_wait_r[3]_i_7_n_0\ : STD_LOGIC;
  signal \pi_wait_r[3]_i_8_n_0\ : STD_LOGIC;
  signal \pi_wait_r[3]_i_9_n_0\ : STD_LOGIC;
  signal \pipe_data_in[10]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_data_in[11]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_data_in[12]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_data_in[13]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_data_in[14]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_data_in[15]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_data_in[16]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_data_in[17]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_data_in[18]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_data_in[19]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_data_in[20]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_data_in[21]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_data_in[22]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_data_in[23]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_data_in[24]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_data_in[25]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_data_in[26]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_data_in[27]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_data_in[28]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_data_in[29]_i_2_n_0\ : STD_LOGIC;
  signal \pipe_data_in[32]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_data_in[36]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_data_in[38]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_data_in[41]_i_11_n_0\ : STD_LOGIC;
  signal \pipe_data_in[41]_i_12_n_0\ : STD_LOGIC;
  signal \pipe_data_in[41]_i_13_n_0\ : STD_LOGIC;
  signal \pipe_data_in[41]_i_14_n_0\ : STD_LOGIC;
  signal \pipe_data_in[41]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_data_in[41]_i_21_n_0\ : STD_LOGIC;
  signal \pipe_data_in[41]_i_22_n_0\ : STD_LOGIC;
  signal \pipe_data_in[41]_i_23_n_0\ : STD_LOGIC;
  signal \pipe_data_in[41]_i_24_n_0\ : STD_LOGIC;
  signal \pipe_data_in[41]_i_31_n_0\ : STD_LOGIC;
  signal \pipe_data_in[41]_i_32_n_0\ : STD_LOGIC;
  signal \pipe_data_in[41]_i_33_n_0\ : STD_LOGIC;
  signal \pipe_data_in[41]_i_34_n_0\ : STD_LOGIC;
  signal \pipe_data_in[41]_i_41_n_0\ : STD_LOGIC;
  signal \pipe_data_in[41]_i_42_n_0\ : STD_LOGIC;
  signal \pipe_data_in[41]_i_43_n_0\ : STD_LOGIC;
  signal \pipe_data_in[41]_i_44_n_0\ : STD_LOGIC;
  signal \pipe_data_in[41]_i_61_n_0\ : STD_LOGIC;
  signal \pipe_data_in[41]_i_63_n_0\ : STD_LOGIC;
  signal \pipe_data_in[41]_i_66_n_0\ : STD_LOGIC;
  signal \pipe_data_in[41]_i_6_n_0\ : STD_LOGIC;
  signal \pipe_data_in[41]_i_7_n_0\ : STD_LOGIC;
  signal \pipe_data_in[41]_i_8_n_0\ : STD_LOGIC;
  signal \pipe_data_in[45]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_data_in[5]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_data_in[6]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_data_in[7]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_data_in[8]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_data_in[9]_i_1_n_0\ : STD_LOGIC;
  signal \pipe_data_in_reg[41]_i_10_n_0\ : STD_LOGIC;
  signal \pipe_data_in_reg[41]_i_19_n_0\ : STD_LOGIC;
  signal \pipe_data_in_reg[41]_i_20_n_0\ : STD_LOGIC;
  signal \pipe_data_in_reg[41]_i_29_n_0\ : STD_LOGIC;
  signal \pipe_data_in_reg[41]_i_2_n_1\ : STD_LOGIC;
  signal \pipe_data_in_reg[41]_i_30_n_0\ : STD_LOGIC;
  signal \pipe_data_in_reg[41]_i_39_n_0\ : STD_LOGIC;
  signal \pipe_data_in_reg[41]_i_3_n_0\ : STD_LOGIC;
  signal \pipe_data_in_reg[41]_i_40_n_0\ : STD_LOGIC;
  signal \pipe_data_in_reg[41]_i_49_n_0\ : STD_LOGIC;
  signal \pipe_data_in_reg[41]_i_50_n_0\ : STD_LOGIC;
  signal \pipe_data_in_reg[41]_i_5_n_0\ : STD_LOGIC;
  signal \pipe_data_in_reg[41]_i_9_n_0\ : STD_LOGIC;
  signal po_adj_done_r_i_2_n_0 : STD_LOGIC;
  signal po_adj_done_r_i_3_n_0 : STD_LOGIC;
  signal po_cnt_dec_i_1_n_0 : STD_LOGIC;
  signal po_cnt_dec_i_2_n_0 : STD_LOGIC;
  signal po_cnt_dec_i_3_n_0 : STD_LOGIC;
  signal \po_coarse_enable_w_i_1__0_n_0\ : STD_LOGIC;
  signal \po_coarse_enable_w_i_1__1_n_0\ : STD_LOGIC;
  signal \po_coarse_enable_w_i_1__2_n_0\ : STD_LOGIC;
  signal po_coarse_enable_w_i_1_n_0 : STD_LOGIC;
  signal \po_coarse_inc_w_i_1__0_n_0\ : STD_LOGIC;
  signal \po_coarse_inc_w_i_1__1_n_0\ : STD_LOGIC;
  signal \po_coarse_inc_w_i_1__2_n_0\ : STD_LOGIC;
  signal po_coarse_inc_w_i_1_n_0 : STD_LOGIC;
  signal \po_coarse_skew_delay_en_i_1__0_n_0\ : STD_LOGIC;
  signal \po_coarse_skew_delay_en_i_1__1_n_0\ : STD_LOGIC;
  signal \po_coarse_skew_delay_en_i_1__2_n_0\ : STD_LOGIC;
  signal po_coarse_skew_delay_en_i_1_n_0 : STD_LOGIC;
  signal \po_coarse_skew_delay_en_i_2__0_n_0\ : STD_LOGIC;
  signal \po_coarse_skew_delay_en_i_2__1_n_0\ : STD_LOGIC;
  signal \po_coarse_skew_delay_en_i_2__2_n_0\ : STD_LOGIC;
  signal po_coarse_skew_delay_en_i_2_n_0 : STD_LOGIC;
  signal \po_counter_read_val[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \po_counter_read_val[0]_i_1_n_0\ : STD_LOGIC;
  signal \po_counter_read_val[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \po_counter_read_val[1]_i_1_n_0\ : STD_LOGIC;
  signal \po_counter_read_val[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \po_counter_read_val[2]_i_1_n_0\ : STD_LOGIC;
  signal \po_counter_read_val[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \po_counter_read_val[3]_i_1_n_0\ : STD_LOGIC;
  signal \po_counter_read_val[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \po_counter_read_val[4]_i_1_n_0\ : STD_LOGIC;
  signal \po_counter_read_val[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \po_counter_read_val[5]_i_1_n_0\ : STD_LOGIC;
  signal \po_counter_read_val[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \po_counter_read_val[6]_i_1_n_0\ : STD_LOGIC;
  signal \po_counter_read_val[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \po_counter_read_val[7]_i_1_n_0\ : STD_LOGIC;
  signal \po_counter_read_val[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \po_counter_read_val[8]_i_1_n_0\ : STD_LOGIC;
  signal po_dec_done_i_1_n_0 : STD_LOGIC;
  signal po_dec_done_i_2_n_0 : STD_LOGIC;
  signal po_dec_done_i_3_n_0 : STD_LOGIC;
  signal \po_delay_done_i_2__0_n_0\ : STD_LOGIC;
  signal \po_delay_done_i_2__1_n_0\ : STD_LOGIC;
  signal po_delay_done_i_2_n_0 : STD_LOGIC;
  signal po_en_r_i_10_n_0 : STD_LOGIC;
  signal po_en_r_i_11_n_0 : STD_LOGIC;
  signal po_en_r_i_12_n_0 : STD_LOGIC;
  signal po_en_r_i_13_n_0 : STD_LOGIC;
  signal po_en_r_i_14_n_0 : STD_LOGIC;
  signal po_en_r_i_15_n_0 : STD_LOGIC;
  signal po_en_r_i_16_n_0 : STD_LOGIC;
  signal po_en_r_i_17_n_0 : STD_LOGIC;
  signal po_en_r_i_18_n_0 : STD_LOGIC;
  signal po_en_r_i_1_n_0 : STD_LOGIC;
  signal po_en_r_i_2_n_0 : STD_LOGIC;
  signal po_en_r_i_3_n_0 : STD_LOGIC;
  signal po_en_r_i_5_n_0 : STD_LOGIC;
  signal po_en_r_i_6_n_0 : STD_LOGIC;
  signal po_en_r_i_7_n_0 : STD_LOGIC;
  signal po_en_r_i_8_n_0 : STD_LOGIC;
  signal po_en_r_i_9_n_0 : STD_LOGIC;
  signal po_fine_enable_i_1_n_0 : STD_LOGIC;
  signal \po_fine_enable_w_i_1__0_n_0\ : STD_LOGIC;
  signal \po_fine_enable_w_i_1__1_n_0\ : STD_LOGIC;
  signal \po_fine_enable_w_i_1__2_n_0\ : STD_LOGIC;
  signal po_fine_enable_w_i_1_n_0 : STD_LOGIC;
  signal \po_fine_skew_delay_en_i_2__0_n_0\ : STD_LOGIC;
  signal \po_fine_skew_delay_en_i_2__1_n_0\ : STD_LOGIC;
  signal po_fine_skew_delay_en_i_2_n_0 : STD_LOGIC;
  signal \po_gap_enforcer[0]_i_1_n_0\ : STD_LOGIC;
  signal \po_gap_enforcer[1]_i_1_n_0\ : STD_LOGIC;
  signal \po_gap_enforcer[2]_i_1_n_0\ : STD_LOGIC;
  signal \po_gap_enforcer[3]_i_2_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[7]_i_2_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[8]_i_6_n_0\ : STD_LOGIC;
  signal \po_rdval_cnt[8]_i_7_n_0\ : STD_LOGIC;
  signal po_sel_fine_oclk_delay_i_1_n_0 : STD_LOGIC;
  signal po_setup_r_i_1_n_0 : STD_LOGIC;
  signal \po_wait_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \po_wait_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \po_wait_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \po_wait_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \po_wait_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \po_wait_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \poc_backup_ns0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal poc_backup_ns0_carry_i_10_n_0 : STD_LOGIC;
  signal poc_backup_ns0_carry_i_11_n_0 : STD_LOGIC;
  signal poc_backup_ns0_carry_i_12_n_0 : STD_LOGIC;
  signal poc_backup_ns0_carry_i_13_n_0 : STD_LOGIC;
  signal poc_backup_ns0_carry_i_14_n_0 : STD_LOGIC;
  signal poc_backup_ns0_carry_i_15_n_0 : STD_LOGIC;
  signal poc_backup_ns0_carry_i_1_n_0 : STD_LOGIC;
  signal poc_backup_ns0_carry_i_2_n_0 : STD_LOGIC;
  signal poc_backup_ns0_carry_i_3_n_0 : STD_LOGIC;
  signal poc_backup_ns0_carry_i_4_n_0 : STD_LOGIC;
  signal poc_backup_ns0_carry_i_5_n_0 : STD_LOGIC;
  signal poc_backup_ns0_carry_i_6_n_0 : STD_LOGIC;
  signal poc_backup_ns0_carry_i_7_n_0 : STD_LOGIC;
  signal poc_backup_ns0_carry_i_8_n_0 : STD_LOGIC;
  signal poc_backup_ns0_carry_i_9_n_0 : STD_LOGIC;
  signal poc_backup_r_i_1_n_0 : STD_LOGIC;
  signal prefetch_i_1_n_0 : STD_LOGIC;
  signal prev_match_r_i_2_n_0 : STD_LOGIC;
  signal push_cmd_r_i_2_n_0 : STD_LOGIC;
  signal \qcntr_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \qcntr_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \qcntr_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \qcntr_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \qcntr_r[7]_i_3_n_0\ : STD_LOGIC;
  signal qdr_rd_cmd_o_i_1_n_0 : STD_LOGIC;
  signal \qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty[1]_i_1_n_0\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty[1]_i_1_n_0\ : STD_LOGIC;
  signal \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty[1]_i_1_n_0\ : STD_LOGIC;
  signal \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_counts_asked[6]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[27]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[28]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[29]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[30]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[31]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[32]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[33]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[34]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_lane_r[35]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_received_counts[6]_i_2_n_0\ : STD_LOGIC;
  signal \rd_ptr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_ptr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \rd_ptr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \rd_ptr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \rd_ptr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \rd_ptr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \rd_ptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_ptr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_ptr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \rd_ptr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \rd_ptr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \rd_ptr[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \rd_ptr[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \rd_ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \rd_ptr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_ptr[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \rd_ptr[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \rd_ptr[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \rd_ptr[2]_i_1_n_0\ : STD_LOGIC;
  signal \rd_ptr[3]_i_1_n_0\ : STD_LOGIC;
  signal \rd_r_ptr_rep[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_r_ptr_rep[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_r_ptr_rep[0]_i_2_n_0\ : STD_LOGIC;
  signal \rd_r_ptr_rep[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_r_ptr_rep[1]_i_1_n_0\ : STD_LOGIC;
  signal \rd_r_ptr_rep[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_r_ptr_rep[2]_i_1_n_0\ : STD_LOGIC;
  signal \rd_r_ptr_rep[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_r_ptr_rep[3]_i_1_n_0\ : STD_LOGIC;
  signal \rd_r_ptr_rep[3]_i_2_n_0\ : STD_LOGIC;
  signal rdcmd_in_progress_i_1_n_0 : STD_LOGIC;
  signal rdcmd_in_progress_i_2_n_0 : STD_LOGIC;
  signal rdcmd_in_progress_i_3_n_0 : STD_LOGIC;
  signal rdlvl_pi_en_stg2_f_r_i_3_n_0 : STD_LOGIC;
  signal rdlvl_pi_en_stg2_f_r_i_4_n_0 : STD_LOGIC;
  signal rdlvl_pi_stg2_f_incdec_r_i_2_n_0 : STD_LOGIC;
  signal rdlvl_pi_stg2_f_incdec_r_i_3_n_0 : STD_LOGIC;
  signal rdlvl_stg1_done_r_i_2_n_0 : STD_LOGIC;
  signal rdlvl_stg1_start_r_i_1_n_0 : STD_LOGIC;
  signal rdlvl_stg1_start_r_i_2_n_0 : STD_LOGIC;
  signal \rdlvl_work_lane_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \rdlvl_work_lane_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \right_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \right_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \right_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \right_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \right_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \right_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \right_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \right_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \rise_lead_center_offset_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \rise_lead_r[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \rise_trail_center_offset_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \rise_trail_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \rise_trail_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \rise_trail_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \rise_trail_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \rise_trail_r[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \rise_trail_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \rise_trail_r[6]_i_3_n_0\ : STD_LOGIC;
  signal \rise_trail_r[6]_i_5_n_0\ : STD_LOGIC;
  signal \rise_trail_r[6]_i_6_n_0\ : STD_LOGIC;
  signal \rise_trail_r[6]_i_7_n_0\ : STD_LOGIC;
  signal rst_clk : STD_LOGIC;
  signal \rst_phaser_ref_sync_r[12]_i_1_n_0\ : STD_LOGIC;
  signal \rstdiv2_sync_r[11]_i_1_n_0\ : STD_LOGIC;
  signal run_end_r2_reg_srl3_i_1_n_0 : STD_LOGIC;
  signal run_polarity_held_r_i_1_n_0 : STD_LOGIC;
  signal \run_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \run_r[6]_i_2_n_0\ : STD_LOGIC;
  signal run_traffic : STD_LOGIC;
  signal run_traffic_i_1_n_0 : STD_LOGIC;
  signal \samp_cnt_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \samp_cnt_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \samp_cnt_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \samp_cnt_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \samp_cnt_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \samp_cnt_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \samp_cnt_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \samp_cnt_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \samp_cnt_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \samp_cnt_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \samp_cnt_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \samp_cnt_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \samp_cnt_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \samp_cnt_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \samp_cnt_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \samp_cnt_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \samp_cnt_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \samp_cntr_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \samp_cntr_r[10]_i_1_n_0\ : STD_LOGIC;
  signal \samp_cntr_r[11]_i_1_n_0\ : STD_LOGIC;
  signal \samp_cntr_r[11]_i_2_n_0\ : STD_LOGIC;
  signal \samp_cntr_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \samp_cntr_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \samp_cntr_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \samp_cntr_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \samp_cntr_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \samp_cntr_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \samp_cntr_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \samp_cntr_r[8]_i_1_n_0\ : STD_LOGIC;
  signal \samp_cntr_r[9]_i_1_n_0\ : STD_LOGIC;
  signal samp_result_r_i_2_n_0 : STD_LOGIC;
  signal \samp_wait_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \samp_wait_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \samp_wait_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \samp_wait_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \samp_wait_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \samp_wait_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \samps_hi_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \samps_hi_r[10]_i_1_n_0\ : STD_LOGIC;
  signal \samps_hi_r[11]_i_1_n_0\ : STD_LOGIC;
  signal \samps_hi_r[12]_i_1_n_0\ : STD_LOGIC;
  signal \samps_hi_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \samps_hi_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \samps_hi_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \samps_hi_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \samps_hi_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \samps_hi_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \samps_hi_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \samps_hi_r[8]_i_1_n_0\ : STD_LOGIC;
  signal \samps_hi_r[9]_i_1_n_0\ : STD_LOGIC;
  signal \samps_lo_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \samps_lo_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \samps_lo_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \samps_lo_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \samps_lo_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \samps_lo_carry__1_i_3_n_0\ : STD_LOGIC;
  signal samps_lo_carry_i_1_n_0 : STD_LOGIC;
  signal samps_lo_carry_i_2_n_0 : STD_LOGIC;
  signal samps_lo_carry_i_3_n_0 : STD_LOGIC;
  signal samps_lo_carry_i_4_n_0 : STD_LOGIC;
  signal samps_lo_carry_i_5_n_0 : STD_LOGIC;
  signal \samps_match_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \samps_match_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \samps_match_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \samps_match_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \samps_match_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \samps_match_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \samps_match_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \samps_match_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \samps_match_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \samps_match_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \samps_one_r0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \samps_one_r0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \samps_one_r0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal samps_one_r0_carry_i_1_n_0 : STD_LOGIC;
  signal samps_one_r0_carry_i_2_n_0 : STD_LOGIC;
  signal samps_one_r0_carry_i_3_n_0 : STD_LOGIC;
  signal samps_one_r0_carry_i_4_n_0 : STD_LOGIC;
  signal samps_one_r0_carry_i_5_n_0 : STD_LOGIC;
  signal samps_one_r0_carry_i_6_n_0 : STD_LOGIC;
  signal \samps_zero_r0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \samps_zero_r0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \samps_zero_r0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal samps_zero_r0_carry_i_1_n_0 : STD_LOGIC;
  signal samps_zero_r0_carry_i_2_n_0 : STD_LOGIC;
  signal samps_zero_r0_carry_i_3_n_0 : STD_LOGIC;
  signal samps_zero_r0_carry_i_4_n_0 : STD_LOGIC;
  signal samps_zero_r0_carry_i_5_n_0 : STD_LOGIC;
  signal samps_zero_r0_carry_i_6_n_0 : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[10]_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[11]_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[12]_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[13]_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[14]_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[15]_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[16]_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[17]_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[18]_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[19]_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[20]_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[21]_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[22]_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[23]_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[24]_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[25]_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[26]_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[27]_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[28]_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[29]_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[30]_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[31]_i_10_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[31]_i_11_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[31]_i_12_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[31]_i_14_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[31]_i_15_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[31]_i_16_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[31]_i_17_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[31]_i_18_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[31]_i_19_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[31]_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[31]_i_20_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[31]_i_21_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[31]_i_23_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[31]_i_24_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[31]_i_25_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[31]_i_26_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[31]_i_27_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[31]_i_28_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[31]_i_29_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[31]_i_2_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[31]_i_5_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[31]_i_6_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[31]_i_7_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[31]_i_8_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[31]_i_9_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[5]_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[6]_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[7]_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[8]_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts[9]_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r[8]_i_2_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r[8]_i_4_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r[8]_i_5_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_next_r_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_reg[31]_i_13_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_reg[31]_i_22_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.addr_counts_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.first_mode_load_pulse_r1_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.first_mode_load_pulse_set_i_1_n_0\ : STD_LOGIC;
  signal \seq_addr_gen.mem_init_done_i_1_n_0\ : STD_LOGIC;
  signal \seq_sm_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \seq_sm_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \seq_sm_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \seq_sm_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \seq_sm_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \seq_sm_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \seq_sm_r[1]_i_5_n_0\ : STD_LOGIC;
  signal \simp_min_eye_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \simp_min_eye_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \simp_min_eye_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \simp_min_eye_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \simp_min_eye_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \simp_min_eye_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \simp_min_eye_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \simp_min_eye_r[1]_i_5_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[4]_i_6_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[4]_i_7_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[4]_i_8_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[4]_i_9_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[8]_i_1_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[8]_i_2_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[8]_i_3_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[8]_i_4_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[8]_i_5_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[8]_i_6_n_0\ : STD_LOGIC;
  signal \sm_cntr_r[8]_i_7_n_0\ : STD_LOGIC;
  signal sm_ns0_carry_i_1_n_0 : STD_LOGIC;
  signal sm_ns0_carry_i_2_n_0 : STD_LOGIC;
  signal sm_ns0_carry_i_3_n_0 : STD_LOGIC;
  signal sm_ns0_carry_i_4_n_0 : STD_LOGIC;
  signal \sm_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \sm_wait_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_wait_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \sm_wait_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \sm_wait_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_wait_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \sm_wait_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \sm_wait_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \sm_wait_r[1]_i_6_n_0\ : STD_LOGIC;
  signal \sm_wait_r[1]_i_7_n_0\ : STD_LOGIC;
  signal \sm_wait_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \sm_wait_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \sm_wait_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \sm_wait_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \sm_wait_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \sm_wait_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \sm_wait_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \sm_wait_r[4]_i_10_n_0\ : STD_LOGIC;
  signal \sm_wait_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \sm_wait_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \sm_wait_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \sm_wait_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \sm_wait_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \sm_wait_r[4]_i_6_n_0\ : STD_LOGIC;
  signal \sm_wait_r[4]_i_7_n_0\ : STD_LOGIC;
  signal \sm_wait_r[4]_i_8_n_0\ : STD_LOGIC;
  signal \sm_wait_r[4]_i_9_n_0\ : STD_LOGIC;
  signal solid_valid_r_i_1_n_0 : STD_LOGIC;
  signal solid_valid_r_i_2_n_0 : STD_LOGIC;
  signal \start_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal stg2_2_zero_r_i_2_n_0 : STD_LOGIC;
  signal \stg3_0_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \stg3_1_r[5]_i_1_n_0\ : STD_LOGIC;
  signal stg3_r_i_1_n_0 : STD_LOGIC;
  signal \tap_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \tap_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \tap_r[6]_i_3_n_0\ : STD_LOGIC;
  signal trailing_edge1_carry_i_1_n_0 : STD_LOGIC;
  signal trailing_edge1_carry_i_2_n_0 : STD_LOGIC;
  signal trailing_edge1_carry_i_3_n_0 : STD_LOGIC;
  signal trailing_edge1_carry_i_4_n_0 : STD_LOGIC;
  signal trailing_edge1_carry_i_5_n_0 : STD_LOGIC;
  signal trailing_edge1_carry_i_6_n_0 : STD_LOGIC;
  signal trailing_edge1_carry_i_7_n_0 : STD_LOGIC;
  signal trailing_edge1_carry_i_8_n_0 : STD_LOGIC;
  signal u_bcount_2_i_1_n_0 : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/freq_refclk\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/iodelay_ctrl_rdy\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/pll_locked\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/poc_sample_pd\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/psdone\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sys_rst_o\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg\ : signal is "true";
  attribute syn_keep : string;
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg\ : signal is "true";
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_ns\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_r\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_n_16\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/inv_poc_sample_ns0_out\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/inv_poc_sample_r\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_hi0_r\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clkfbout\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_locked_i\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/poc_sample_pd_ns\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_ns\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r\ : signal is "50";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r\ : signal is "found";
  attribute syn_maxfan : string;
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r\ : signal is "10";
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r1\ : STD_LOGIC;
  attribute MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r1\ : signal is "10";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r1\ : signal is "found";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r1\ : signal is "10";
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r\ : signal is "50";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r\ : signal is "found";
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\ : STD_LOGIC;
  attribute MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\ : signal is "50";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\ : signal is "found";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\ : signal is "50";
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\ : STD_LOGIC;
  attribute MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\ : signal is "50";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\ : signal is "found";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\ : signal is "50";
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\ : STD_LOGIC;
  attribute MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\ : signal is "50";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\ : signal is "found";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\ : signal is "50";
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0\ : STD_LOGIC;
  attribute MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0\ : signal is "50";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0\ : signal is "found";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0\ : signal is "50";
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\ : STD_LOGIC;
  attribute MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\ : signal is "50";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\ : signal is "found";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\ : signal is "50";
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/sys_rst_act_hi\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_ibufg\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/p_0_in\ : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200_2\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200_REPLICATED_0_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200_REPLICATED_0_2_3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\ : STD_LOGIC_VECTOR ( 143 downto 120 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\ : STD_LOGIC_VECTOR ( 83 downto 25 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/byte_sel_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/byte_sel_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/byte_sel_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/cal_stage2_start\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_in_common_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_zero_inputs\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_zero_inputs__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_zero_inputs__0__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/dlyval_dq\ : STD_LOGIC_VECTOR ( 89 downto 40 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/edge_adv_cal_start\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/idelay_ld\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/if_empty_2r\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/if_empty_r\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/int_rd_cmd_n\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\ : STD_LOGIC_VECTOR ( 79 downto 3 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_bw\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_dll_off_n\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\ : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\ : STD_LOGIC_VECTOR ( 71 downto 36 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wr_n\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_cmd_wr_en\ : STD_LOGIC;
  attribute RTL_KEEP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_cmd_wr_en\ : signal is "true";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_cmd_wr_en\ : signal is "true";
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_data_wr_en\ : STD_LOGIC;
  attribute RTL_KEEP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_data_wr_en\ : signal is "true";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_data_wr_en\ : signal is "true";
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/p_0_in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_ctl_ready\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\ : STD_LOGIC_VECTOR ( 955 downto 800 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/pi_edge_adv_2r\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/pi_edge_adv_r\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/pi_fine_enable\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/pi_fine_inc\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_cnt_dec\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_fine_enable\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_sel_fine_oclk_delay_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rdlvl_stg1_start\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/tmp_lb_clk\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_rd_cmd\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_data0\ : STD_LOGIC_VECTOR ( 34 downto 16 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/pos_edge_samp\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/sm_cntr_ns\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/byte_sel_ns\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/byte_sel_ns117_in\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/byte_sel_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_inc\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/inc_ns\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/inc_ns0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/inc_ns1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/inc_ns25_out\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/inc_r_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/ktap_at_left_edge_r_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/ktap_at_right_edge_r_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/mmcm_edge_detect_rdy_ns\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/mmcm_edge_detect_rdy_r_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_5_in\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/po_en_r_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/poc_backup_ns\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/poc_backup_r\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\ : signal is "yes";
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/solid_valid_ns28_out\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/solid_valid_r\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/stg3_ns\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/stg3_r_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/current_command\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/inc_r_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/new_command\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_ns\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_setup_r\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_su_rdy_ns\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_su_rdy_r_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_ns\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_adj_done_r_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_byte_sel_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry_i_1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry_i_2_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry_i_3_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return3\ : STD_LOGIC_VECTOR ( 8 downto 5 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_diff_r_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry_i_1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry_i_2_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry_i_3_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return3\ : STD_LOGIC_VECTOR ( 8 downto 5 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns00_in\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_2_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_3_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_4_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_5_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_6_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_7_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_8_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_r_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_diff_r_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/fall_trail_r0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_2_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_3_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_4_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_5_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_6_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_7_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_8_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_2_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_3_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_4_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_5_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_6_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_7_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_8_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset0_return0\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset0_return3\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset_return0\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset_return3\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_1_in\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/poc_backup_ns0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/prev_r\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_r_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_ns0\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_r_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_r_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_ns0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_lo\ : STD_LOGIC_VECTOR ( 12 downto 3 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_one_ns\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_zero_ns\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge00_in\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/trailing_edge0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__0_carry_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__1_carry__0_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__1_carry_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__0_carry_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__1_carry__0_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__1_carry_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_carry__0_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_carry_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diffs_eq\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diffs_eq_r\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/done_ns\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/done_r_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_aligned_ns\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_aligned_r_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry__0_n_5\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry__0_n_6\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry__0_n_7\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry_n_4\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry_n_5\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry_n_6\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry__0_n_5\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry__0_n_6\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry__0_n_7\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry_n_4\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry_n_5\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry_n_6\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry_n_7\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return1_carry_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry__0_n_5\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry__0_n_6\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry__0_n_7\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry_n_4\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry_n_5\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry_n_6\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry__0_n_5\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry__0_n_6\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry__0_n_7\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry_n_4\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry_n_5\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry_n_6\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry_n_7\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return1_carry_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/poc_backup_ns\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/poc_backup_ns0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/poc_backup_ns0_carry_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/poc_backup_r_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/reset_run_ends\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_end_r2_reg_srl3_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_end_r3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_ends_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_ends_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_polarity_held_r\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_too_small_r10\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_too_small_r2_reg_srl2_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_too_small_r3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_polarity_ns2_out\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_polarity_r_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_too_small_ns\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_too_small_r_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[9]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[9]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_lo_carry__0_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_lo_carry_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_one_r0_carry_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_one_r_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_zero_r0_carry_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_zero_r_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_ns0_carry_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/pd_out_r_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/q1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/p_1_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_fall1_2r\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise0_r\ : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cal_stage2_start_ns\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/init_calib_complete_ns\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/init_rd_cmd_ns\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/init_wr_cmd_ns\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns0_in\ : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___0_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___2_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___3_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___4_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___5_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i__n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[9]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/rst_r\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/rst_stg1_ns\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/seen_valid_r0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sel\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_0_in\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_0_in2_in\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_1_in\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_1_in__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/io_fifo_rden_cal_done_r_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cmd\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cmd\ : signal is "yes";
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cmd_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cmd_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cntr_cmd\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cntr_cmd_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_command_offset\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_command_offset_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_ctl_ns\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute RTL_KEEP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_ctl_ns\ : signal is "yes";
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_data_offset\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_data_offset_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_data_offset_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_seq_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_seq_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/phy_ctl_wr_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/A_calib_in_common\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/_phy_ctl_a_full_p\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/_phy_ctl_a_full_p__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/drive_on_calib_in_common_0\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/drive_on_calib_in_common_2_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/fine_delay_cnt0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/fine_delay_cnt0__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/my_empty0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/my_full0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/p_0_in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/p_1_out\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/pi_counter_read_val_w[2]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/po_counter_read_val_w[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_of_full\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_po_counter_read_val\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_po_delay_done\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_po_fine_enable\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_po_sel_fine_oclk_delay_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_of_full\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_po_counter_read_val\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_po_delay_done\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_po_fine_enable\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_po_sel_fine_oclk_delay_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_n_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_n_22\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_n_23\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_n_3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/fine_delay_cnt0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/my_empty0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/my_full0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/p_0_in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\ : STD_LOGIC_VECTOR ( 77 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_en_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q9\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_wren\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/os_rst\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_enable_w\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_inc_w\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_skew_delay_en\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_delay_done0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_enable_w\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_skew_delay_en\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_skew_delay_en0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_rd_enable\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\ : STD_LOGIC_VECTOR ( 77 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\ : STD_LOGIC_VECTOR ( 77 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_en_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/ddr_clock_out_sel\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/lut_tristate\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/my_empty0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/my_full0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q9\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_wren\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/os_rst\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk_delayed\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/p_0_in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_coarse_enable_w\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_coarse_inc_w\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_coarse_skew_delay_en\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_delay_done0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_fine_enable_w\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_fine_skew_delay_en\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_fine_skew_delay_en0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_rd_enable\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\ : STD_LOGIC_VECTOR ( 77 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_of_full\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_counter_read_val\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_delay_done\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_fine_enable\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_sel_fine_oclk_delay_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_of_full\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_po_counter_read_val\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_po_delay_done\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_po_fine_enable\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_po_sel_fine_oclk_delay_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_n_23\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_n_25\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_n_3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg_n_0_[6]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg_n_0_[7]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg_n_0_[8]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\ : STD_LOGIC_VECTOR ( 77 downto 2 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_en_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q9\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_wren\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/os_rst\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_coarse_enable_w\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_coarse_inc_w\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_coarse_skew_delay_en\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_delay_done0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_fine_enable_w\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_fine_skew_delay_en\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_fine_skew_delay_en0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_rd_enable\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\ : STD_LOGIC_VECTOR ( 77 downto 2 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\ : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_en_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q9\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_wren\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/os_rst\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_enable_w\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_inc_w\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_skew_delay_en\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_delay_done0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_enable_w\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_skew_delay_en\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_skew_delay_en0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_rd_enable\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\ : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_pi_counter_read_en_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_pi_counter_read_val\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_pi_edge_adv\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_pi_fine_enable_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_pi_fine_inc_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_po_delay_done\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_pi_counter_read_en_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_pi_counter_read_val\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_pi_edge_adv\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_pi_fine_enable_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_pi_fine_inc_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_po_delay_done\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/cq_buf_clk\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/fine_delay_cnt0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/fine_delay_cnt0__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/p_0_in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo_n_2\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/is_rst\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_delay_done0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_0_5_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_0_5_n_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_0_5_n_2\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_0_5_n_3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35_n_2\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35_n_3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35_n_4\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35_n_5\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_36_41_n_4\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_36_41_n_5\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_2\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_4\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_5\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_2\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_4\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_5\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_2\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_4\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_5\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_60_65_n_4\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_60_65_n_5\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_66_71_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_66_71_n_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77_n_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77_n_2\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77_n_3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_full_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_en\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_ptr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/data_in_dly_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/data_in_dly_10\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/data_in_dly_11\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/data_in_dly_4\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/data_in_dly_5\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/data_in_dly_6\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/data_in_dly_7\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/data_in_dly_8\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/data_in_dly_9\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\ : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo_n_2\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/is_rst\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_delay_done0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_24_29_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_24_29_n_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_24_29_n_2\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_24_29_n_3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35_n_2\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35_n_3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35_n_4\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35_n_5\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_36_41_n_4\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_36_41_n_5\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_2\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_4\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_5\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_2\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_4\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_5\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_2\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_4\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_5\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_60_65_n_4\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_60_65_n_5\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_66_71_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_66_71_n_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77_n_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77_n_2\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77_n_3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_full_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_en\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_ptr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/data_in_dly_10\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/data_in_dly_11\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/data_in_dly_3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/data_in_dly_4\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/data_in_dly_5\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/data_in_dly_6\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/data_in_dly_7\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/data_in_dly_8\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/data_in_dly_9\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\ : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/ref_dll_lock_w_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/ref_dll_lock_w_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/ref_dll_lock_w_2\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/adj_lat_inst.inc_lat_inst[0].inc_latency[0]_i_1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/adj_lat_inst.inc_lat_inst[0].lat_adj_done[0]_i_1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/adj_lat_inst.inc_lat_inst[1].inc_latency[1]_i_1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/adj_lat_inst.inc_lat_inst[1].lat_adj_done[1]_i_1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/hyst_warmup_r_i_1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/inc_byte_cnt_i_1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/max_lat_done_r\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/mem_lat_inst[0].phase_bslip_vld_chk[0]_i_1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/mem_lat_inst[1].phase_bslip_vld_chk[1]_i_1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_2\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_2\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_5\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_2\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_2\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_5\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_2\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_2\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_5\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_2\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_2\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_5\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/max_lat_done_r\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_2\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_2\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_5\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_2\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_2\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_5\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_2\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_2\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_5\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_2\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_2\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_3\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_5\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/pi_edge_adv_i_1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/pi_lane_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/prev_match_r_i_1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/rdlvl_pi_stg2_f_incdec_r_i_1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/stg2_2_zero_r_i_1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_10_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_12_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_13_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_14_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_15_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_16_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_17_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_21_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_22_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_23_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_24_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_25_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_26_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_27_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_30_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_31_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_33_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_34_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_35_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_36_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_37_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_38_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_39_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_40_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_41_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_42_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_43_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_46_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_47_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_48_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_49_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_7_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_9_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_10_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_11_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_12_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_13_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_14_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_15_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_17_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_18_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_20_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_21_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_22_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_25_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_26_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_27_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_28_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_29_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_30_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_33_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_34_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_35_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_36_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_37_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_38_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_39_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_40_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_5_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_6_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_7_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_8_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_9_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_11_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_12_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_13_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_14_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_15_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_16_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_17_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_18_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_19_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_20_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_21_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_22_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_23_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_24_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_25_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_26_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_27_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_28_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_29_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_30_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_31_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_32_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_33_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_34_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_35_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_36_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_37_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_38_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_5_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_6_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_9_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_10_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_11_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_12_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_13_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_14_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_16_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_17_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_18_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_19_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_21_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_22_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_23_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_24_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_25_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_26_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_27_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_28_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_7_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_8_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_10_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_11_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_12_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_13_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_14_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_15_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_16_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_17_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_6_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_7_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_8_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_9_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_10_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_11_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_6_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_7_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_8_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_9_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_28_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_29_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_32_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_44_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_45_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_16_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_19_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_23_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_24_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_31_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_32_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/data0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_zero_ns\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_zero_r\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/first_lane_r\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\ : STD_LOGIC;
  attribute RTL_KEEP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\ : signal is "yes";
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_r\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_ns\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_ns\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/min_eye_ns\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/min_eye_r\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/new_dlyval_r\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_lane_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_ns\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_r\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_ns\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/prev_match_r_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[32]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[33]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[34]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[35]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[9]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_pi_en_stg2_f_ns\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_pi_stg2_f_incdec_ns4_out\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_stg1_done_ns\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_stg1_done_r_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_stg1_start_r\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_ns\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_ns\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_ns\ : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_result_ns\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_result_r\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/simp_min_eye_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/simp_min_eye_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\ : signal is "yes";
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/stg2_2_zero_r\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].inc_latency_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].inc_latency_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/bl4_rd_cmd_int_r_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/byte_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/byte_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/byte_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/cal_done_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/cal_stage2_done\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_2r_reg_r_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_3r_reg_r_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_3r_reg_srl2___u_mig_qdr_rev4_u_mig_qdr_rev4_mig_u_qdr_phy_top_u_qdr_rld_phy_read_top_u_qdr_rld_phy_read_stage2_cal_clkdiv_phase_cal_done_3r_reg_r_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_4r_reg_gate_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_4r_reg_r_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_4r_reg_u_mig_qdr_rev4_u_mig_qdr_rev4_mig_u_qdr_phy_top_u_qdr_rld_phy_read_top_u_qdr_rld_phy_read_stage2_cal_clkdiv_phase_cal_done_4r_reg_r_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_5r\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_r\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/edge_adv_cal_done_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/edge_adv_cal_start_r\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/en_mem_cntr\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/en_mem_latency_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/inc_byte_cnt_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/lat_adj_done\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/lat_adj_done2_in\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_done\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_cntr\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_cntr1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_cntr_done\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_adj\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd0_bslip_vld_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd0_vld_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_bslip_vld_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_vld_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_r_reg[0]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_measured_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd0_bslip_vld_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd0_vld_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_bslip_vld_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_vld_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd0_bslip_vld_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd0_vld_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_bslip_vld_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_vld_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_r_reg[1]__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_measured_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd0_bslip_vld_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd0_vld_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_bslip_vld_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_vld_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_latency\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_in\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__14/mem_lat_inst[0].fd0_bslip_vld[0]_i_1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__14/mem_lat_inst[0].fd0_bslip_vld[0]_i_2_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__15/mem_lat_inst[1].fd0_bslip_vld[1]_i_1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__15/mem_lat_inst[1].fd0_bslip_vld[1]_i_2_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__20/mem_lat_inst[0].rd0_bslip_vld[0]_i_1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__20/mem_lat_inst[0].rd0_bslip_vld[0]_i_2_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__21/mem_lat_inst[1].rd0_bslip_vld[1]_i_1_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__21/mem_lat_inst[1].rd0_bslip_vld[1]_i_2_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_10_out\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_5_out\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/phase_bslip_vld_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/phase_bslip_vld_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/phase_bslip_vld_chk\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_reg_n_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/data_valid_int_0\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/data_valid_int_1\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/data_valid_int_r1\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/p_1_out\ : STD_LOGIC;
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/wr_ptr_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/wrcal_stg3\ : STD_LOGIC;
  signal \u_poc_meta/run_ends_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \u_poc_meta/run_ends_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \u_poc_tap_base/sm_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \u_poc_tap_base/sm_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_control/p_1_out_inferred__0/i__n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_fall0_r[10]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_fall0_r[12]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_fall0_r[14]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_fall0_r[15]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_fall0_r[16]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_fall0_r[17]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_fall0_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_fall0_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_fall0_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_fall0_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_fall1_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_fall1_r[11]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_fall1_r[14]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_fall1_r[16]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_fall1_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_fall1_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_fall1_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_fall1_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_fall1_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_fall1_r[9]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_rise0_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_rise0_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_rise0_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_rise0_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_rise1_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_rise1_r[11]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_rise1_r[14]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_rise1_r[15]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_rise1_r[16]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_rise1_r[17]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_rise1_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_rise1_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_rise1_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_rise1_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_rise1_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_phy_wr_data/mux_data_rise1_r[9]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_rld_phy_cntrl_init//i__n_0\ : STD_LOGIC;
  signal \u_qdr_rld_phy_cntrl_init/__0/i__n_0\ : STD_LOGIC;
  signal \u_qdr_rld_phy_cntrl_init/of_cmd_wr_en_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_rld_phy_cntrl_init/of_data_wr_en_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_rld_phy_cntrl_init/pc_seq[0]_i_1_n_0\ : STD_LOGIC;
  signal \u_qdr_rld_phy_cntrl_init/pc_seq[1]_i_1_n_0\ : STD_LOGIC;
  signal \u_traffic_gen_top/run_traffic\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/AC1_G_E1\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/AC2_G_E2\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0__0\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[10]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[11]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[12]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[13]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[14]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[15]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[24]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[25]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[26]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[27]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[28]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[29]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[30]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[31]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[6]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[7]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[8]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[9]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/end_addr_reached\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/end_addr_reached0\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/lower_end_matched\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry__0_n_0\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry__1_n_0\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry__2_n_0\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry_n_0\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o_reg_n_0\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/memc_init_done_reg\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/memc_wr_en_r\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/next_state\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/next_state_inferred__5/i___1_n_0\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_init_mem_pattern_ctr/upper_end_matched\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmd_start\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/gen_bl\ : STD_LOGIC_VECTOR ( 9 downto 6 );
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in__1\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in__2\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/cmd_rdy_reg_n_0\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/prefetch\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_mdata_en\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r\ : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r1_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/cmd_rdy_o0\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/dfifo_has_enough_room\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/empty\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/full\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/p_0_in\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/p_1_in\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/p_1_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked0\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/empty0\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/full0\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_30_35_n_2\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_30_35_n_3\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_30_35_n_4\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_30_35_n_5\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_36_41_n_0\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_36_41_n_1\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_strobe\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/wait_cnt\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/wait_done1_out\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/wait_done_reg_n_0\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/wr_en\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/bram_rd_valid_o\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_rdyC\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_rdyD\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_rdyE\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_start\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_start0\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startC\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD0\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startE\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startE0\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/data_valid_reg_n_0\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/user_burst_cnt_larger_1_r\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/user_burst_cnt_larger_1_r0\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\ : STD_LOGIC_VECTOR ( 29 downto 5 );
  signal \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_cmd\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_valid\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/flow2cmd_rdy\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/last_word_wr\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r0\ : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[10]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[6]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[7]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[8]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[9]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_en_r1_reg_n_0\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_fifo_rdy\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_o_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_reg\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_wr_pending_r1\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_traffic_gen_top/u_memc_traffic_gen/memc_control/next_state\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_traffic_gen_top/u_memc_traffic_gen/memc_control/p_0_in\ : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \u_traffic_gen_top/u_memc_traffic_gen/memc_control/push_cmd\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/memc_control/rdcmd_in_progress\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/memc_control/rdp_valid\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/memc_control/wdp_valid\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/memc_control/wr_in_progress\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/memc_control/wrcmd_in_progress\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\ : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal \u_traffic_gen_top/u_memc_traffic_gen/rd_rdy\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/rd_valid\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/run_traffic_reg\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS\ : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts1\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\ : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/cal_blout\ : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\ : STD_LOGIC_VECTOR ( 22 downto 7 );
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/cmd_clk_en\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/cmd_clk_en_r\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\ : STD_LOGIC_VECTOR ( 30 downto 6 );
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/first_load_pulse\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/first_mode_load_pulse_r1\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/first_mode_load_pulse_set\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/force_rd\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/force_rd_counts_reg_n_0_[0]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/force_rd_counts_reg_n_0_[1]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/force_rd_counts_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_addr_larger\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_bl_larger\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[10]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[11]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[12]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[13]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[14]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[15]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[16]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[17]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[18]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[19]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[4]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[5]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[6]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[7]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[8]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[9]\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/p_1_in\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/p_4_out\ : STD_LOGIC_VECTOR ( 17 to 17 );
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_vld\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_vld0\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/mode_load_d1\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/mode_load_d2\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/mode_load_pulse\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/mode_load_pulse_r1\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in1_in\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_2_out\ : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in\ : STD_LOGIC_VECTOR ( 45 to 45 );
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg4\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/prbs_instr_a\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/run_traffic_r\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\ : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.mem_init_done_reg_n_0\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/wr_rdy\ : STD_LOGIC;
  signal \u_traffic_gen_top/u_memc_traffic_gen/wr_validC\ : STD_LOGIC;
  signal upper_end_matched_i_1_n_0 : STD_LOGIC;
  signal \user_burst_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[10]_i_1_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[10]_i_2_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[10]_i_3_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[5]_i_3_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[7]_i_2_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[9]_i_1_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[9]_i_2_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[9]_i_3_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[9]_i_4_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[9]_i_5_n_0\ : STD_LOGIC;
  signal \user_burst_cnt[9]_i_6_n_0\ : STD_LOGIC;
  signal \valid_latency[2]_i_1_n_0\ : STD_LOGIC;
  signal \valid_latency[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_cnt[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \wait_cnt[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \wait_cnt[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \wait_cnt[3]_i_1__4_n_0\ : STD_LOGIC;
  signal wdp_valid_o_i_2_n_0 : STD_LOGIC;
  signal \wr_data_gen/user_burst_cnt[10]_i_1_n_0\ : STD_LOGIC;
  signal wr_in_progress_i_1_n_0 : STD_LOGIC;
  signal \wr_ptr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \wr_ptr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \wr_ptr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \wr_ptr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \wr_ptr[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \wr_ptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \wr_ptr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \wr_ptr[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \wr_ptr[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \wr_ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \wr_ptr[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \wr_ptr[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \wr_ptr[2]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ubr.user_burst_cnt_larger_1_r_i_2_n_0\ : STD_LOGIC;
  signal wrcal_adj_done_r_i_1_n_0 : STD_LOGIC;
  signal wrcal_adj_done_r_i_2_n_0 : STD_LOGIC;
  signal wrcal_adj_done_r_i_3_n_0 : STD_LOGIC;
  signal \wrcal_byte_sel_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \wrcal_byte_sel_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \wrcal_byte_sel_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \wrcal_byte_sel_r[0]_i_5_n_0\ : STD_LOGIC;
  signal wrcmd_in_progress_i_1_n_0 : STD_LOGIC;
  signal NLW_AC1_G_E1_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_AC1_G_E1_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ADDRESS_PATTERN.acounts_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_ADDRESS_PATTERN.acounts_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_ADDRESS_PATTERN.acounts_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_ADDRESS_PATTERN.acounts_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_ADDRESS_PATTERN.acounts_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_ADDRESS_PATTERN.acounts_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ADDRESS_PATTERN.acounts_reg[4]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_ADDRESS_PATTERN.acounts_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_addr_r_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_addr_r_reg[16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_addr_r_reg[19]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_r_reg[19]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_addr_r_reg[4]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_addr_r_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_buf_avail_r_reg[6]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buf_avail_r_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buf_avail_r_reg[6]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_buf_avail_r_reg[6]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cq_cnt_r_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_cq_cnt_r_reg[4]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_cq_cnt_r_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_current_address_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_current_address_reg[17]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_current_address_reg[1]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_current_address_reg[21]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_current_address_reg[25]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_current_address_reg[29]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_current_address_reg[29]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_current_address_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_current_address_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_eye_sz_cnt_r_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_eye_sz_cnt_r_reg[4]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gen_addr_larger_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gen_addr_larger_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gen_addr_larger_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gen_addr_larger_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gen_addr_larger_reg_i_9_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gen_addr_larger_reg_i_9_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gen_bl_larger_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gen_bl_larger_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gen_bl_larger_reg_i_11_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gen_bl_larger_reg_i_11_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gen_bl_larger_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gen_bl_larger_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_gen_bl_larger_reg_i_20_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gen_bl_larger_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gen_bl_larger_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_gen_bl_larger_reg_i_30_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gen_bl_larger_reg_i_31_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_pipe_data_in_reg[41]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_pipe_data_in_reg[41]_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_pipe_data_in_reg[41]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pipe_data_in_reg[41]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pipe_data_in_reg[41]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pipe_data_in_reg[41]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_pipe_data_in_reg[41]_i_29_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_pipe_data_in_reg[41]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pipe_data_in_reg[41]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_pipe_data_in_reg[41]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pipe_data_in_reg[41]_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_pipe_data_in_reg[41]_i_39_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_pipe_data_in_reg[41]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pipe_data_in_reg[41]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_pipe_data_in_reg[41]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pipe_data_in_reg[41]_i_40_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_pipe_data_in_reg[41]_i_49_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_pipe_data_in_reg[41]_i_49_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pipe_data_in_reg[41]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_pipe_data_in_reg[41]_i_50_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_pipe_data_in_reg[41]_i_50_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_pipe_data_in_reg[41]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_pipe_data_in_reg[41]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_seq_addr_gen.addr_counts_next_r_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_seq_addr_gen.addr_counts_next_r_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_seq_addr_gen.addr_counts_next_r_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_seq_addr_gen.addr_counts_next_r_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_seq_addr_gen.addr_counts_next_r_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_seq_addr_gen.addr_counts_next_r_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_seq_addr_gen.addr_counts_next_r_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_seq_addr_gen.addr_counts_next_r_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_seq_addr_gen.addr_counts_next_r_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_seq_addr_gen.addr_counts_reg[31]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_seq_addr_gen.addr_counts_reg[31]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_seq_addr_gen.addr_counts_reg[31]_i_22_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_seq_addr_gen.addr_counts_reg[31]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_seq_addr_gen.addr_counts_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_seq_addr_gen.addr_counts_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_seq_addr_gen.addr_counts_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_seq_addr_gen.addr_counts_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_CLKFBOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_CLKFBSTOPPED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_CLKINSTOPPED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_CLKOUT0B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_CLKOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_CLKOUT1B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_CLKOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_CLKOUT2B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_CLKOUT3_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_CLKOUT3B_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_CLKOUT4_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_CLKOUT5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_CLKOUT6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_DRDY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i_CLKOUT4_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i_CLKOUT5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i_DRDY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_r_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_r_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[1]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[4]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[4]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[4]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[1]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[4]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[4]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[4]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_r_reg[3]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_r_reg[6]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_r_reg[6]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_r_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_r_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_r_reg[4]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_r_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r_reg[12]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r_reg[3]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/trailing_edge0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/trailing_edge0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/trailing_edge0_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/trailing_edge0_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/trailing_edge1_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/trailing_edge1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__1_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__1_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns1_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diffs_eq_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diffs_eq_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return1_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return1_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/poc_backup_ns0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/poc_backup_ns0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/poc_backup_ns0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/poc_backup_ns0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_lo_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_lo_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_lo_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_lo_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_lo_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_one_r0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_one_r0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_one_r0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_one_r0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_zero_r0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_zero_r0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_zero_r0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_zero_r0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_ns0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_ns0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/u_phase_detector_Q2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_PHYCTLFULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_AUXOUTPUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_INBURSTPENDING_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_INRANKA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_INRANKB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_INRANKC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_INRANKD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_OUTBURSTPENDING_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_PCENABLECALIB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_30_35_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_36_41_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_42_47_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_48_53_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_54_59_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_60_65_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_66_71_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_72_77_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out_COARSEOVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out_FINEOVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out_OCLKDELAYED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out_CTSBUS_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out_DQSBUS_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out_DTSBUS_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo_ALMOSTEMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo_ALMOSTFULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo_EMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo_Q0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_30_35_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_36_41_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_42_47_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_48_53_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_54_59_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_60_65_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_66_71_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_72_77_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out_COARSEOVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out_FINEOVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out_CTSBUS_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out_DQSBUS_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out_DTSBUS_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/gen_ddr_dk.gen_diff_ddr_dk.ddr_dk_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo_ALMOSTEMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo_ALMOSTFULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo_EMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo_Q0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo_Q5_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo_Q6_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_PHYCTLEMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_PHYCTLFULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_AUXOUTPUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_INBURSTPENDING_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_INRANKA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_INRANKB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_INRANKC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_INRANKD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_OUTBURSTPENDING_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_PCENABLECALIB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_30_35_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_36_41_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_42_47_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_48_53_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_54_59_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_60_65_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_66_71_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_72_77_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out_COARSEOVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out_FINEOVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out_OCLKDELAYED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out_CTSBUS_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out_DQSBUS_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out_DTSBUS_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo_ALMOSTEMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo_ALMOSTFULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo_EMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo_Q0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo_Q1_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_30_35_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_36_41_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_42_47_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_48_53_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_54_59_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_60_65_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_66_71_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_72_77_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_78_79_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_78_79_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_78_79_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out_COARSEOVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out_FINEOVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out_OCLKDELAYED_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out_CTSBUS_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out_DQSBUS_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out_DTSBUS_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo_ALMOSTEMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo_ALMOSTFULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo_EMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_IN_inst.phaser_in_FINEOVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_IN_inst.phaser_in_RCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo_ALMOSTEMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo_ALMOSTFULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo_FULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo_D1_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo_D2_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo_D3_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo_Q0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo_Q1_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo_Q2_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo_Q3_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo_Q9_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_0_5_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_36_41_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_36_41_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_60_65_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_60_65_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_66_71_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_66_71_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_IN_inst.phaser_in_FINEOVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_IN_inst.phaser_in_RCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo_ALMOSTEMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo_ALMOSTFULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo_FULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo_D0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo_D1_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo_D2_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo_Q0_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo_Q1_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo_Q2_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo_Q9_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_24_29_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_36_41_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_36_41_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_60_65_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_60_65_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_66_71_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_66_71_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_D_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_OCLK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_OFB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_Q5_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_Q6_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_Q7_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_Q8_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/gen_rd_valid[0].u_vld_gen_srl_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/gen_rd_valid[1].u_vld_gen_srl_inst_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r1_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r1_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_30_35_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of A_po_fine_enable_i_1 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of A_po_sel_fine_oclk_delay_i_1 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of C_pi_counter_read_en_i_1 : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of C_pi_edge_adv_i_2 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of C_pi_fine_enable_i_1 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of C_pi_fine_inc_i_1 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of C_po_fine_enable_i_1 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of C_po_fine_enable_i_2 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of C_po_sel_fine_oclk_delay_i_1 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \C_po_sel_fine_oclk_delay_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of D_pi_counter_read_en_i_1 : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of D_pi_edge_adv_i_1 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of D_pi_fine_enable_i_1 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of D_pi_fine_inc_i_1 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of D_po_fine_enable_i_1 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of D_po_sel_fine_oclk_delay_i_1 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_r[0]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_r[2]_i_2\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \INC_COUNTS_V.INC_COUNTS[6]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \addr_out[10]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \addr_out[11]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \addr_out[12]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \addr_out[13]_i_1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \addr_out[14]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \addr_out[15]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \addr_out[16]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \addr_out[17]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \addr_out[18]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \addr_out[19]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \addr_out[20]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \addr_out[21]_i_1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \addr_out[22]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \addr_out[23]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \addr_out[24]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \addr_out[25]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \addr_out[26]_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \addr_out[27]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \addr_out[28]_i_1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \addr_out[29]_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \addr_out[5]_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \addr_out[6]_i_1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \addr_out[7]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \addr_out[8]_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \addr_out[9]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \addr_reg[1]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \addr_reg[2]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \addr_reg[3]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \addr_reg[4]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \byte_cnt[1]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \byte_cnt[2]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of calib_in_common_i_1 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of cmd_rdyC_i_1 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of cmd_rdyD_i_1 : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of cmd_rdyE_i_1 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \eye_width_r[2]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \eye_width_r[3]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \fine_delay_cnt[1]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \fine_delay_cnt[1]_i_1__0\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \fine_delay_cnt[1]_i_1__1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \fine_delay_cnt[1]_i_1__2\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \fine_delay_cnt[1]_i_1__3\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \fine_delay_cnt[1]_i_1__4\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \fine_delay_cnt[2]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \fine_delay_cnt[2]_i_1__0\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \fine_delay_cnt[2]_i_1__1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \fine_delay_cnt[2]_i_1__2\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \fine_delay_cnt[2]_i_1__3\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \fine_delay_cnt[2]_i_1__4\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \fine_delay_cnt[3]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \fine_delay_cnt[3]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \fine_delay_cnt[3]_i_1__1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \fine_delay_cnt[3]_i_1__2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \fine_delay_cnt[3]_i_1__3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \fine_delay_cnt[3]_i_1__4\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \fine_delay_cnt[4]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \fine_delay_cnt[4]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \fine_delay_cnt[4]_i_1__1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \fine_delay_cnt[4]_i_1__2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \fine_delay_cnt[4]_i_1__3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \fine_delay_cnt[4]_i_1__4\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \force_rd_counts[0]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \force_rd_counts[1]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \force_rd_counts[2]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \force_rd_counts[3]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \iob_addr_rise1[0]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \iob_addr_rise1[10]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \iob_addr_rise1[11]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \iob_addr_rise1[12]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \iob_addr_rise1[13]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \iob_addr_rise1[14]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \iob_addr_rise1[15]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \iob_addr_rise1[16]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \iob_addr_rise1[17]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \iob_addr_rise1[18]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \iob_addr_rise1[19]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \iob_addr_rise1[1]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \iob_addr_rise1[2]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \iob_addr_rise1[3]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \iob_addr_rise1[4]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \iob_addr_rise1[5]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \iob_addr_rise1[6]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \iob_addr_rise1[7]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \iob_addr_rise1[8]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \iob_addr_rise1[9]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \max_lat_inst.mem_cntr[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \max_lat_inst.mem_cntr[4]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \mem_lat_inst[0].fd0_vld[0]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \mem_lat_inst[0].fd1_bslip_vld[0]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \mem_lat_inst[0].latency_cntr[0][1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \mem_lat_inst[0].latency_cntr[0][2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \mem_lat_inst[0].latency_cntr[0][3]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \mem_lat_inst[0].latency_cntr[0][4]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \mem_lat_inst[1].fd0_vld[1]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mem_lat_inst[1].fd1_bslip_vld[1]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mem_lat_inst[1].latency_cntr[1][1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \mem_lat_inst[1].latency_cntr[1][2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of mmcm_hi0_r_i_1 : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \mux_data_fall0_r[0]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \mux_data_fall0_r[11]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \mux_data_fall0_r[13]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \mux_data_fall0_r[2]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \mux_data_fall0_r[4]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \mux_data_fall0_r[6]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \mux_data_fall0_r[8]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \mux_data_fall0_r[9]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \mux_data_rise0_r[16]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \mux_data_rise1_r[10]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \mux_data_rise1_r[12]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \mux_data_rise1_r[13]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \mux_data_rise1_r[6]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \mux_data_rise1_r[8]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \next_lane_r[0]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \next_lane_r[1]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \pi_edge_adv_wait_cnt[1]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \pi_edge_adv_wait_cnt[2]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \pipe_data_in[10]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \pipe_data_in[11]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \pipe_data_in[12]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \pipe_data_in[13]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \pipe_data_in[14]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \pipe_data_in[15]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \pipe_data_in[16]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \pipe_data_in[17]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \pipe_data_in[18]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \pipe_data_in[19]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \pipe_data_in[20]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \pipe_data_in[21]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \pipe_data_in[22]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \pipe_data_in[23]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \pipe_data_in[24]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \pipe_data_in[25]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \pipe_data_in[26]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \pipe_data_in[27]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \pipe_data_in[28]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \pipe_data_in[29]_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \pipe_data_in[32]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \pipe_data_in[8]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \pipe_data_in[9]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of po_adj_done_r_i_1 : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of po_coarse_enable_w_i_1 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \po_coarse_enable_w_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \po_coarse_enable_w_i_1__1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \po_coarse_enable_w_i_1__2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of po_fine_enable_i_1 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of po_fine_enable_w_i_1 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \po_fine_enable_w_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \po_fine_enable_w_i_1__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \po_fine_enable_w_i_1__2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \po_gap_enforcer[1]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \po_gap_enforcer[3]_i_2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of po_su_rdy_r_i_1 : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of poc_sample_pd_r_i_1 : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \qcntr_r[0]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \qcntr_r[1]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \qcntr_r[2]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \qcntr_r[3]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \qcntr_r[6]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \qcntr_r[7]_i_2\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[1]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[2]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt[1]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt[2]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \rd_data_counts_asked[0]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \rd_data_counts_asked[1]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \rd_data_counts_asked[2]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \rd_data_counts_asked[3]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \rd_data_lane_r[27]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \rd_data_lane_r[28]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \rd_data_lane_r[29]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \rd_data_lane_r[30]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \rd_data_lane_r[31]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \rd_data_lane_r[34]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \rd_data_received_counts[0]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \rd_data_received_counts[1]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \rd_data_received_counts[2]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \rd_data_received_counts[3]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \rd_ptr[0]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \rd_ptr[0]_i_1__1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1__1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1__2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1__3\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1__4\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \rd_ptr[1]_i_1__5\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \rd_ptr[2]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \rd_ptr[2]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \rd_ptr[2]_i_1__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \rd_ptr[2]_i_1__2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \rd_ptr[2]_i_1__3\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \rd_ptr[3]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \rd_ptr[4]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \rd_r_ptr_rep[0]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \rd_r_ptr_rep[0]_i_2\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \rd_r_ptr_rep[1]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \rd_r_ptr_rep[1]_i_1__0\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \rd_r_ptr_rep[2]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \rd_r_ptr_rep[2]_i_1__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \rd_r_ptr_rep[3]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \rd_r_ptr_rep[3]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \run_r[2]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \run_r[3]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of run_traffic_i_1 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \samp_cntr_r[0]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \samp_cntr_r[10]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \samp_cntr_r[11]_i_2\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \samp_cntr_r[1]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \samp_cntr_r[2]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \samp_cntr_r[3]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \samp_cntr_r[4]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \samp_cntr_r[5]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \samp_cntr_r[6]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \samp_cntr_r[7]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \samp_cntr_r[8]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \samp_cntr_r[9]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \samp_wait_r[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \samp_wait_r[2]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \samp_wait_r[6]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \samp_wait_r[7]_i_2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \samps_hi_r[0]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \samps_hi_r[10]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \samps_hi_r[11]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \samps_hi_r[12]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \samps_hi_r[1]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \samps_hi_r[2]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \samps_hi_r[3]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \samps_hi_r[4]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \samps_hi_r[5]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \samps_hi_r[7]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \samps_hi_r[8]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \samps_hi_r[9]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \samps_match_r[2]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \samps_match_r[3]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \samps_match_r[4]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \samps_match_r[5]_i_3\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \seq_addr_gen.addr_counts[11]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \seq_addr_gen.addr_counts[12]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \seq_addr_gen.addr_counts[13]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \seq_addr_gen.addr_counts[14]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \seq_addr_gen.addr_counts[15]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \seq_addr_gen.addr_counts[16]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \seq_addr_gen.addr_counts[17]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \seq_addr_gen.addr_counts[18]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \seq_addr_gen.addr_counts[19]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \seq_addr_gen.addr_counts[20]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \seq_addr_gen.addr_counts[21]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \seq_addr_gen.addr_counts[22]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \seq_addr_gen.addr_counts[23]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \seq_addr_gen.addr_counts[24]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \seq_addr_gen.addr_counts[25]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \seq_addr_gen.addr_counts[26]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \seq_addr_gen.addr_counts[27]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \seq_addr_gen.addr_counts[28]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \seq_addr_gen.addr_counts[29]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \seq_addr_gen.addr_counts[30]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \seq_addr_gen.addr_counts[31]_i_2\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \seq_addr_gen.addr_counts[5]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \seq_addr_gen.addr_counts[6]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \seq_addr_gen.addr_counts[7]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \seq_addr_gen.addr_counts[8]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \seq_addr_gen.addr_counts[9]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \sm_cntr_r[0]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sm_cntr_r[1]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sm_cntr_r[7]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \sm_cntr_r[8]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \start_cnt[1]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \start_cnt[2]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \start_cnt[3]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \start_cnt[4]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \tap_r[2]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \tap_r[3]_i_1\ : label is "soft_lutpair96";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk\ : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk\ : label is "0";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk\ : label is "IBUFGDS";
  attribute SOFT_HLUTNM of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/PHY_CONTROL_INST.phy_control_i_i_1\ : label is "soft_lutpair462";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i\ : label is "PRIMITIVE";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[0]\ : label is "found";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[0]\ : label is "10";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[10]\ : label is "found";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[10]\ : label is "10";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[11]\ : label is "found";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[11]\ : label is "10";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[12]\ : label is "found";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[12]\ : label is "10";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[1]\ : label is "found";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[1]\ : label is "10";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[2]\ : label is "found";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[2]\ : label is "10";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[3]\ : label is "found";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[3]\ : label is "10";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[4]\ : label is "found";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[4]\ : label is "10";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[5]\ : label is "found";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[5]\ : label is "10";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[6]\ : label is "found";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[6]\ : label is "10";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[7]\ : label is "found";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[7]\ : label is "10";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[8]\ : label is "found";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[8]\ : label is "10";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[9]\ : label is "found";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[9]\ : label is "10";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r1_reg\ : label is "found";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r1_reg\ : label is "10";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg\ : label is "rstdiv0_sync_r1_reg";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg\ : label is "found";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg\ : label is "50";
  attribute IS_FANOUT_CONSTRAINED : integer;
  attribute IS_FANOUT_CONSTRAINED of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep\ : label is 1;
  attribute ORIG_CELL_NAME of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep\ : label is "rstdiv0_sync_r1_reg";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep\ : label is "found";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep\ : label is "50";
  attribute IS_FANOUT_CONSTRAINED of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0\ : label is 1;
  attribute ORIG_CELL_NAME of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0\ : label is "rstdiv0_sync_r1_reg";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0\ : label is "found";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0\ : label is "50";
  attribute IS_FANOUT_CONSTRAINED of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1\ : label is 1;
  attribute ORIG_CELL_NAME of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1\ : label is "rstdiv0_sync_r1_reg";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1\ : label is "found";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1\ : label is "50";
  attribute IS_FANOUT_CONSTRAINED of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2\ : label is 1;
  attribute ORIG_CELL_NAME of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2\ : label is "rstdiv0_sync_r1_reg";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2\ : label is "found";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2\ : label is "50";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[0]\ : label is "found";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[10]\ : label is "found";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[11]\ : label is "found";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[1]\ : label is "found";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[2]\ : label is "found";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[3]\ : label is "found";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[4]\ : label is "found";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[5]\ : label is "found";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[6]\ : label is "found";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[7]\ : label is "found";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[8]\ : label is "found";
  attribute RTL_MAX_FANOUT of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[9]\ : label is "found";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufg_clkdiv0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/diff_clk_ref.u_ibufg_clk_ref\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/diff_clk_ref.u_ibufg_clk_ref\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/diff_clk_ref.u_ibufg_clk_ref\ : label is "0";
  attribute XILINX_LEGACY_PRIM of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/diff_clk_ref.u_ibufg_clk_ref\ : label is "IBUFGDS";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]\ : label is "10";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]\ : label is "10";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]\ : label is "10";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]\ : label is "10";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]\ : label is "10";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]\ : label is "10";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]\ : label is "10";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]\ : label is "10";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]\ : label is "10";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]\ : label is "10";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]\ : label is "10";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]\ : label is "10";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]\ : label is "10";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]\ : label is "10";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]\ : label is "10";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP : string;
  attribute IODELAY_GROUP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200\ : label is "MIG_QDR_REV4_IODELAY_MIG0";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200_REPLICATED_0\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200_REPLICATED_0_2\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_sys_rst_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_sys_rst_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_sys_rst_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_sys_rst_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_bw_obuf[0].u_bw_n_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_bw_obuf[0].u_bw_n_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_bw_obuf[1].u_bw_n_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_bw_obuf[1].u_bw_n_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[0].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[0].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[0].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[0].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[0].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[0].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[10].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[10].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[10].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[10].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[10].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[10].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[11].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[11].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[11].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[11].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[11].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[11].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[12].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[12].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[12].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[12].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[12].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[12].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[13].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[13].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[13].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[13].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[13].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[13].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[14].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[14].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[14].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[14].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[14].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[14].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[15].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[15].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[15].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[15].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[15].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[15].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[16].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[16].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[16].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[16].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[16].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[16].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[17].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[17].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[17].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[17].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[17].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[17].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[1].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[1].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[1].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[1].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[1].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[1].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[2].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[2].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[2].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[2].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[2].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[2].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[3].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[3].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[3].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[3].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[3].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[3].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[4].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[4].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[4].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[4].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[4].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[4].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[5].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[5].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[5].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[5].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[5].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[5].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[6].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[6].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[6].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[6].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[6].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[6].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[7].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[7].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[7].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[7].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[7].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[7].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[8].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[8].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[8].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[8].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[8].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[8].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[9].u_d_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[9].u_d_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[9].u_q_ibuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[9].u_q_ibuf\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[9].u_q_ibuf\ : label is "0";
  attribute IFD_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[9].u_q_ibuf\ : label is "AUTO";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[0].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[0].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[10].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[10].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[11].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[11].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[12].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[12].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[13].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[13].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[14].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[14].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[15].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[15].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[16].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[16].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[17].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[17].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[18].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[18].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[19].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[19].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[1].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[1].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[2].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[2].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[3].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[3].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[4].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[4].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[5].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[5].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[6].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[6].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[7].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[7].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[8].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[8].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[9].u_sa_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[9].u_sa_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/u_dll_off_n_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/u_dll_off_n_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/u_r_n_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/u_r_n_obuf\ : label is "DONT_CARE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/u_w_n_obuf\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/u_w_n_obuf\ : label is "DONT_CARE";
  attribute KEEP : string;
  attribute KEEP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/FSM_sequential_sm_r_reg[0]\ : label is "yes";
  attribute KEEP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/FSM_sequential_sm_r_reg[1]\ : label is "yes";
  attribute KEEP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/FSM_sequential_sm_r_reg[2]\ : label is "yes";
  attribute KEEP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/FSM_sequential_sm_r_reg[3]\ : label is "yes";
  attribute srl_name : string;
  attribute srl_name of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_end_r2_reg_srl3\ : label is "\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_end_r2_reg_srl3 ";
  attribute srl_name of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_too_small_r2_reg_srl2\ : label is "\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_too_small_r2_reg_srl2 ";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/u_phase_detector\ : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/u_phase_detector\ : label is "FALSE";
  attribute KEEP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/FSM_sequential_pc_ctl_ns_reg[0]\ : label is "yes";
  attribute KEEP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/FSM_sequential_pc_ctl_ns_reg[1]\ : label is "yes";
  attribute KEEP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/of_cmd_wr_en_reg\ : label is "yes";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/of_cmd_wr_en_reg\ : label is "true";
  attribute KEEP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/of_data_wr_en_reg\ : label is "yes";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/of_data_wr_en_reg\ : label is "true";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/phaser_ref_i\ : label is "PRIMITIVE";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_0_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_12_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_18_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_24_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_30_35\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_36_41\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_42_47\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_48_53\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_54_59\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_60_65\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_66_71\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_6_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_72_77\ : label is "";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty_reg[1]\ : label is "true";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty_reg[1]\ : label is "3";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg[3]\ : label is "true";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg[3]\ : label is "3";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[0]\ : label is "true";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[0]\ : label is "10";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[1]\ : label is "true";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[1]\ : label is "10";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[2]\ : label is "true";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[2]\ : label is "10";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[0]\ : label is "true";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[0]\ : label is "10";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[1]\ : label is "true";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[1]\ : label is "10";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[2]\ : label is "true";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[2]\ : label is "10";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo\ : label is "INDEPENDENT";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_0_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_12_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_18_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_24_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_30_35\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_36_41\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_42_47\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_48_53\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_54_59\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_60_65\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_66_71\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_6_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_72_77\ : label is "";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty_reg[1]\ : label is "true";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty_reg[1]\ : label is "3";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg[3]\ : label is "true";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg[3]\ : label is "3";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[0]\ : label is "true";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[0]\ : label is "10";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[1]\ : label is "true";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[1]\ : label is "10";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[2]\ : label is "true";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[2]\ : label is "10";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[0]\ : label is "true";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[0]\ : label is "10";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[1]\ : label is "true";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[1]\ : label is "10";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[2]\ : label is "true";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[2]\ : label is "10";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/gen_ddr_dk.gen_diff_ddr_dk.LUT1_tri\ : label is "PRIMITIVE";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/gen_ddr_dk.gen_diff_ddr_dk.LUT1_tri\ : label is std.standard.true;
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/gen_ddr_dk.gen_diff_ddr_dk.ddr_dk\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/gen_ddr_dk.gen_diff_ddr_dk.ddr_dk\ : label is "FALSE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/gen_ddr_dk.gen_diff_ddr_dk.gen_lb_clk.loopback_iobuf_diff\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo\ : label is "INDEPENDENT";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/phaser_ref_i\ : label is "PRIMITIVE";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_12_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_18_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_24_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_30_35\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_36_41\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_42_47\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_48_53\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_54_59\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_60_65\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_66_71\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_6_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_72_77\ : label is "";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty_reg[1]\ : label is "true";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty_reg[1]\ : label is "3";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg[3]\ : label is "true";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg[3]\ : label is "3";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[0]\ : label is "true";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[0]\ : label is "10";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[1]\ : label is "true";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[1]\ : label is "10";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[2]\ : label is "true";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[2]\ : label is "10";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[0]\ : label is "true";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[0]\ : label is "10";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[1]\ : label is "true";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[1]\ : label is "10";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[2]\ : label is "true";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[2]\ : label is "10";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo\ : label is "INDEPENDENT";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_0_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_12_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_18_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_24_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_30_35\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_36_41\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_42_47\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_48_53\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_54_59\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_60_65\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_66_71\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_6_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_72_77\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_78_79\ : label is "";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty_reg[1]\ : label is "true";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty_reg[1]\ : label is "3";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg[3]\ : label is "true";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg[3]\ : label is "3";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[0]\ : label is "true";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[0]\ : label is "10";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[1]\ : label is "true";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[1]\ : label is "10";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[2]\ : label is "true";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[2]\ : label is "10";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[0]\ : label is "true";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[0]\ : label is "10";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[1]\ : label is "true";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[1]\ : label is "10";
  attribute syn_keep of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[2]\ : label is "true";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[2]\ : label is "10";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo\ : label is "INDEPENDENT";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.buf_cq\ : label is "PRIMITIVE";
  attribute CAPACITANCE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.buf_cq\ : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.buf_cq\ : label is "0";
  attribute IFD_DELAY_VALUE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.buf_cq\ : label is "AUTO";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/phaser_ref_i\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_IN_inst.phaser_in\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo\ : label is "INDEPENDENT";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_0_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_36_41\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_60_65\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_66_71\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77\ : label is "";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr_reg[0]\ : label is "10";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr_reg[1]\ : label is "10";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_ptr_reg[0]\ : label is "10";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_ptr_reg[1]\ : label is "10";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.idelaye2\ : label is "MIG_QDR_REV4_IODELAY_MIG0";
  attribute SIM_DELAY_D : integer;
  attribute SIM_DELAY_D of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.idelaye2\ : label is "MIG_QDR_REV4_IODELAY_MIG0";
  attribute SIM_DELAY_D of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.idelaye2\ : label is "MIG_QDR_REV4_IODELAY_MIG0";
  attribute SIM_DELAY_D of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.idelaye2\ : label is "MIG_QDR_REV4_IODELAY_MIG0";
  attribute SIM_DELAY_D of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.idelaye2\ : label is "MIG_QDR_REV4_IODELAY_MIG0";
  attribute SIM_DELAY_D of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.idelaye2\ : label is "MIG_QDR_REV4_IODELAY_MIG0";
  attribute SIM_DELAY_D of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.idelaye2\ : label is "MIG_QDR_REV4_IODELAY_MIG0";
  attribute SIM_DELAY_D of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.idelaye2\ : label is "MIG_QDR_REV4_IODELAY_MIG0";
  attribute SIM_DELAY_D of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.idelaye2\ : label is "MIG_QDR_REV4_IODELAY_MIG0";
  attribute SIM_DELAY_D of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_IN_inst.phaser_in\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo\ : label is "INDEPENDENT";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_24_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_36_41\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_60_65\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_66_71\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77\ : label is "";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr_reg[0]\ : label is "10";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr_reg[1]\ : label is "10";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_ptr_reg[0]\ : label is "10";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_ptr_reg[1]\ : label is "10";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.idelaye2\ : label is "MIG_QDR_REV4_IODELAY_MIG0";
  attribute SIM_DELAY_D of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.idelaye2\ : label is "MIG_QDR_REV4_IODELAY_MIG0";
  attribute SIM_DELAY_D of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.idelaye2\ : label is "MIG_QDR_REV4_IODELAY_MIG0";
  attribute SIM_DELAY_D of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.idelaye2\ : label is "MIG_QDR_REV4_IODELAY_MIG0";
  attribute SIM_DELAY_D of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.idelaye2\ : label is "MIG_QDR_REV4_IODELAY_MIG0";
  attribute SIM_DELAY_D of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.idelaye2\ : label is "MIG_QDR_REV4_IODELAY_MIG0";
  attribute SIM_DELAY_D of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.idelaye2\ : label is "MIG_QDR_REV4_IODELAY_MIG0";
  attribute SIM_DELAY_D of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.idelaye2\ : label is "MIG_QDR_REV4_IODELAY_MIG0";
  attribute SIM_DELAY_D of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.idelaye2\ : label is "PRIMITIVE";
  attribute IODELAY_GROUP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.idelaye2\ : label is "MIG_QDR_REV4_IODELAY_MIG0";
  attribute SIM_DELAY_D of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.idelaye2\ : label is 0;
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/mem_lat_inst[0].phase_bslip_vld_chk[0]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/mem_lat_inst[1].phase_bslip_vld_chk[1]_i_1\ : label is "soft_lutpair350";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4\ : label is "";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/wr_ptr_reg[0]\ : label is "wr_ptr_fanout";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/wr_ptr_reg[1]\ : label is "wr_ptr_fanout";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/wr_ptr_reg[2]\ : label is "wr_ptr_fanout";
  attribute syn_maxfan of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/wr_ptr_reg[3]\ : label is "wr_ptr_fanout";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4\ : label is "";
  attribute KEEP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/FSM_sequential_sm_r_reg[0]\ : label is "yes";
  attribute KEEP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/FSM_sequential_sm_r_reg[1]\ : label is "yes";
  attribute KEEP of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/FSM_sequential_sm_r_reg[2]\ : label is "yes";
  attribute srl_name of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_3r_reg_srl2___u_mig_qdr_rev4_u_mig_qdr_rev4_mig_u_qdr_phy_top_u_qdr_rld_phy_read_top_u_qdr_rld_phy_read_stage2_cal_clkdiv_phase_cal_done_3r_reg_r\ : label is "\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_3r_reg_srl2___u_mig_qdr_rev4_u_mig_qdr_rev4_mig_u_qdr_phy_top_u_qdr_rld_phy_read_top_u_qdr_rld_phy_read_stage2_cal_clkdiv_phase_cal_done_3r_reg_r ";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/gen_rd_valid[0].u_vld_gen_srl_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/gen_rd_valid[0].u_vld_gen_srl_inst\ : label is "\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/gen_rd_valid ";
  attribute srl_name of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/gen_rd_valid[0].u_vld_gen_srl_inst\ : label is "\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/gen_rd_valid[0].u_vld_gen_srl_inst ";
  attribute BOX_TYPE of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/gen_rd_valid[1].u_vld_gen_srl_inst\ : label is "PRIMITIVE";
  attribute srl_bus_name of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/gen_rd_valid[1].u_vld_gen_srl_inst\ : label is "\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/gen_rd_valid ";
  attribute srl_name of \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/gen_rd_valid[1].u_vld_gen_srl_inst\ : label is "\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/gen_rd_valid[1].u_vld_gen_srl_inst ";
  attribute SOFT_HLUTNM of \u_poc_meta/center_diff_r[0]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \u_poc_meta/center_diff_r[1]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \u_poc_meta/center_diff_r[2]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \u_poc_meta/center_diff_r[4]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \u_poc_meta/center_diff_r[5]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \u_poc_meta/center_diff_r[6]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \u_poc_meta/diff_r[0]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \u_poc_meta/diff_r[1]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \u_poc_meta/diff_r[2]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \u_poc_meta/diff_r[3]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \u_poc_meta/diff_r[5]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \u_poc_meta/diff_r[6]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \u_poc_meta/diff_r[7]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \u_poc_meta/diff_r[8]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \u_poc_meta/edge_diff_r[0]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \u_poc_meta/edge_diff_r[1]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \u_poc_meta/edge_diff_r[3]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \u_poc_meta/edge_diff_r[4]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \u_poc_meta/edge_diff_r[5]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \u_poc_meta/edge_diff_r[6]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \u_poc_tap_base/sm_r[0]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \u_poc_tap_base/sm_r[1]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_control/p_1_out\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_control/p_1_out_inferred__0/i_\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_fall0_r[10]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_fall0_r[12]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_fall0_r[14]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_fall0_r[15]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_fall0_r[16]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_fall0_r[17]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_fall0_r[1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_fall0_r[3]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_fall0_r[5]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_fall0_r[7]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_fall1_r[0]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_fall1_r[11]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_fall1_r[14]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_fall1_r[16]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_fall1_r[1]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_fall1_r[2]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_fall1_r[3]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_fall1_r[5]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_fall1_r[7]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_fall1_r[9]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_rise0_r[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_rise0_r[3]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_rise0_r[5]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_rise0_r[7]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_rise1_r[0]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_rise1_r[11]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_rise1_r[14]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_rise1_r[15]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_rise1_r[16]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_rise1_r[17]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_rise1_r[1]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_rise1_r[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_rise1_r[3]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_rise1_r[5]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_rise1_r[7]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \u_qdr_phy_wr_data/mux_data_rise1_r[9]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \u_qdr_rld_phy_cntrl_init/pc_seq[0]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \u_qdr_rld_phy_cntrl_init/pc_seq[1]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \u_traffic_gen_top/u_init_mem_pattern_ctr/next_state_inferred__5/i___1__0\ : label is "soft_lutpair192";
  attribute METHODOLOGY_DRC_VIOS of \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_30_35\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_36_41\ : label is "";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_rdyC_reg\ : label is "no";
  attribute equivalent_register_removal of \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_rdyD_reg\ : label is "no";
  attribute equivalent_register_removal of \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_rdyE_reg\ : label is "no";
  attribute equivalent_register_removal of \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_rdy_reg\ : label is "no";
  attribute equivalent_register_removal of \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startC_reg\ : label is "no";
  attribute equivalent_register_removal of \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD_reg\ : label is "no";
  attribute equivalent_register_removal of \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startE_reg\ : label is "no";
  attribute equivalent_register_removal of \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_start_reg\ : label is "no";
  attribute syn_dspstyle : string;
  attribute syn_dspstyle of \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS_V.INC_COUNTS_reg[6]\ : label is "logic";
  attribute syn_dspstyle of \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS_V.INC_COUNTS_reg[8]\ : label is "logic";
  attribute syn_dspstyle of \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[10]\ : label is "logic";
  attribute syn_dspstyle of \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[11]\ : label is "logic";
  attribute syn_dspstyle of \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[12]\ : label is "logic";
  attribute syn_dspstyle of \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[13]\ : label is "logic";
  attribute syn_dspstyle of \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[14]\ : label is "logic";
  attribute syn_dspstyle of \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[15]\ : label is "logic";
  attribute syn_dspstyle of \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[16]\ : label is "logic";
  attribute syn_dspstyle of \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[17]\ : label is "logic";
  attribute syn_dspstyle of \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[18]\ : label is "logic";
  attribute syn_dspstyle of \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[19]\ : label is "logic";
  attribute syn_dspstyle of \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[20]\ : label is "logic";
  attribute syn_dspstyle of \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[21]\ : label is "logic";
  attribute syn_dspstyle of \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[22]\ : label is "logic";
  attribute syn_dspstyle of \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[23]\ : label is "logic";
  attribute syn_dspstyle of \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[24]\ : label is "logic";
  attribute syn_dspstyle of \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[25]\ : label is "logic";
  attribute syn_dspstyle of \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[26]\ : label is "logic";
  attribute syn_dspstyle of \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[27]\ : label is "logic";
  attribute syn_dspstyle of \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[28]\ : label is "logic";
  attribute syn_dspstyle of \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[29]\ : label is "logic";
  attribute syn_dspstyle of \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[30]\ : label is "logic";
  attribute syn_dspstyle of \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[31]\ : label is "logic";
  attribute syn_dspstyle of \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[5]\ : label is "logic";
  attribute syn_dspstyle of \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[6]\ : label is "logic";
  attribute syn_dspstyle of \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[7]\ : label is "logic";
  attribute syn_dspstyle of \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[8]\ : label is "logic";
  attribute syn_dspstyle of \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[9]\ : label is "logic";
  attribute SOFT_HLUTNM of \valid_latency[1]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \valid_latency[2]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \valid_latency[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \valid_latency[4]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \wait_cnt[0]_i_1__0\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \wait_cnt[0]_i_1__1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \wait_cnt[0]_i_1__5\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \wait_cnt[1]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \wait_cnt[1]_i_1__0\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \wait_cnt[1]_i_1__1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \wait_cnt[1]_i_1__2\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \wait_cnt[1]_i_1__3\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \wait_cnt[1]_i_1__4\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \wait_cnt[2]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \wait_cnt[2]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \wait_cnt[2]_i_1__1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \wait_cnt[2]_i_1__2\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \wait_cnt[2]_i_1__3\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \wait_cnt[2]_i_1__4\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \wait_cnt[3]_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \wait_cnt[3]_i_2__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of wr_in_progress_i_1 : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \wr_ptr[0]_i_1__2\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1__2\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \wr_ptr[3]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \wr_ptr[3]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \wr_ptr[4]_i_2\ : label is "soft_lutpair12";
begin
AC1_G_E1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/bram_rd_valid_o\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/AC2_G_E2\,
      I2 => AC1_G_E1_reg_i_2_n_0,
      I3 => \u_traffic_gen_top/u_init_mem_pattern_ctr/AC1_G_E1\,
      O => AC1_G_E1_i_1_n_0
    );
AC1_G_E1_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[14]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[15]\,
      O => AC1_G_E1_i_3_n_0
    );
AC1_G_E1_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[12]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[13]\,
      O => AC1_G_E1_i_4_n_0
    );
AC1_G_E1_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[14]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[15]\,
      O => AC1_G_E1_i_5_n_0
    );
AC1_G_E1_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[12]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[13]\,
      O => AC1_G_E1_i_6_n_0
    );
AC1_G_E1_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[10]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[11]\,
      O => AC1_G_E1_i_7_n_0
    );
AC1_G_E1_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[8]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[9]\,
      O => AC1_G_E1_i_8_n_0
    );
AC1_G_E1_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => AC1_G_E1_reg_i_2_n_0,
      CO(2 downto 0) => NLW_AC1_G_E1_reg_i_2_CO_UNCONNECTED(2 downto 0),
      CYINIT => '1',
      DI(3) => AC1_G_E1_i_3_n_0,
      DI(2) => AC1_G_E1_i_4_n_0,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => NLW_AC1_G_E1_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => AC1_G_E1_i_5_n_0,
      S(2) => AC1_G_E1_i_6_n_0,
      S(1) => AC1_G_E1_i_7_n_0,
      S(0) => AC1_G_E1_i_8_n_0
    );
\ADDRESS_PATTERN.acounts[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/user_burst_cnt_larger_1_r\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel\
    );
\ADDRESS_PATTERN.acounts[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      O => \ADDRESS_PATTERN.acounts[0]_i_3_n_0\
    );
\ADDRESS_PATTERN.acounts[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(35),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      O => \ADDRESS_PATTERN.acounts[0]_i_4_n_0\
    );
\ADDRESS_PATTERN.acounts[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(34),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      O => \ADDRESS_PATTERN.acounts[0]_i_5_n_0\
    );
\ADDRESS_PATTERN.acounts[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(33),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      O => \ADDRESS_PATTERN.acounts[0]_i_6_n_0\
    );
\ADDRESS_PATTERN.acounts[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(32),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      O => \ADDRESS_PATTERN.acounts[0]_i_7_n_0\
    );
\ADDRESS_PATTERN.acounts[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(15),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(47),
      O => \ADDRESS_PATTERN.acounts[12]_i_2_n_0\
    );
\ADDRESS_PATTERN.acounts[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(14),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(46),
      O => \ADDRESS_PATTERN.acounts[12]_i_3_n_0\
    );
\ADDRESS_PATTERN.acounts[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(13),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(45),
      O => \ADDRESS_PATTERN.acounts[12]_i_4_n_0\
    );
\ADDRESS_PATTERN.acounts[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(12),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(44),
      O => \ADDRESS_PATTERN.acounts[12]_i_5_n_0\
    );
\ADDRESS_PATTERN.acounts[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(19),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(51),
      O => \ADDRESS_PATTERN.acounts[16]_i_2_n_0\
    );
\ADDRESS_PATTERN.acounts[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(18),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(50),
      O => \ADDRESS_PATTERN.acounts[16]_i_3_n_0\
    );
\ADDRESS_PATTERN.acounts[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(17),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(49),
      O => \ADDRESS_PATTERN.acounts[16]_i_4_n_0\
    );
\ADDRESS_PATTERN.acounts[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(16),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(48),
      O => \ADDRESS_PATTERN.acounts[16]_i_5_n_0\
    );
\ADDRESS_PATTERN.acounts[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(23),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(55),
      O => \ADDRESS_PATTERN.acounts[20]_i_2_n_0\
    );
\ADDRESS_PATTERN.acounts[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(22),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(54),
      O => \ADDRESS_PATTERN.acounts[20]_i_3_n_0\
    );
\ADDRESS_PATTERN.acounts[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(21),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(53),
      O => \ADDRESS_PATTERN.acounts[20]_i_4_n_0\
    );
\ADDRESS_PATTERN.acounts[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(20),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(52),
      O => \ADDRESS_PATTERN.acounts[20]_i_5_n_0\
    );
\ADDRESS_PATTERN.acounts[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(27),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(59),
      O => \ADDRESS_PATTERN.acounts[24]_i_2_n_0\
    );
\ADDRESS_PATTERN.acounts[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(26),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(58),
      O => \ADDRESS_PATTERN.acounts[24]_i_3_n_0\
    );
\ADDRESS_PATTERN.acounts[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(25),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(57),
      O => \ADDRESS_PATTERN.acounts[24]_i_4_n_0\
    );
\ADDRESS_PATTERN.acounts[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(24),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(56),
      O => \ADDRESS_PATTERN.acounts[24]_i_5_n_0\
    );
\ADDRESS_PATTERN.acounts[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(63),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      O => \ADDRESS_PATTERN.acounts[28]_i_2_n_0\
    );
\ADDRESS_PATTERN.acounts[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(62),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      O => \ADDRESS_PATTERN.acounts[28]_i_3_n_0\
    );
\ADDRESS_PATTERN.acounts[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(29),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(61),
      O => \ADDRESS_PATTERN.acounts[28]_i_4_n_0\
    );
\ADDRESS_PATTERN.acounts[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(28),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(60),
      O => \ADDRESS_PATTERN.acounts[28]_i_5_n_0\
    );
\ADDRESS_PATTERN.acounts[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(7),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(39),
      O => \ADDRESS_PATTERN.acounts[4]_i_2_n_0\
    );
\ADDRESS_PATTERN.acounts[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(6),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(38),
      O => \ADDRESS_PATTERN.acounts[4]_i_3_n_0\
    );
\ADDRESS_PATTERN.acounts[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(5),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(37),
      O => \ADDRESS_PATTERN.acounts[4]_i_4_n_0\
    );
\ADDRESS_PATTERN.acounts[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(36),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      O => \ADDRESS_PATTERN.acounts[4]_i_5_n_0\
    );
\ADDRESS_PATTERN.acounts[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(11),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(43),
      O => \ADDRESS_PATTERN.acounts[8]_i_2_n_0\
    );
\ADDRESS_PATTERN.acounts[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(10),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(42),
      O => \ADDRESS_PATTERN.acounts[8]_i_3_n_0\
    );
\ADDRESS_PATTERN.acounts[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(9),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(41),
      O => \ADDRESS_PATTERN.acounts[8]_i_4_n_0\
    );
\ADDRESS_PATTERN.acounts[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(8),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(40),
      O => \ADDRESS_PATTERN.acounts[8]_i_5_n_0\
    );
\ADDRESS_PATTERN.acounts_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ADDRESS_PATTERN.acounts_reg[0]_i_2_n_0\,
      CO(2 downto 0) => \NLW_ADDRESS_PATTERN.acounts_reg[0]_i_2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ADDRESS_PATTERN.acounts[0]_i_3_n_0\,
      O(3) => \ADDRESS_PATTERN.acounts_reg[0]_i_2_n_4\,
      O(2) => \ADDRESS_PATTERN.acounts_reg[0]_i_2_n_5\,
      O(1) => \ADDRESS_PATTERN.acounts_reg[0]_i_2_n_6\,
      O(0) => \ADDRESS_PATTERN.acounts_reg[0]_i_2_n_7\,
      S(3) => \ADDRESS_PATTERN.acounts[0]_i_4_n_0\,
      S(2) => \ADDRESS_PATTERN.acounts[0]_i_5_n_0\,
      S(1) => \ADDRESS_PATTERN.acounts[0]_i_6_n_0\,
      S(0) => \ADDRESS_PATTERN.acounts[0]_i_7_n_0\
    );
\ADDRESS_PATTERN.acounts_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ADDRESS_PATTERN.acounts_reg[8]_i_1_n_0\,
      CO(3) => \ADDRESS_PATTERN.acounts_reg[12]_i_1_n_0\,
      CO(2 downto 0) => \NLW_ADDRESS_PATTERN.acounts_reg[12]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ADDRESS_PATTERN.acounts_reg[12]_i_1_n_4\,
      O(2) => \ADDRESS_PATTERN.acounts_reg[12]_i_1_n_5\,
      O(1) => \ADDRESS_PATTERN.acounts_reg[12]_i_1_n_6\,
      O(0) => \ADDRESS_PATTERN.acounts_reg[12]_i_1_n_7\,
      S(3) => \ADDRESS_PATTERN.acounts[12]_i_2_n_0\,
      S(2) => \ADDRESS_PATTERN.acounts[12]_i_3_n_0\,
      S(1) => \ADDRESS_PATTERN.acounts[12]_i_4_n_0\,
      S(0) => \ADDRESS_PATTERN.acounts[12]_i_5_n_0\
    );
\ADDRESS_PATTERN.acounts_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ADDRESS_PATTERN.acounts_reg[12]_i_1_n_0\,
      CO(3) => \ADDRESS_PATTERN.acounts_reg[16]_i_1_n_0\,
      CO(2 downto 0) => \NLW_ADDRESS_PATTERN.acounts_reg[16]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ADDRESS_PATTERN.acounts_reg[16]_i_1_n_4\,
      O(2) => \ADDRESS_PATTERN.acounts_reg[16]_i_1_n_5\,
      O(1) => \ADDRESS_PATTERN.acounts_reg[16]_i_1_n_6\,
      O(0) => \ADDRESS_PATTERN.acounts_reg[16]_i_1_n_7\,
      S(3) => \ADDRESS_PATTERN.acounts[16]_i_2_n_0\,
      S(2) => \ADDRESS_PATTERN.acounts[16]_i_3_n_0\,
      S(1) => \ADDRESS_PATTERN.acounts[16]_i_4_n_0\,
      S(0) => \ADDRESS_PATTERN.acounts[16]_i_5_n_0\
    );
\ADDRESS_PATTERN.acounts_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ADDRESS_PATTERN.acounts_reg[16]_i_1_n_0\,
      CO(3) => \ADDRESS_PATTERN.acounts_reg[20]_i_1_n_0\,
      CO(2 downto 0) => \NLW_ADDRESS_PATTERN.acounts_reg[20]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ADDRESS_PATTERN.acounts_reg[20]_i_1_n_4\,
      O(2) => \ADDRESS_PATTERN.acounts_reg[20]_i_1_n_5\,
      O(1) => \ADDRESS_PATTERN.acounts_reg[20]_i_1_n_6\,
      O(0) => \ADDRESS_PATTERN.acounts_reg[20]_i_1_n_7\,
      S(3) => \ADDRESS_PATTERN.acounts[20]_i_2_n_0\,
      S(2) => \ADDRESS_PATTERN.acounts[20]_i_3_n_0\,
      S(1) => \ADDRESS_PATTERN.acounts[20]_i_4_n_0\,
      S(0) => \ADDRESS_PATTERN.acounts[20]_i_5_n_0\
    );
\ADDRESS_PATTERN.acounts_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ADDRESS_PATTERN.acounts_reg[20]_i_1_n_0\,
      CO(3) => \ADDRESS_PATTERN.acounts_reg[24]_i_1_n_0\,
      CO(2 downto 0) => \NLW_ADDRESS_PATTERN.acounts_reg[24]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ADDRESS_PATTERN.acounts_reg[24]_i_1_n_4\,
      O(2) => \ADDRESS_PATTERN.acounts_reg[24]_i_1_n_5\,
      O(1) => \ADDRESS_PATTERN.acounts_reg[24]_i_1_n_6\,
      O(0) => \ADDRESS_PATTERN.acounts_reg[24]_i_1_n_7\,
      S(3) => \ADDRESS_PATTERN.acounts[24]_i_2_n_0\,
      S(2) => \ADDRESS_PATTERN.acounts[24]_i_3_n_0\,
      S(1) => \ADDRESS_PATTERN.acounts[24]_i_4_n_0\,
      S(0) => \ADDRESS_PATTERN.acounts[24]_i_5_n_0\
    );
\ADDRESS_PATTERN.acounts_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ADDRESS_PATTERN.acounts_reg[24]_i_1_n_0\,
      CO(3 downto 0) => \NLW_ADDRESS_PATTERN.acounts_reg[28]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ADDRESS_PATTERN.acounts_reg[28]_i_1_n_4\,
      O(2) => \ADDRESS_PATTERN.acounts_reg[28]_i_1_n_5\,
      O(1) => \ADDRESS_PATTERN.acounts_reg[28]_i_1_n_6\,
      O(0) => \ADDRESS_PATTERN.acounts_reg[28]_i_1_n_7\,
      S(3) => \ADDRESS_PATTERN.acounts[28]_i_2_n_0\,
      S(2) => \ADDRESS_PATTERN.acounts[28]_i_3_n_0\,
      S(1) => \ADDRESS_PATTERN.acounts[28]_i_4_n_0\,
      S(0) => \ADDRESS_PATTERN.acounts[28]_i_5_n_0\
    );
\ADDRESS_PATTERN.acounts_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ADDRESS_PATTERN.acounts_reg[0]_i_2_n_0\,
      CO(3) => \ADDRESS_PATTERN.acounts_reg[4]_i_1_n_0\,
      CO(2 downto 0) => \NLW_ADDRESS_PATTERN.acounts_reg[4]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ADDRESS_PATTERN.acounts_reg[4]_i_1_n_4\,
      O(2) => \ADDRESS_PATTERN.acounts_reg[4]_i_1_n_5\,
      O(1) => \ADDRESS_PATTERN.acounts_reg[4]_i_1_n_6\,
      O(0) => \ADDRESS_PATTERN.acounts_reg[4]_i_1_n_7\,
      S(3) => \ADDRESS_PATTERN.acounts[4]_i_2_n_0\,
      S(2) => \ADDRESS_PATTERN.acounts[4]_i_3_n_0\,
      S(1) => \ADDRESS_PATTERN.acounts[4]_i_4_n_0\,
      S(0) => \ADDRESS_PATTERN.acounts[4]_i_5_n_0\
    );
\ADDRESS_PATTERN.acounts_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ADDRESS_PATTERN.acounts_reg[4]_i_1_n_0\,
      CO(3) => \ADDRESS_PATTERN.acounts_reg[8]_i_1_n_0\,
      CO(2 downto 0) => \NLW_ADDRESS_PATTERN.acounts_reg[8]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \ADDRESS_PATTERN.acounts_reg[8]_i_1_n_4\,
      O(2) => \ADDRESS_PATTERN.acounts_reg[8]_i_1_n_5\,
      O(1) => \ADDRESS_PATTERN.acounts_reg[8]_i_1_n_6\,
      O(0) => \ADDRESS_PATTERN.acounts_reg[8]_i_1_n_7\,
      S(3) => \ADDRESS_PATTERN.acounts[8]_i_2_n_0\,
      S(2) => \ADDRESS_PATTERN.acounts[8]_i_3_n_0\,
      S(1) => \ADDRESS_PATTERN.acounts[8]_i_4_n_0\,
      S(0) => \ADDRESS_PATTERN.acounts[8]_i_5_n_0\
    );
A_po_fine_enable_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/A_calib_in_common\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_fine_enable\,
      O => A_po_fine_enable_i_1_n_0
    );
A_po_sel_fine_oclk_delay_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/A_calib_in_common\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_sel_fine_oclk_delay_reg_n_0\,
      O => A_po_sel_fine_oclk_delay_i_1_n_0
    );
C_pi_counter_read_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/A_calib_in_common\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      O => C_pi_counter_read_en_i_1_n_0
    );
C_pi_edge_adv_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/drive_on_calib_in_common_2_reg_n_0_[3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/A_calib_in_common\,
      O => C_pi_edge_adv_i_1_n_0
    );
C_pi_edge_adv_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/pi_edge_adv_2r\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/A_calib_in_common\,
      O => C_pi_edge_adv_i_2_n_0
    );
C_pi_fine_enable_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/pi_fine_enable\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/A_calib_in_common\,
      O => C_pi_fine_enable_i_1_n_0
    );
C_pi_fine_inc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/pi_fine_inc\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/A_calib_in_common\,
      O => C_pi_fine_inc_i_1_n_0
    );
C_po_fine_enable_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE00"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/A_calib_in_common\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_fine_enable\,
      O => C_po_fine_enable_i_1_n_0
    );
\C_po_fine_enable_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/drive_on_calib_in_common_0\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/A_calib_in_common\,
      O => \C_po_fine_enable_i_1__0_n_0\
    );
C_po_fine_enable_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_fine_enable\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/A_calib_in_common\,
      O => C_po_fine_enable_i_2_n_0
    );
C_po_sel_fine_oclk_delay_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE00"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/A_calib_in_common\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_sel_fine_oclk_delay_reg_n_0\,
      O => C_po_sel_fine_oclk_delay_i_1_n_0
    );
\C_po_sel_fine_oclk_delay_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_sel_fine_oclk_delay_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/A_calib_in_common\,
      O => \C_po_sel_fine_oclk_delay_i_1__0_n_0\
    );
D_pi_counter_read_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/A_calib_in_common\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      O => D_pi_counter_read_en_i_1_n_0
    );
D_pi_edge_adv_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/pi_edge_adv_2r\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/A_calib_in_common\,
      O => D_pi_edge_adv_i_1_n_0
    );
D_pi_fine_enable_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/pi_fine_enable\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/A_calib_in_common\,
      O => D_pi_fine_enable_i_1_n_0
    );
D_pi_fine_inc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/pi_fine_inc\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/A_calib_in_common\,
      O => D_pi_fine_inc_i_1_n_0
    );
D_po_fine_enable_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_fine_enable\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/A_calib_in_common\,
      O => D_po_fine_enable_i_1_n_0
    );
D_po_sel_fine_oclk_delay_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_sel_fine_oclk_delay_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/A_calib_in_common\,
      O => D_po_sel_fine_oclk_delay_i_1_n_0
    );
\FSM_sequential_pc_ctl_ns[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEC2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_ctl_ready\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_ctl_ns\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cmd\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/_phy_ctl_a_full_p\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/_phy_ctl_a_full_p__0\(1),
      O => \FSM_sequential_pc_ctl_ns[0]_i_1_n_0\
    );
\FSM_sequential_pc_ctl_ns[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_n_3\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_n_3\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_ctl_ready\
    );
\FSM_sequential_pc_ctl_ns[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCCE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_ctl_ns\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cmd\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/_phy_ctl_a_full_p\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/_phy_ctl_a_full_p__0\(1),
      O => \FSM_sequential_pc_ctl_ns[1]_i_1_n_0\
    );
\FSM_sequential_sm_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_sequential_sm_r[0]_i_2_n_0\,
      I1 => \FSM_sequential_sm_r[2]_i_4_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      O => \FSM_sequential_sm_r[0]_i_1_n_0\
    );
\FSM_sequential_sm_r[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      O => \FSM_sequential_sm_r[0]_i_1__0_n_0\
    );
\FSM_sequential_sm_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333232303032320"
    )
        port map (
      I0 => \FSM_sequential_sm_r[1]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/stg2_2_zero_r\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I5 => \right_r[5]_i_5_n_0\,
      O => \FSM_sequential_sm_r[0]_i_2_n_0\
    );
\FSM_sequential_sm_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF04F0F0"
    )
        port map (
      I0 => \FSM_sequential_sm_r[1]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I3 => \FSM_sequential_sm_r[1]_i_3_n_0\,
      I4 => \FSM_sequential_sm_r[2]_i_4_n_0\,
      O => \FSM_sequential_sm_r[1]_i_1_n_0\
    );
\FSM_sequential_sm_r[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      O => \FSM_sequential_sm_r[1]_i_1__0_n_0\
    );
\FSM_sequential_sm_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => \FSM_sequential_sm_r[1]_i_4_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[0]\,
      I3 => \FSM_sequential_sm_r[1]_i_5_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_result_r\,
      O => \FSM_sequential_sm_r[1]_i_2_n_0\
    );
\FSM_sequential_sm_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000022FFFFFF002F"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/stg2_2_zero_r\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      O => \FSM_sequential_sm_r[1]_i_3_n_0\
    );
\FSM_sequential_sm_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[0]\,
      I1 => \FSM_sequential_sm_r[1]_i_6_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(3),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(4),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(5),
      O => \FSM_sequential_sm_r[1]_i_4_n_0\
    );
\FSM_sequential_sm_r[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(5),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(3),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(0),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(1),
      O => \FSM_sequential_sm_r[1]_i_5_n_0\
    );
\FSM_sequential_sm_r[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(1),
      O => \FSM_sequential_sm_r[1]_i_6_n_0\
    );
\FSM_sequential_sm_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_stg1_start_r\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rdlvl_stg1_start\,
      O => \FSM_sequential_sm_r[2]_i_1_n_0\
    );
\FSM_sequential_sm_r[2]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I2 => rdlvl_stg1_done_r_i_2_n_0,
      O => \FSM_sequential_sm_r[2]_i_10_n_0\
    );
\FSM_sequential_sm_r[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF00EE00ED02EC02"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[2]\,
      I4 => \right_r[5]_i_5_n_0\,
      I5 => \FSM_sequential_sm_r[2]_i_14_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_ns\(2)
    );
\FSM_sequential_sm_r[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ED02EC02EF00EE00"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[3]\,
      I4 => \right_r[5]_i_5_n_0\,
      I5 => \samp_cnt_r[4]_i_3_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_ns\(3)
    );
\FSM_sequential_sm_r[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EDEC0202EFEE0000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I3 => \right_r[5]_i_5_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[4]\,
      I5 => \FSM_sequential_sm_r[2]_i_15_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_ns\(4)
    );
\FSM_sequential_sm_r[2]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[0]\,
      I1 => rdlvl_stg1_done_r_i_2_n_0,
      I2 => \samp_cnt_r[0]_i_3_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[1]\,
      O => \FSM_sequential_sm_r[2]_i_14_n_0\
    );
\FSM_sequential_sm_r[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[0]\,
      I1 => rdlvl_stg1_done_r_i_2_n_0,
      I2 => \samp_cnt_r[1]_i_3_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[2]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[3]\,
      O => \FSM_sequential_sm_r[2]_i_15_n_0\
    );
\FSM_sequential_sm_r[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04404040"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      O => \FSM_sequential_sm_r[2]_i_1__0_n_0\
    );
\FSM_sequential_sm_r[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_3_n_0\,
      I1 => \FSM_sequential_sm_r[2]_i_4_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      O => \FSM_sequential_sm_r[2]_i_2_n_0\
    );
\FSM_sequential_sm_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCC2FCF2FC82FC82"
    )
        port map (
      I0 => \right_r[5]_i_5_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I4 => \FSM_sequential_sm_r[2]_i_5_n_0\,
      I5 => \FSM_sequential_sm_r[2]_i_6_n_0\,
      O => \FSM_sequential_sm_r[2]_i_3_n_0\
    );
\FSM_sequential_sm_r[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCDDDDFFFFDDFD"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I1 => \FSM_sequential_sm_r[2]_i_7_n_0\,
      I2 => \FSM_sequential_sm_r[2]_i_8_n_0\,
      I3 => \FSM_sequential_sm_r[2]_i_9_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I5 => \FSM_sequential_sm_r[2]_i_10_n_0\,
      O => \FSM_sequential_sm_r[2]_i_4_n_0\
    );
\FSM_sequential_sm_r[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[0]\,
      I1 => \FSM_sequential_sm_r[1]_i_5_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_result_r\,
      O => \FSM_sequential_sm_r[2]_i_5_n_0\
    );
\FSM_sequential_sm_r[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_sm_r[1]_i_4_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      O => \FSM_sequential_sm_r[2]_i_6_n_0\
    );
\FSM_sequential_sm_r[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44004F00"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I1 => \pi_step_r[5]_i_3_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \samps_match_r[5]_i_4_n_0\,
      O => \FSM_sequential_sm_r[2]_i_7_n_0\
    );
\FSM_sequential_sm_r[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400044400000000"
    )
        port map (
      I0 => \samp_cnt_r[0]_i_1_n_0\,
      I1 => \samp_cnt_r[1]_i_1_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[2]\,
      I3 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_ns\(2),
      I5 => \samp_cnt_r[5]_i_1_n_0\,
      O => \FSM_sequential_sm_r[2]_i_8_n_0\
    );
\FSM_sequential_sm_r[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFAEFEFFFFF"
    )
        port map (
      I0 => \samps_match_r[5]_i_4_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[3]\,
      I2 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_ns\(3),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[4]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_ns\(4),
      O => \FSM_sequential_sm_r[2]_i_9_n_0\
    );
\FSM_sequential_sm_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/mmcm_edge_detect_rdy_r_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/done_r_reg_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_aligned_r_reg_n_0\,
      O => \FSM_sequential_sm_r[3]_i_1_n_0\
    );
\FSM_sequential_sm_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF400040FFFFFFFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      I2 => \FSM_sequential_sm_r[3]_i_4_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      I4 => \FSM_sequential_sm_r[3]_i_5_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      O => \FSM_sequential_sm_r[3]_i_2_n_0\
    );
\FSM_sequential_sm_r[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      O => \FSM_sequential_sm_r[3]_i_3_n_0\
    );
\FSM_sequential_sm_r[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888BBB8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/inc_ns25_out\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_su_rdy_r_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I4 => \FSM_sequential_sm_r[3]_i_6_n_0\,
      O => \FSM_sequential_sm_r[3]_i_4_n_0\
    );
\FSM_sequential_sm_r[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8C83808"
    )
        port map (
      I0 => \eye_sz_cnt_r[7]_i_7_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I4 => ktap_at_right_edge_r_i_2_n_0,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      O => \FSM_sequential_sm_r[3]_i_5_n_0\
    );
\FSM_sequential_sm_r[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => \wrcal_byte_sel_r[0]_i_4_n_0\,
      I1 => \eye_sz_cnt_r[7]_i_11_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_byte_sel_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/byte_sel_r_reg_n_0_[1]\,
      O => \FSM_sequential_sm_r[3]_i_6_n_0\
    );
\GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty0_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(0),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(1),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/my_empty0\
    );
\GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F300FF02"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/my_empty0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_of_full\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_data_wr_en\,
      O => \GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty[1]_i_1_n_0\
    );
\GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full0_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(0),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(1),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/my_full0\
    );
\INC_COUNTS_V.INC_COUNTS[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg4\
    );
\addr_out[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(10),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \addr_out[10]_i_1_n_0\
    );
\addr_out[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(11),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \addr_out[11]_i_1_n_0\
    );
\addr_out[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(12),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \addr_out[12]_i_1_n_0\
    );
\addr_out[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(13),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \addr_out[13]_i_1_n_0\
    );
\addr_out[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(14),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \addr_out[14]_i_1_n_0\
    );
\addr_out[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(15),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \addr_out[15]_i_1_n_0\
    );
\addr_out[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(16),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \addr_out[16]_i_1_n_0\
    );
\addr_out[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(17),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \addr_out[17]_i_1_n_0\
    );
\addr_out[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(18),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \addr_out[18]_i_1_n_0\
    );
\addr_out[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(19),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \addr_out[19]_i_1_n_0\
    );
\addr_out[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(20),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \addr_out[20]_i_1_n_0\
    );
\addr_out[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(21),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \addr_out[21]_i_1_n_0\
    );
\addr_out[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(22),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \addr_out[22]_i_1_n_0\
    );
\addr_out[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(23),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \addr_out[23]_i_1_n_0\
    );
\addr_out[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(24),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \addr_out[24]_i_1_n_0\
    );
\addr_out[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(25),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \addr_out[25]_i_1_n_0\
    );
\addr_out[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(26),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \addr_out[26]_i_1_n_0\
    );
\addr_out[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(27),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \addr_out[27]_i_1_n_0\
    );
\addr_out[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(28),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \addr_out[28]_i_1_n_0\
    );
\addr_out[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(29),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \addr_out[29]_i_1_n_0\
    );
\addr_out[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \addr_out[5]_i_1_n_0\
    );
\addr_out[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(6),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \addr_out[6]_i_1_n_0\
    );
\addr_out[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(7),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \addr_out[7]_i_1_n_0\
    );
\addr_out[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(8),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \addr_out[8]_i_1_n_0\
    );
\addr_out[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(9),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \addr_out[9]_i_1_n_0\
    );
\addr_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0072"
    )
        port map (
      I0 => \addr_r[19]_i_4_n_0\,
      I1 => memc_cmd_addr(0),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(0),
      I3 => \addr_r[19]_i_3_n_0\,
      O => \addr_r[0]_i_1_n_0\
    );
\addr_r[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(10),
      I1 => \addr_r[19]_i_3_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r0\(10),
      I3 => \addr_r[19]_i_4_n_0\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(10),
      O => \addr_r[10]_i_1_n_0\
    );
\addr_r[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(11),
      I1 => \addr_r[19]_i_3_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r0\(11),
      I3 => \addr_r[19]_i_4_n_0\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(11),
      O => \addr_r[11]_i_1_n_0\
    );
\addr_r[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(12),
      I1 => \addr_r[19]_i_3_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r0\(12),
      I3 => \addr_r[19]_i_4_n_0\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(12),
      O => \addr_r[12]_i_1_n_0\
    );
\addr_r[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(13),
      I1 => \addr_r[19]_i_3_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r0\(13),
      I3 => \addr_r[19]_i_4_n_0\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(13),
      O => \addr_r[13]_i_1_n_0\
    );
\addr_r[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(14),
      I1 => \addr_r[19]_i_3_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r0\(14),
      I3 => \addr_r[19]_i_4_n_0\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(14),
      O => \addr_r[14]_i_1_n_0\
    );
\addr_r[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(15),
      I1 => \addr_r[19]_i_3_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r0\(15),
      I3 => \addr_r[19]_i_4_n_0\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(15),
      O => \addr_r[15]_i_1_n_0\
    );
\addr_r[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(16),
      I1 => \addr_r[19]_i_3_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r0\(16),
      I3 => \addr_r[19]_i_4_n_0\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(16),
      O => \addr_r[16]_i_1_n_0\
    );
\addr_r[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(17),
      I1 => \addr_r[19]_i_3_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r0\(17),
      I3 => \addr_r[19]_i_4_n_0\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(17),
      O => \addr_r[17]_i_1_n_0\
    );
\addr_r[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(18),
      I1 => \addr_r[19]_i_3_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r0\(18),
      I3 => \addr_r[19]_i_4_n_0\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(18),
      O => \addr_r[18]_i_1_n_0\
    );
\addr_r[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFBBB"
    )
        port map (
      I0 => \addr_r[19]_i_3_n_0\,
      I1 => \addr_r[19]_i_4_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_en_r1_reg_n_0\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/wrcmd_in_progress\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/rdcmd_in_progress\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/p_0_in\(19)
    );
\addr_r[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(19),
      I1 => \addr_r[19]_i_3_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r0\(19),
      I3 => \addr_r[19]_i_4_n_0\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(19),
      O => \addr_r[19]_i_2_n_0\
    );
\addr_r[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAEA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(0),
      I2 => push_cmd_r_i_2_n_0,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(2),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(3),
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(1),
      O => \addr_r[19]_i_3_n_0\
    );
\addr_r[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFF"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(0),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(2),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(3),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/flow2cmd_rdy\,
      O => \addr_r[19]_i_4_n_0\
    );
\addr_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(1),
      I1 => \addr_r[19]_i_4_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r0\(1),
      I3 => \addr_r[19]_i_3_n_0\,
      O => \addr_r[1]_i_1_n_0\
    );
\addr_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(2),
      I1 => \addr_r[19]_i_4_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r0\(2),
      I3 => \addr_r[19]_i_3_n_0\,
      O => \addr_r[2]_i_1_n_0\
    );
\addr_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(3),
      I1 => \addr_r[19]_i_4_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r0\(3),
      I3 => \addr_r[19]_i_3_n_0\,
      O => \addr_r[3]_i_1_n_0\
    );
\addr_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(4),
      I1 => \addr_r[19]_i_4_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r0\(4),
      I3 => \addr_r[19]_i_3_n_0\,
      O => \addr_r[4]_i_1_n_0\
    );
\addr_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(5),
      I1 => \addr_r[19]_i_3_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r0\(5),
      I3 => \addr_r[19]_i_4_n_0\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(5),
      O => \addr_r[5]_i_1_n_0\
    );
\addr_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(6),
      I1 => \addr_r[19]_i_3_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r0\(6),
      I3 => \addr_r[19]_i_4_n_0\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(6),
      O => \addr_r[6]_i_1_n_0\
    );
\addr_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(7),
      I1 => \addr_r[19]_i_3_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r0\(7),
      I3 => \addr_r[19]_i_4_n_0\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(7),
      O => \addr_r[7]_i_1_n_0\
    );
\addr_r[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(8),
      I1 => \addr_r[19]_i_3_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r0\(8),
      I3 => \addr_r[19]_i_4_n_0\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(8),
      O => \addr_r[8]_i_1_n_0\
    );
\addr_r[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(9),
      I1 => \addr_r[19]_i_3_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r0\(9),
      I3 => \addr_r[19]_i_4_n_0\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(9),
      O => \addr_r[9]_i_1_n_0\
    );
\addr_r_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_r_reg[8]_i_2_n_0\,
      CO(3) => \addr_r_reg[12]_i_2_n_0\,
      CO(2 downto 0) => \NLW_addr_r_reg[12]_i_2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r0\(12 downto 9),
      S(3 downto 0) => memc_cmd_addr(12 downto 9)
    );
\addr_r_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_r_reg[12]_i_2_n_0\,
      CO(3) => \addr_r_reg[16]_i_2_n_0\,
      CO(2 downto 0) => \NLW_addr_r_reg[16]_i_2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r0\(16 downto 13),
      S(3 downto 0) => memc_cmd_addr(16 downto 13)
    );
\addr_r_reg[19]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_r_reg[16]_i_2_n_0\,
      CO(3 downto 0) => \NLW_addr_r_reg[19]_i_5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_addr_r_reg[19]_i_5_O_UNCONNECTED\(3),
      O(2 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r0\(19 downto 17),
      S(3) => '0',
      S(2 downto 0) => memc_cmd_addr(19 downto 17)
    );
\addr_r_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \addr_r_reg[4]_i_2_n_0\,
      CO(2 downto 0) => \NLW_addr_r_reg[4]_i_2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => memc_cmd_addr(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r0\(4 downto 1),
      S(3 downto 0) => memc_cmd_addr(4 downto 1)
    );
\addr_r_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_r_reg[4]_i_2_n_0\,
      CO(3) => \addr_r_reg[8]_i_2_n_0\,
      CO(2 downto 0) => \NLW_addr_r_reg[8]_i_2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r0\(8 downto 5),
      S(3 downto 0) => memc_cmd_addr(8 downto 5)
    );
\addr_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1500"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/push_cmd\,
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o_reg_n_0\,
      I3 => memc_cmd_addr(0),
      O => \addr_reg[0]_i_1_n_0\
    );
\addr_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA1500"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/push_cmd\,
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o_reg_n_0\,
      I3 => memc_cmd_addr(10),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(10),
      O => \addr_reg[10]_i_1_n_0\
    );
\addr_reg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA1500"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/push_cmd\,
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o_reg_n_0\,
      I3 => memc_cmd_addr(11),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(11),
      O => \addr_reg[11]_i_1_n_0\
    );
\addr_reg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA1500"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/push_cmd\,
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o_reg_n_0\,
      I3 => memc_cmd_addr(12),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(12),
      O => \addr_reg[12]_i_1_n_0\
    );
\addr_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA1500"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/push_cmd\,
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o_reg_n_0\,
      I3 => memc_cmd_addr(13),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(13),
      O => \addr_reg[13]_i_1_n_0\
    );
\addr_reg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA1500"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/push_cmd\,
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o_reg_n_0\,
      I3 => memc_cmd_addr(14),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(14),
      O => \addr_reg[14]_i_1_n_0\
    );
\addr_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA1500"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/push_cmd\,
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o_reg_n_0\,
      I3 => memc_cmd_addr(15),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(15),
      O => \addr_reg[15]_i_1_n_0\
    );
\addr_reg[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA1500"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/push_cmd\,
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o_reg_n_0\,
      I3 => memc_cmd_addr(16),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(16),
      O => \addr_reg[16]_i_1_n_0\
    );
\addr_reg[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA1500"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/push_cmd\,
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o_reg_n_0\,
      I3 => memc_cmd_addr(17),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(17),
      O => \addr_reg[17]_i_1_n_0\
    );
\addr_reg[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA1500"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/push_cmd\,
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o_reg_n_0\,
      I3 => memc_cmd_addr(18),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(18),
      O => \addr_reg[18]_i_1_n_0\
    );
\addr_reg[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/push_cmd\,
      O => \addr_reg[19]_i_1_n_0\
    );
\addr_reg[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA1500"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/push_cmd\,
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o_reg_n_0\,
      I3 => memc_cmd_addr(19),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(19),
      O => \addr_reg[19]_i_2_n_0\
    );
\addr_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1500"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/push_cmd\,
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o_reg_n_0\,
      I3 => memc_cmd_addr(1),
      O => \addr_reg[1]_i_1_n_0\
    );
\addr_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1500"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/push_cmd\,
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o_reg_n_0\,
      I3 => memc_cmd_addr(2),
      O => \addr_reg[2]_i_1_n_0\
    );
\addr_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1500"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/push_cmd\,
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o_reg_n_0\,
      I3 => memc_cmd_addr(3),
      O => \addr_reg[3]_i_1_n_0\
    );
\addr_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1500"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/push_cmd\,
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o_reg_n_0\,
      I3 => memc_cmd_addr(4),
      O => \addr_reg[4]_i_1_n_0\
    );
\addr_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA1500"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/push_cmd\,
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o_reg_n_0\,
      I3 => memc_cmd_addr(5),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(5),
      O => \addr_reg[5]_i_1_n_0\
    );
\addr_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA1500"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/push_cmd\,
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o_reg_n_0\,
      I3 => memc_cmd_addr(6),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(6),
      O => \addr_reg[6]_i_1_n_0\
    );
\addr_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA1500"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/push_cmd\,
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o_reg_n_0\,
      I3 => memc_cmd_addr(7),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(7),
      O => \addr_reg[7]_i_1_n_0\
    );
\addr_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA1500"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/push_cmd\,
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o_reg_n_0\,
      I3 => memc_cmd_addr(8),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(8),
      O => \addr_reg[8]_i_1_n_0\
    );
\addr_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA1500"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/push_cmd\,
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o_reg_n_0\,
      I3 => memc_cmd_addr(9),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(9),
      O => \addr_reg[9]_i_1_n_0\
    );
\adj_lat_inst.cal_stage2_done_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/lat_adj_done\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/lat_adj_done\(1),
      O => \adj_lat_inst.cal_stage2_done_i_1_n_0\
    );
\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006000600060FF6F"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg_n_0_[0][0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_done\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/max_lat_done_r\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/lat_adj_done2_in\,
      O => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][0]_i_1_n_0\
    );
\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][2]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][4]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/lat_adj_done2_in\
    );
\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB4FFFF4BB40000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg_n_0_[0][0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg_n_0_[0][1]\,
      I4 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0\,
      I5 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][1]_i_2_n_0\,
      O => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][1]_i_1_n_0\
    );
\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0000FE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][0]\,
      O => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][1]_i_2_n_0\
    );
\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC3CCC2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][3]\,
      O => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][2]_i_2_n_0\
    );
\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AEF751F75108AE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg_n_0_[0][1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg_n_0_[0][0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(2),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg_n_0_[0][2]\,
      O => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][2]_i_3_n_0\
    );
\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF96FF00009600"
    )
        port map (
      I0 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(3),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg_n_0_[0][3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_done\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/max_lat_done_r\,
      I5 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_3_n_0\,
      O => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_1_n_0\
    );
\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A220200BFBBABAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg_n_0_[0][2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg_n_0_[0][0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg_n_0_[0][1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(2),
      O => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_2_n_0\
    );
\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFC0002"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][3]\,
      O => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_3_n_0\
    );
\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/max_lat_done_r\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_done\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_adj\
    );
\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_done\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/max_lat_done_r\,
      O => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0\
    );
\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][2]\,
      O => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_4_n_0\
    );
\adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(3),
      I1 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_2_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg_n_0_[0][3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(4),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg_n_0_[0][4]\,
      O => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_5_n_0\
    );
\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][2]_i_2_n_0\,
      I1 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][2]_i_3_n_0\,
      O => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][2]_i_1_n_0\,
      S => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0\
    );
\adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_4_n_0\,
      I1 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_5_n_0\,
      O => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][4]_i_2_n_0\,
      S => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0\
    );
\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006000600060FF6F"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg_n_0_[1][0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_done\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/max_lat_done_r\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][0]\,
      I5 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][0]_i_2_n_0\,
      O => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][0]_i_1_n_0\
    );
\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][2]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][4]\,
      O => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][0]_i_2_n_0\
    );
\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB4FFFF4BB40000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg_n_0_[1][0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg_n_0_[1][1]\,
      I4 => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0\,
      I5 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][1]_i_2_n_0\,
      O => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][1]_i_1_n_0\
    );
\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0000FE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][0]\,
      O => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][1]_i_2_n_0\
    );
\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC3CCC2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][3]\,
      O => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][2]_i_2_n_0\
    );
\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AEF751F75108AE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg_n_0_[1][1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg_n_0_[1][0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(2),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg_n_0_[1][2]\,
      O => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][2]_i_3_n_0\
    );
\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF96FF00009600"
    )
        port map (
      I0 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(3),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg_n_0_[1][3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_done\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/max_lat_done_r\,
      I5 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_3_n_0\,
      O => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_1_n_0\
    );
\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A220200BFBBABAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg_n_0_[1][2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg_n_0_[1][0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg_n_0_[1][1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(2),
      O => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_2_n_0\
    );
\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFC0002"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][3]\,
      O => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_3_n_0\
    );
\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][2]\,
      O => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][4]_i_2_n_0\
    );
\adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(3),
      I1 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_2_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg_n_0_[1][3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(4),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg_n_0_[1][4]\,
      O => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][4]_i_3_n_0\
    );
\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][2]_i_2_n_0\,
      I1 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][2]_i_3_n_0\,
      O => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][2]_i_1_n_0\,
      S => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0\
    );
\adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][4]_i_2_n_0\,
      I1 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][4]_i_3_n_0\,
      O => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][4]_i_1_n_0\,
      S => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][4]_i_3_n_0\
    );
bl4_rd_cmd_int_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/int_rd_cmd_n\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/p_1_out\
    );
\buf_avail_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r1_inferred__0/i__carry__0_n_6\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/p_0_in\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/p_1_in\,
      I3 => \buf_avail_r_reg[6]_i_2_n_6\,
      O => \buf_avail_r[5]_i_1_n_0\
    );
\buf_avail_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A33A"
    )
        port map (
      I0 => \buf_avail_r_reg[6]_i_2_n_1\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r1_inferred__0/i__carry__0_n_1\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/p_0_in\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/p_1_in\,
      O => \buf_avail_r[6]_i_1_n_0\
    );
\buf_avail_r[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[5]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[5]\,
      O => \buf_avail_r[6]_i_4_n_0\
    );
\buf_avail_r[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[4]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[4]\,
      O => \buf_avail_r[6]_i_5_n_0\
    );
\buf_avail_r[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[3]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[3]\,
      O => \buf_avail_r[6]_i_6_n_0\
    );
\buf_avail_r[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[2]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[2]\,
      O => \buf_avail_r[6]_i_7_n_0\
    );
\buf_avail_r[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[1]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[1]\,
      O => \buf_avail_r[6]_i_8_n_0\
    );
\buf_avail_r[6]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[0]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[0]\,
      O => \buf_avail_r[6]_i_9_n_0\
    );
\buf_avail_r_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \buf_avail_r_reg[6]_i_3_n_0\,
      CO(3) => \NLW_buf_avail_r_reg[6]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \buf_avail_r_reg[6]_i_2_n_1\,
      CO(1 downto 0) => \NLW_buf_avail_r_reg[6]_i_2_CO_UNCONNECTED\(1 downto 0),
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[5]\,
      DI(0) => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[4]\,
      O(3 downto 2) => \NLW_buf_avail_r_reg[6]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \buf_avail_r_reg[6]_i_2_n_6\,
      O(0) => \NLW_buf_avail_r_reg[6]_i_2_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \buf_avail_r[6]_i_4_n_0\,
      S(0) => \buf_avail_r[6]_i_5_n_0\
    );
\buf_avail_r_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buf_avail_r_reg[6]_i_3_n_0\,
      CO(2 downto 0) => \NLW_buf_avail_r_reg[6]_i_3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3) => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[3]\,
      DI(2) => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[2]\,
      DI(1) => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[1]\,
      DI(0) => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[0]\,
      O(3 downto 0) => \NLW_buf_avail_r_reg[6]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \buf_avail_r[6]_i_6_n_0\,
      S(2) => \buf_avail_r[6]_i_7_n_0\,
      S(1) => \buf_avail_r[6]_i_8_n_0\,
      S(0) => \buf_avail_r[6]_i_9_n_0\
    );
\byte_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/inc_byte_cnt_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/byte_cnt_reg_n_0_[0]\,
      O => \byte_cnt[0]_i_1_n_0\
    );
\byte_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/byte_cnt_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/inc_byte_cnt_reg_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/byte_cnt_reg_n_0_[1]\,
      O => \byte_cnt[1]_i_1_n_0\
    );
\byte_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/byte_cnt_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/byte_cnt_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/inc_byte_cnt_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/byte_cnt_reg_n_0_[2]\,
      O => \byte_cnt[2]_i_1_n_0\
    );
\byte_sel_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AC00FF00AC0000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/byte_cnt_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_lane_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_stg1_done_r_reg_n_0\,
      I3 => \calib_zero_inputs[2]_i_2_n_0\,
      I4 => \sm_cntr_r[4]_i_4_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/byte_sel_cnt_reg_n_0_[0]\,
      O => \byte_sel_cnt[0]_i_1_n_0\
    );
\byte_sel_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BF0000008000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/byte_cnt_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_stg1_done_r_reg_n_0\,
      I2 => \sm_cntr_r[4]_i_4_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I4 => init_calib_complete_i,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/byte_sel_cnt_reg_n_0_[1]\,
      O => \byte_sel_cnt[1]_i_1_n_0\
    );
\byte_sel_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BF0000008000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/byte_cnt_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_stg1_done_r_reg_n_0\,
      I2 => \sm_cntr_r[4]_i_4_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I4 => init_calib_complete_i,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/byte_sel_cnt_reg_n_0_[2]\,
      O => \byte_sel_cnt[2]_i_1_n_0\
    );
\byte_sel_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008A8ACFC0AAAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/byte_sel_r_reg_n_0_[1]\,
      I1 => \byte_sel_r[1]_i_4_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      I3 => \byte_sel_r[1]_i_5_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      O => \byte_sel_r[1]_i_2_n_0\
    );
\byte_sel_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500550004000500"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/byte_sel_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_su_rdy_r_reg_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      O => \byte_sel_r[1]_i_3_n_0\
    );
\byte_sel_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A020A028A020A0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_byte_sel_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/byte_sel_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I4 => \eye_sz_cnt_r[0]_i_9_n_0\,
      I5 => \eye_sz_cnt_r[7]_i_11_n_0\,
      O => \byte_sel_r[1]_i_4_n_0\
    );
\byte_sel_r[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/byte_sel_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_byte_sel_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      O => \byte_sel_r[1]_i_5_n_0\
    );
\byte_sel_r_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \byte_sel_r[1]_i_2_n_0\,
      I1 => \byte_sel_r[1]_i_3_n_0\,
      O => \byte_sel_r_reg[1]_i_1_n_0\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1)
    );
cal_stage2_start_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cal_stage2_start_ns\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/cal_stage2_start\,
      O => cal_stage2_start_r_i_1_n_0
    );
cal_stage2_start_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[14]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[5]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[4]\,
      I5 => \init_wr_cmd_r[1]_i_3_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cal_stage2_start_ns\
    );
calib_in_common_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I1 => \sm_cntr_r[4]_i_4_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I3 => init_calib_complete_i,
      O => calib_in_common_i_1_n_0
    );
\calib_sel[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010000000100FF00"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/byte_cnt_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/byte_cnt_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/byte_cnt_reg_n_0_[1]\,
      I3 => \calib_sel[0]_i_2_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_stg1_done_r_reg_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_lane_r_reg_n_0_[0]\,
      O => \calib_sel[0]_i_1_n_0\
    );
\calib_sel[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \sm_cntr_r[4]_i_4_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I2 => init_calib_complete_i,
      O => \calib_sel[0]_i_2_n_0\
    );
\calib_sel[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABABABABABAF"
    )
        port map (
      I0 => \calib_sel[4]_i_1_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I2 => \calib_sel[1]_i_2_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/byte_sel_cnt_reg_n_0_[2]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/byte_sel_cnt_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/byte_sel_cnt_reg_n_0_[0]\,
      O => \calib_sel[1]_i_1_n_0\
    );
\calib_sel[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I1 => init_calib_complete_i,
      I2 => \sm_cntr_r[4]_i_4_n_0\,
      O => \calib_sel[1]_i_2_n_0\
    );
\calib_sel[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005700000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/byte_sel_cnt_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/byte_sel_cnt_reg_n_0_[2]\,
      I3 => \sm_cntr_r[4]_i_4_n_0\,
      I4 => init_calib_complete_i,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      O => \calib_sel[3]_i_1_n_0\
    );
\calib_sel[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004000404040"
    )
        port map (
      I0 => init_calib_complete_i,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I2 => \sm_cntr_r[4]_i_4_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_stg1_done_r_reg_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/byte_cnt_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/byte_cnt_reg_n_0_[2]\,
      O => \calib_sel[4]_i_1_n_0\
    );
\calib_zero_inputs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAEAAAAAAAE"
    )
        port map (
      I0 => \calib_zero_inputs[2]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/byte_sel_cnt_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/byte_sel_cnt_reg_n_0_[1]\,
      I4 => \sm_cntr_r[4]_i_4_n_0\,
      I5 => \calib_zero_inputs[0]_i_2_n_0\,
      O => \calib_zero_inputs[0]_i_1_n_0\
    );
\calib_zero_inputs[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/byte_cnt_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/byte_cnt_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_stg1_done_r_reg_n_0\,
      O => \calib_zero_inputs[0]_i_2_n_0\
    );
\calib_zero_inputs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFDFDFDFD"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I1 => init_calib_complete_i,
      I2 => \sm_cntr_r[4]_i_4_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/byte_sel_cnt_reg_n_0_[2]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/byte_sel_cnt_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      O => \calib_zero_inputs[1]_i_1_n_0\
    );
\calib_zero_inputs[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAEEEEAAAAEEEE"
    )
        port map (
      I0 => \calib_zero_inputs[2]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/byte_cnt_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/byte_cnt_reg_n_0_[2]\,
      I4 => \sm_cntr_r[4]_i_4_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_stg1_done_r_reg_n_0\,
      O => \calib_zero_inputs[2]_i_1_n_0\
    );
\calib_zero_inputs[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => init_calib_complete_i,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      O => \calib_zero_inputs[2]_i_2_n_0\
    );
\center0_return1__0_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8888888"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg_n_0_[5]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return3\(8),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return3\(7),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return3\(5),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return3\(6),
      O => \center0_return1__0_carry__0_i_1_n_0\
    );
\center_diff_r[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_diff_r_reg[0]_i_2_n_0\
    );
\center_return1__0_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8888888"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return3\(8),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return3\(7),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return3\(5),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return3\(6),
      O => \center_return1__0_carry__0_i_1_n_0\
    );
clkdiv_phase_cal_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E0E0"
    )
        port map (
      I0 => edge_adv_cal_done_i_2_n_0,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/phase_bslip_vld_1\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/phase_bslip_vld_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/edge_adv_cal_start_r\,
      I4 => clkdiv_phase_cal_done_i_4_n_0,
      O => clkdiv_phase_cal_done_i_1_n_0
    );
clkdiv_phase_cal_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd0_bslip_vld_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_bslip_vld_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/edge_adv_cal_start_r\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd0_bslip_vld_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_bslip_vld_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/phase_bslip_vld_1\
    );
clkdiv_phase_cal_done_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_bslip_vld_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd0_bslip_vld_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/edge_adv_cal_start_r\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_bslip_vld_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd0_bslip_vld_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/phase_bslip_vld_0\
    );
clkdiv_phase_cal_done_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd0_vld_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_vld_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd0_vld_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_vld_reg_n_0_[0]\,
      O => clkdiv_phase_cal_done_i_4_n_0
    );
\cmd_counts[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00550355"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[0]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(6),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(3),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/flow2cmd_rdy\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(1),
      O => \cmd_counts[0]_i_1_n_0\
    );
\cmd_counts[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A6AA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[10]\,
      I1 => \cmd_counts[9]_i_3_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[9]\,
      I3 => \cmd_counts[9]_i_4_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/flow2cmd_rdy\,
      O => \cmd_counts[10]_i_1_n_0\
    );
\cmd_counts[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9999000F9999"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[1]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[0]\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(6),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(3),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/flow2cmd_rdy\,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(1),
      O => \cmd_counts[1]_i_1_n_0\
    );
\cmd_counts[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00A9"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[2]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[1]\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[0]\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/flow2cmd_rdy\,
      I4 => \cmd_counts[7]_i_3_n_0\,
      O => \cmd_counts[2]_i_1_n_0\
    );
\cmd_counts[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF006666FF0F6666"
    )
        port map (
      I0 => \cmd_counts[3]_i_2_n_0\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[3]\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(6),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(3),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/flow2cmd_rdy\,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(1),
      O => \cmd_counts[3]_i_1_n_0\
    );
\cmd_counts[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[2]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[1]\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[0]\,
      O => \cmd_counts[3]_i_2_n_0\
    );
\cmd_counts[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00009999000F9999"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[4]\,
      I1 => \cmd_counts[5]_i_2_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(6),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(3),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/flow2cmd_rdy\,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(1),
      O => \cmd_counts[4]_i_1_n_0\
    );
\cmd_counts[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00A9"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[5]\,
      I1 => \cmd_counts[5]_i_2_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[4]\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/flow2cmd_rdy\,
      I4 => \cmd_counts[7]_i_3_n_0\,
      O => \cmd_counts[5]_i_1_n_0\
    );
\cmd_counts[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[3]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[0]\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[1]\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[2]\,
      O => \cmd_counts[5]_i_2_n_0\
    );
\cmd_counts[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F06666F0FF6666"
    )
        port map (
      I0 => \cmd_counts[7]_i_2_n_0\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[6]\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(6),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(3),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/flow2cmd_rdy\,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(1),
      O => \cmd_counts[6]_i_1_n_0\
    );
\cmd_counts[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4144"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/flow2cmd_rdy\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[7]\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[6]\,
      I3 => \cmd_counts[7]_i_2_n_0\,
      I4 => \cmd_counts[7]_i_3_n_0\,
      O => \cmd_counts[7]_i_1_n_0\
    );
\cmd_counts[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[5]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[3]\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[0]\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[1]\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[2]\,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[4]\,
      O => \cmd_counts[7]_i_2_n_0\
    );
\cmd_counts[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(1),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/flow2cmd_rdy\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(3),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(6),
      O => \cmd_counts[7]_i_3_n_0\
    );
\cmd_counts[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00009999000F9999"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[8]\,
      I1 => \cmd_counts[8]_i_2_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(6),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(3),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/flow2cmd_rdy\,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(1),
      O => \cmd_counts[8]_i_1_n_0\
    );
\cmd_counts[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \cmd_counts[5]_i_2_n_0\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[4]\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[5]\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[6]\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[7]\,
      O => \cmd_counts[8]_i_2_n_0\
    );
\cmd_counts[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
        port map (
      I0 => \cmd_counts[9]_i_3_n_0\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(6),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(3),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/flow2cmd_rdy\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(1),
      O => \cmd_counts[9]_i_1_n_0\
    );
\cmd_counts[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006666000F6666"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[9]\,
      I1 => \cmd_counts[9]_i_4_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(6),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(3),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/flow2cmd_rdy\,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(1),
      O => \cmd_counts[9]_i_2_n_0\
    );
\cmd_counts[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAFEAAFEAAAAAA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/flow2cmd_rdy\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[0]\,
      I2 => rdcmd_in_progress_i_2_n_0,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_en_r1_reg_n_0\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/wrcmd_in_progress\,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/rdcmd_in_progress\,
      O => \cmd_counts[9]_i_3_n_0\
    );
\cmd_counts[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[8]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[7]\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[6]\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[5]\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[4]\,
      I5 => \cmd_counts[5]_i_2_n_0\,
      O => \cmd_counts[9]_i_4_n_0\
    );
cmd_en_r1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EE0EEEEE"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/rdcmd_in_progress\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/data_valid_reg_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[0]\,
      I3 => rdcmd_in_progress_i_2_n_0,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_en_r1_reg_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => cmd_en_r1_i_1_n_0
    );
cmd_fifo_rdy_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_en_r1_reg_n_0\,
      O => cmd_fifo_rdy_i_1_n_0
    );
\cmd_o[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_cmd\(0),
      I1 => \cmd_o[0]_i_2_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_reg\,
      I3 => \cmd_o[0]_i_3_n_0\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_o_reg_n_0_[0]\,
      O => \cmd_o[0]_i_1_n_0\
    );
\cmd_o[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(0),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(2),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(3),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/flow2cmd_rdy\,
      O => \cmd_o[0]_i_2_n_0\
    );
\cmd_o[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001200"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(1),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(3),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(2),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/flow2cmd_rdy\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(0),
      O => \cmd_o[0]_i_3_n_0\
    );
cmd_rdyC_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I1 => u_bcount_2_i_1_n_0,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startC\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_rdyC\,
      O => cmd_rdyC_i_1_n_0
    );
cmd_rdyD_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I1 => u_bcount_2_i_1_n_0,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_rdyD\,
      O => cmd_rdyD_i_1_n_0
    );
cmd_rdyE_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I1 => u_bcount_2_i_1_n_0,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startE\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_rdyE\,
      O => cmd_rdyE_i_1_n_0
    );
cmd_rdy_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF888C"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/empty\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/cmd_rdy_reg_n_0\,
      I2 => app_rd_valid0,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/prefetch\,
      I4 => cmd_rdy_i_2_n_0,
      O => cmd_rdy_i_1_n_0
    );
\cmd_rdy_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFDFCFC"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_start\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/bram_rd_valid_o\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I3 => u_bcount_2_i_1_n_0,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/wr_rdy\,
      O => \cmd_rdy_i_1__0_n_0\
    );
cmd_rdy_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => cmd_rdy_i_3_n_0,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[10]\,
      I2 => app_rd_valid0,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[2]\,
      I4 => cmd_rdy_i_4_n_0,
      O => cmd_rdy_i_2_n_0
    );
cmd_rdy_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[9]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[8]\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[0]\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[1]\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[6]\,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[7]\,
      O => cmd_rdy_i_3_n_0
    );
cmd_rdy_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[5]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[4]\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[3]\,
      O => cmd_rdy_i_4_n_0
    );
\cmd_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_cmd\(0),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/push_cmd\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_reg\,
      O => \cmd_reg[0]_i_1_n_0\
    );
cmd_startD_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/wr_validC\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_rdyD\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD0\
    );
cmd_startE_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/wr_validC\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_rdyE\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startE0\
    );
cmd_start_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/wr_validC\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_rdyC\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_start0\
    );
cmd_wr_pending_r1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/last_word_wr\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/wdp_valid\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_wr_pending_r1\,
      O => cmd_wr_pending_r1_i_1_n_0
    );
\coarse_delay_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBF40404000"
    )
        port map (
      I0 => \coarse_delay_cnt[2]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(3),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\(2),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\(0),
      O => \coarse_delay_cnt[0]_i_1_n_0\
    );
\coarse_delay_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA98AAAAAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(3),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I5 => \coarse_delay_cnt[2]_i_2_n_0\,
      O => \coarse_delay_cnt[1]_i_1_n_0\
    );
\coarse_delay_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0E0F0F0F0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(3),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I5 => \coarse_delay_cnt[2]_i_2_n_0\,
      O => \coarse_delay_cnt[2]_i_1_n_0\
    );
\coarse_delay_cnt[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(2),
      O => \coarse_delay_cnt[2]_i_2_n_0\
    );
\coarse_delay_cnt[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(3),
      I5 => \coarse_delay_cnt[2]_i_3_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt0\
    );
\coarse_delay_cnt[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(3),
      I5 => \coarse_delay_cnt[2]_i_3__0_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt0\
    );
\coarse_delay_cnt[2]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(2),
      O => \coarse_delay_cnt[2]_i_2__2_n_0\
    );
\coarse_delay_cnt[2]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg__0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg__0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg__0\(2),
      O => \coarse_delay_cnt[2]_i_2__3_n_0\
    );
\coarse_delay_cnt[2]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(2),
      O => \coarse_delay_cnt[2]_i_2__4_n_0\
    );
\coarse_delay_cnt[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(2),
      O => \coarse_delay_cnt[2]_i_3_n_0\
    );
\coarse_delay_cnt[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\(2),
      O => \coarse_delay_cnt[2]_i_3__0_n_0\
    );
\cq_cnt_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg\(10),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg\(7),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg\(5),
      I4 => cq_stable_r_i_2_n_0,
      I5 => cq_stable_r_i_3_n_0,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sel\
    );
\cq_cnt_r[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg\(0),
      O => \cq_cnt_r[0]_i_6_n_0\
    );
\cq_cnt_r_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cq_cnt_r_reg[0]_i_2_n_0\,
      CO(2 downto 0) => \NLW_cq_cnt_r_reg[0]_i_2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \cq_cnt_r_reg[0]_i_2_n_4\,
      O(2) => \cq_cnt_r_reg[0]_i_2_n_5\,
      O(1) => \cq_cnt_r_reg[0]_i_2_n_6\,
      O(0) => \cq_cnt_r_reg[0]_i_2_n_7\,
      S(3 downto 1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg\(3 downto 1),
      S(0) => \cq_cnt_r[0]_i_6_n_0\
    );
\cq_cnt_r_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cq_cnt_r_reg[0]_i_2_n_0\,
      CO(3) => \cq_cnt_r_reg[4]_i_1_n_0\,
      CO(2 downto 0) => \NLW_cq_cnt_r_reg[4]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cq_cnt_r_reg[4]_i_1_n_4\,
      O(2) => \cq_cnt_r_reg[4]_i_1_n_5\,
      O(1) => \cq_cnt_r_reg[4]_i_1_n_6\,
      O(0) => \cq_cnt_r_reg[4]_i_1_n_7\,
      S(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg\(7 downto 4)
    );
\cq_cnt_r_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cq_cnt_r_reg[4]_i_1_n_0\,
      CO(3 downto 0) => \NLW_cq_cnt_r_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cq_cnt_r_reg[8]_i_1_n_4\,
      O(2) => \cq_cnt_r_reg[8]_i_1_n_5\,
      O(1) => \cq_cnt_r_reg[8]_i_1_n_6\,
      O(0) => \cq_cnt_r_reg[8]_i_1_n_7\,
      S(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg\(11 downto 8)
    );
cq_stable_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg\(10),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg\(7),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg\(5),
      I4 => cq_stable_r_i_2_n_0,
      I5 => cq_stable_r_i_3_n_0,
      O => cq_stable_r_i_1_n_0
    );
cq_stable_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg\(9),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg\(4),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg\(8),
      O => cq_stable_r_i_2_n_0
    );
cq_stable_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg\(11),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg\(6),
      O => cq_stable_r_i_3_n_0
    );
\current_address[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(3),
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(0),
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(1),
      I3 => \u_traffic_gen_top/u_init_mem_pattern_ctr/memc_wr_en_r\,
      O => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0__0\
    );
\current_address[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[0]\,
      O => \current_address[0]_i_2_n_0\
    );
\current_address_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \current_address_reg[9]_i_1_n_0\,
      CO(3) => \current_address_reg[13]_i_1_n_0\,
      CO(2 downto 0) => \NLW_current_address_reg[13]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \current_address_reg[13]_i_1_n_4\,
      O(2) => \current_address_reg[13]_i_1_n_5\,
      O(1) => \current_address_reg[13]_i_1_n_6\,
      O(0) => \current_address_reg[13]_i_1_n_7\,
      S(3) => p_1_in(0),
      S(2) => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[15]\,
      S(1) => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[14]\,
      S(0) => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[13]\
    );
\current_address_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \current_address_reg[13]_i_1_n_0\,
      CO(3) => \current_address_reg[17]_i_1_n_0\,
      CO(2 downto 0) => \NLW_current_address_reg[17]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \current_address_reg[17]_i_1_n_4\,
      O(2) => \current_address_reg[17]_i_1_n_5\,
      O(1) => \current_address_reg[17]_i_1_n_6\,
      O(0) => \current_address_reg[17]_i_1_n_7\,
      S(3 downto 0) => p_1_in(4 downto 1)
    );
\current_address_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \current_address_reg[1]_i_1_n_0\,
      CO(2 downto 0) => \NLW_current_address_reg[1]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \current_address_reg[1]_i_1_n_4\,
      O(2) => \current_address_reg[1]_i_1_n_5\,
      O(1) => \current_address_reg[1]_i_1_n_6\,
      O(0) => \current_address_reg[1]_i_1_n_7\,
      S(3) => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[4]\,
      S(2) => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[3]\,
      S(1) => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[2]\,
      S(0) => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[1]\
    );
\current_address_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \current_address_reg[17]_i_1_n_0\,
      CO(3) => \current_address_reg[21]_i_1_n_0\,
      CO(2 downto 0) => \NLW_current_address_reg[21]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \current_address_reg[21]_i_1_n_4\,
      O(2) => \current_address_reg[21]_i_1_n_5\,
      O(1) => \current_address_reg[21]_i_1_n_6\,
      O(0) => \current_address_reg[21]_i_1_n_7\,
      S(3) => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[24]\,
      S(2 downto 0) => p_1_in(7 downto 5)
    );
\current_address_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \current_address_reg[21]_i_1_n_0\,
      CO(3) => \current_address_reg[25]_i_1_n_0\,
      CO(2 downto 0) => \NLW_current_address_reg[25]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \current_address_reg[25]_i_1_n_4\,
      O(2) => \current_address_reg[25]_i_1_n_5\,
      O(1) => \current_address_reg[25]_i_1_n_6\,
      O(0) => \current_address_reg[25]_i_1_n_7\,
      S(3) => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[28]\,
      S(2) => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[27]\,
      S(1) => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[26]\,
      S(0) => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[25]\
    );
\current_address_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \current_address_reg[25]_i_1_n_0\,
      CO(3 downto 0) => \NLW_current_address_reg[29]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_current_address_reg[29]_i_1_O_UNCONNECTED\(3),
      O(2) => \current_address_reg[29]_i_1_n_5\,
      O(1) => \current_address_reg[29]_i_1_n_6\,
      O(0) => \current_address_reg[29]_i_1_n_7\,
      S(3) => '0',
      S(2) => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[31]\,
      S(1) => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[30]\,
      S(0) => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[29]\
    );
\current_address_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \current_address_reg[1]_i_1_n_0\,
      CO(3) => \current_address_reg[5]_i_1_n_0\,
      CO(2 downto 0) => \NLW_current_address_reg[5]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \current_address_reg[5]_i_1_n_4\,
      O(2) => \current_address_reg[5]_i_1_n_5\,
      O(1) => \current_address_reg[5]_i_1_n_6\,
      O(0) => \current_address_reg[5]_i_1_n_7\,
      S(3) => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[8]\,
      S(2) => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[7]\,
      S(1) => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[6]\,
      S(0) => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[5]\
    );
\current_address_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \current_address_reg[5]_i_1_n_0\,
      CO(3) => \current_address_reg[9]_i_1_n_0\,
      CO(2 downto 0) => \NLW_current_address_reg[9]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \current_address_reg[9]_i_1_n_4\,
      O(2) => \current_address_reg[9]_i_1_n_5\,
      O(1) => \current_address_reg[9]_i_1_n_6\,
      O(0) => \current_address_reg[9]_i_1_n_7\,
      S(3) => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[12]\,
      S(2) => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[11]\,
      S(1) => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[10]\,
      S(0) => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[9]\
    );
\current_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
        port map (
      I0 => \current_state[3]_i_5_n_0\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(3),
      I2 => \current_state[0]_i_2_n_0\,
      I3 => \current_state[0]_i_3_n_0\,
      I4 => \current_state[0]_i_4_n_0\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/next_state\(0)
    );
\current_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000000100"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/wr_in_progress\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/flow2cmd_rdy\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/wrcmd_in_progress\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(2),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/last_word_wr\,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_fifo_rdy\,
      O => \current_state[0]_i_2_n_0\
    );
\current_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555D5555555555"
    )
        port map (
      I0 => \current_state[3]_i_2_n_0\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/rdcmd_in_progress\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/rd_rdy\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/flow2cmd_rdy\,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_fifo_rdy\,
      O => \current_state[0]_i_3_n_0\
    );
\current_state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAA0AAA2AAAAAAA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(0),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/rd_rdy\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in\(45),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/run_traffic_r\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_cmd\(0),
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/wr_rdy\,
      O => \current_state[0]_i_4_n_0\
    );
\current_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008888AAAAAAAA"
    )
        port map (
      I0 => \current_state[3]_i_2_n_0\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/flow2cmd_rdy\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_fifo_rdy\,
      I4 => \current_state[1]_i_2_n_0\,
      I5 => \current_state[1]_i_3_n_0\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/next_state\(1)
    );
\current_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/rd_rdy\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/rdcmd_in_progress\,
      O => \current_state[1]_i_2_n_0\
    );
\current_state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(0),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_cmd\(0),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/run_traffic_r\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in\(45),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/rd_rdy\,
      O => \current_state[1]_i_3_n_0\
    );
\current_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888880AAAAAAAA"
    )
        port map (
      I0 => \current_state[3]_i_2_n_0\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(2),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/wr_in_progress\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/flow2cmd_rdy\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/wrcmd_in_progress\,
      I5 => \current_state[2]_i_2_n_0\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/next_state\(2)
    );
\current_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(0),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_cmd\(0),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/run_traffic_r\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in\(45),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/wr_rdy\,
      O => \current_state[2]_i_2_n_0\
    );
\current_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8A888A888A88"
    )
        port map (
      I0 => \current_state[3]_i_2_n_0\,
      I1 => \current_state[3]_i_3_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_fifo_rdy\,
      I3 => \current_state[3]_i_4_n_0\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(3),
      I5 => \current_state[3]_i_5_n_0\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/next_state\(3)
    );
\current_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(0),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(2),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(3),
      O => \current_state[3]_i_2_n_0\
    );
\current_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/wr_in_progress\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/flow2cmd_rdy\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/wrcmd_in_progress\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/last_word_wr\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_fifo_rdy\,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(2),
      O => \current_state[3]_i_3_n_0\
    );
\current_state[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(1),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/rdcmd_in_progress\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/rd_rdy\,
      O => \current_state[3]_i_4_n_0\
    );
\current_state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFFDFFFFFFFDFFF"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_fifo_rdy\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/wr_in_progress\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_wr_pending_r1\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_valid\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_cmd\(0),
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/rd_rdy\,
      O => \current_state[3]_i_5_n_0\
    );
\current_state[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in\(45),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/run_traffic_r\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_valid\
    );
data_valid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_start\,
      I1 => \wr_ubr.user_burst_cnt_larger_1_r_i_2_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/data_valid_reg_n_0\,
      O => data_valid_i_1_n_0
    );
dfifo_has_enough_room_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r\(6),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r\(5),
      O => dfifo_has_enough_room_i_1_n_0
    );
\diff_ns0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(6),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(6),
      O => \diff_ns0_carry__0_i_1_n_0\
    );
\diff_ns0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(6),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(6),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(7),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(7),
      O => \diff_ns0_carry__0_i_3_n_0\
    );
\diff_ns0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(6),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(6),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(5),
      O => \diff_ns0_carry__0_i_4_n_0\
    );
\diff_ns0_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(4),
      O => \diff_ns0_carry__0_i_6_n_0\
    );
\diff_ns0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(7),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(7),
      O => \diff_ns0_carry__1_i_1_n_0\
    );
diff_ns0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(3),
      O => diff_ns0_carry_i_1_n_0
    );
diff_ns0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(2),
      O => diff_ns0_carry_i_2_n_0
    );
diff_ns0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(1),
      O => diff_ns0_carry_i_3_n_0
    );
diff_ns0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(0),
      O => diff_ns0_carry_i_4_n_0
    );
\diff_r[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns00_in\(0)
    );
diffs_eq_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008000FF00A000FF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[6]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[4]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[5]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[7]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[8]\,
      I5 => diffs_eq_carry_i_4_n_0,
      O => diffs_eq_carry_i_1_n_0
    );
diffs_eq_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFCFC00000074"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[4]\,
      I2 => poc_backup_ns0_carry_i_12_n_0,
      I3 => poc_backup_ns0_carry_i_14_n_0,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[2]\,
      I5 => poc_backup_ns0_carry_i_15_n_0,
      O => diffs_eq_carry_i_2_n_0
    );
diffs_eq_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAA2AAA2AAAFFFF"
    )
        port map (
      I0 => poc_backup_ns0_carry_i_12_n_0,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[5]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[4]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[6]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[0]\,
      O => diffs_eq_carry_i_3_n_0
    );
diffs_eq_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[2]\,
      O => diffs_eq_carry_i_4_n_0
    );
diffs_eq_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BF80"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diffs_eq\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/done_ns\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/done_r_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diffs_eq_r\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/ktap_at_right_edge_r_reg_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/ktap_at_left_edge_r_reg_n_0\,
      O => diffs_eq_r_i_1_n_0
    );
\dlyval_dq_r[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000014545"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      I1 => \dlyval_dq_r[89]_i_2_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_stg1_done_r_reg_n_0\,
      O => \dlyval_dq_r[44]_i_1_n_0\
    );
\dlyval_dq_r[89]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055541010"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_stg1_done_r_reg_n_0\,
      I1 => \dlyval_dq_r[89]_i_2_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I5 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      O => \dlyval_dq_r[89]_i_1_n_0\
    );
\dlyval_dq_r[89]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      O => \dlyval_dq_r[89]_i_2_n_0\
    );
\dlyval_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCFD0D"
    )
        port map (
      I0 => \right_r[5]_i_5_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I3 => \dlyval_r_reg[0]_i_2_n_0\,
      I4 => \right_r[5]_i_2_n_0\,
      I5 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      O => \dlyval_r[0]_i_1_n_0\
    );
\dlyval_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEE1011FEFF1000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[1]\,
      I1 => \seq_sm_r[1]_i_3_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_zero_r\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(0),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_r\,
      O => \dlyval_r[0]_i_3_n_0\
    );
\dlyval_r[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7222D8DD"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_result_r\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/min_eye_r\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_zero_r\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(0),
      O => \dlyval_r[0]_i_4_n_0\
    );
\dlyval_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCFD0D"
    )
        port map (
      I0 => \right_r[5]_i_5_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I3 => \dlyval_r[1]_i_2_n_0\,
      I4 => \right_r[5]_i_2_n_0\,
      I5 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      O => \dlyval_r[1]_i_1_n_0\
    );
\dlyval_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \dlyval_r[1]_i_3_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(1),
      I4 => \dlyval_r[4]_i_3_n_0\,
      I5 => \dlyval_r[1]_i_4_n_0\,
      O => \dlyval_r[1]_i_2_n_0\
    );
\dlyval_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"72FFFA22D80050DD"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_result_r\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/min_eye_r\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_zero_r\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(0),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(1),
      O => \dlyval_r[1]_i_3_n_0\
    );
\dlyval_r[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BB8B88"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_zero_r\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_r\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(1),
      O => \dlyval_r[1]_i_4_n_0\
    );
\dlyval_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCFD0D"
    )
        port map (
      I0 => \right_r[5]_i_5_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I3 => \dlyval_r[2]_i_2_n_0\,
      I4 => \right_r[5]_i_2_n_0\,
      I5 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      O => \dlyval_r[2]_i_1_n_0\
    );
\dlyval_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => \dlyval_r[3]_i_3_n_0\,
      I1 => \dlyval_r[2]_i_3_n_0\,
      I2 => \match_out_r[4]_i_4_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(2),
      I4 => \dlyval_r[4]_i_3_n_0\,
      I5 => \dlyval_r[2]_i_4_n_0\,
      O => \dlyval_r[2]_i_2_n_0\
    );
\dlyval_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FE0EF20EF20E02F"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg_n_0_[2]\,
      I1 => \match_out_r[3]_i_2_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_zero_r\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(2),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(0),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(1),
      O => \dlyval_r[2]_i_3_n_0\
    );
\dlyval_r[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBB888B8888"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_zero_r\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_r\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(2),
      O => \dlyval_r[2]_i_4_n_0\
    );
\dlyval_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCFD0D"
    )
        port map (
      I0 => \right_r[5]_i_5_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(3),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I3 => \dlyval_r[3]_i_2_n_0\,
      I4 => \right_r[5]_i_2_n_0\,
      I5 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      O => \dlyval_r[3]_i_1_n_0\
    );
\dlyval_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => \dlyval_r[3]_i_3_n_0\,
      I1 => \dlyval_r[3]_i_4_n_0\,
      I2 => \match_out_r[4]_i_4_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(3),
      I4 => \dlyval_r[4]_i_3_n_0\,
      I5 => \dlyval_r[3]_i_5_n_0\,
      O => \dlyval_r[3]_i_2_n_0\
    );
\dlyval_r[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_result_r\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/min_eye_r\,
      O => \dlyval_r[3]_i_3_n_0\
    );
\dlyval_r[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFAAA9AAA9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(2),
      I4 => \dlyval_r[3]_i_6_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_zero_r\,
      O => \dlyval_r[3]_i_4_n_0\
    );
\dlyval_r[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg_n_0_[3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_zero_r\,
      I2 => \dlyval_r[3]_i_7_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_r\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(3),
      O => \dlyval_r[3]_i_5_n_0\
    );
\dlyval_r[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"955500009555FFFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(0),
      I4 => \match_out_r[3]_i_2_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg_n_0_[3]\,
      O => \dlyval_r[3]_i_6_n_0\
    );
\dlyval_r[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(2),
      O => \dlyval_r[3]_i_7_n_0\
    );
\dlyval_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCFD0D"
    )
        port map (
      I0 => \right_r[5]_i_5_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(4),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I3 => \dlyval_r[4]_i_2_n_0\,
      I4 => \right_r[5]_i_2_n_0\,
      I5 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      O => \dlyval_r[4]_i_1_n_0\
    );
\dlyval_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF444"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[0]\,
      I2 => \dlyval_r[4]_i_3_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(4),
      I4 => \dlyval_r[4]_i_4_n_0\,
      I5 => \dlyval_r[4]_i_5_n_0\,
      O => \dlyval_r[4]_i_2_n_0\
    );
\dlyval_r[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[1]\,
      I1 => \seq_sm_r[1]_i_3_n_0\,
      O => \dlyval_r[4]_i_3_n_0\
    );
\dlyval_r[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \dlyval_r[4]_i_6_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_zero_r\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg_n_0_[4]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[1]\,
      I4 => \seq_sm_r[1]_i_3_n_0\,
      O => \dlyval_r[4]_i_4_n_0\
    );
\dlyval_r[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF001D001D00"
    )
        port map (
      I0 => \dlyval_r[4]_i_7_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_zero_r\,
      I2 => \match_out_r[4]_i_3_n_0\,
      I3 => \match_out_r[4]_i_4_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(4),
      I5 => \dlyval_r[3]_i_3_n_0\,
      O => \dlyval_r[4]_i_5_n_0\
    );
\dlyval_r[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00010000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_r\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(4),
      O => \dlyval_r[4]_i_6_n_0\
    );
\dlyval_r[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(3),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(1),
      O => \dlyval_r[4]_i_7_n_0\
    );
\dlyval_r_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \dlyval_r[0]_i_3_n_0\,
      I1 => \dlyval_r[0]_i_4_n_0\,
      O => \dlyval_r_reg[0]_i_2_n_0\,
      S => \match_out_r[4]_i_4_n_0\
    );
dlyval_r_zero_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \dlyval_r[1]_i_1_n_0\,
      I1 => \dlyval_r[2]_i_1_n_0\,
      I2 => \dlyval_r[4]_i_1_n_0\,
      I3 => \dlyval_r[3]_i_1_n_0\,
      I4 => \dlyval_r[0]_i_1_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_zero_ns\
    );
done_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/mmcm_edge_detect_rdy_r_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_ends_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_ends_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/done_ns\
    );
\drive_on_calib_in_common_0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/p_1_out\
    );
\drive_on_calib_in_common_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[4]\,
      O => \drive_on_calib_in_common_2[3]_i_1_n_0\
    );
edge_adv_cal_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => edge_adv_cal_done_i_2_n_0,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd0_vld_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_vld_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd0_vld_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_vld_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/edge_adv_cal_done_reg_n_0\,
      O => edge_adv_cal_done_i_1_n_0
    );
edge_adv_cal_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/edge_adv_cal_start_r\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_vld_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd0_vld_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_vld_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd0_vld_reg_n_0_[1]\,
      O => edge_adv_cal_done_i_2_n_0
    );
edge_adv_cal_start_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg__0\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg__0\(4),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg__0\(3),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg__0\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg__0\(0),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/edge_adv_cal_start_r\,
      O => edge_adv_cal_start_r_i_1_n_0
    );
\edge_adv_cal_start_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[0]\,
      I1 => \sm_cntr_r[8]_i_3_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[5]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[4]\,
      I4 => \init_wr_cmd_r[1]_i_3_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/edge_adv_cal_start\,
      O => \edge_adv_cal_start_r_i_1__0_n_0\
    );
edge_aligned_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => edge_aligned_r_i_2_n_0,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/ktap_at_right_edge_r_reg_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/ktap_at_left_edge_r_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/done_ns\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_aligned_ns\
    );
edge_aligned_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F444444444444"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diffs_eq\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diffs_eq_r\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[5]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[6]\,
      I4 => poc_backup_ns0_carry_i_12_n_0,
      I5 => poc_backup_ns0_carry_i_11_n_0,
      O => edge_aligned_r_i_2_n_0
    );
\edge_diff_r[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(1),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_diff_r_reg[0]_i_2_n_0\
    );
empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAABAAAAAAAABAAB"
    )
        port map (
      I0 => empty_i_2_n_0,
      I1 => empty_i_3_n_0,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(2),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(2),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(1),
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(1),
      O => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/empty0\
    );
empty_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010010000000000"
    )
        port map (
      I0 => empty_i_4_n_0,
      I1 => empty_i_5_n_0,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(0),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(0),
      I4 => empty_i_6_n_0,
      I5 => empty_i_7_n_0,
      O => empty_i_2_n_0
    );
empty_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(3),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(3),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg__0\(4),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(4),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(0),
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(0),
      O => empty_i_3_n_0
    );
empty_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FF6F96F"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(3),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(3),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(2),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(2),
      I4 => empty_i_8_n_0,
      O => empty_i_4_n_0
    );
empty_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/empty\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_mdata_en\,
      O => empty_i_5_n_0
    );
empty_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(1),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(1),
      O => empty_i_6_n_0
    );
empty_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696966"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(4),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg__0\(4),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(3),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(3),
      I4 => empty_i_9_n_0,
      O => empty_i_7_n_0
    );
empty_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF0B"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(0),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(0),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(1),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(1),
      O => empty_i_8_n_0
    );
empty_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF0B0000FFFFBF0B"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(0),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(0),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(1),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(1),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(2),
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(2),
      O => empty_i_9_n_0
    );
en_mem_latency_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAAE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/en_mem_latency_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/cal_stage2_start\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/bl4_rd_cmd_int_r_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/int_rd_cmd_n\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/cal_stage2_done\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\,
      O => en_mem_latency_i_1_n_0
    );
end_addr_reached_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/lower_end_matched\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/upper_end_matched\,
      O => \u_traffic_gen_top/u_init_mem_pattern_ctr/end_addr_reached0\
    );
\eye_sz_cnt_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200F00022FFF000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_inc\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/inc_ns25_out\,
      I2 => \eye_sz_cnt_r[0]_i_3_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      I5 => \eye_sz_cnt_r[0]_i_4_n_0\,
      O => \eye_sz_cnt_r[0]_i_1_n_0\
    );
\eye_sz_cnt_r[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[2]\,
      O => \eye_sz_cnt_r[0]_i_10_n_0\
    );
\eye_sz_cnt_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AA2A"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I2 => \eye_sz_cnt_r[0]_i_9_n_0\,
      I3 => \eye_sz_cnt_r[0]_i_10_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg_n_0_[2]\,
      O => \eye_sz_cnt_r[0]_i_3_n_0\
    );
\eye_sz_cnt_r[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg_n_0_[2]\,
      O => \eye_sz_cnt_r[0]_i_4_n_0\
    );
\eye_sz_cnt_r[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg_n_0_[2]\,
      O => \eye_sz_cnt_r[0]_i_8_n_0\
    );
\eye_sz_cnt_r[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(3),
      O => \eye_sz_cnt_r[0]_i_9_n_0\
    );
\eye_sz_cnt_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFF0C00AA000000"
    )
        port map (
      I0 => \eye_sz_cnt_r[1]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      I2 => \eye_sz_cnt_r[7]_i_7_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      I5 => \eye_sz_cnt_r[1]_i_3_n_0\,
      O => \eye_sz_cnt_r[1]_i_1_n_0\
    );
\eye_sz_cnt_r[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_inc\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/inc_ns25_out\,
      O => \eye_sz_cnt_r[1]_i_2_n_0\
    );
\eye_sz_cnt_r[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[0]\,
      O => \eye_sz_cnt_r[1]_i_3_n_0\
    );
\eye_sz_cnt_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFF0C00AA000000"
    )
        port map (
      I0 => \eye_sz_cnt_r[2]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      I2 => \eye_sz_cnt_r[7]_i_7_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      I5 => \eye_sz_cnt_r[2]_i_3_n_0\,
      O => \eye_sz_cnt_r[2]_i_1_n_0\
    );
\eye_sz_cnt_r[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_inc\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/inc_ns25_out\,
      O => \eye_sz_cnt_r[2]_i_2_n_0\
    );
\eye_sz_cnt_r[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5401"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[0]\,
      I2 => \eye_sz_cnt_r[6]_i_4_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[2]\,
      O => \eye_sz_cnt_r[2]_i_3_n_0\
    );
\eye_sz_cnt_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \eye_sz_cnt_r[3]_i_3_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      I2 => \eye_sz_cnt_r[3]_i_4_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      I4 => \eye_sz_cnt_r[7]_i_5_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      O => \eye_sz_cnt_r[3]_i_1_n_0\
    );
\eye_sz_cnt_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFF0C00AA000000"
    )
        port map (
      I0 => \eye_sz_cnt_r[3]_i_5_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      I2 => \eye_sz_cnt_r[7]_i_7_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      I5 => \eye_sz_cnt_r[3]_i_6_n_0\,
      O => \eye_sz_cnt_r[3]_i_2_n_0\
    );
\eye_sz_cnt_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000FC000000080"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_su_rdy_r_reg_n_0\,
      I1 => \FSM_sequential_sm_r[3]_i_6_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg_n_0_[2]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      O => \eye_sz_cnt_r[3]_i_3_n_0\
    );
\eye_sz_cnt_r[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B888B888888"
    )
        port map (
      I0 => \eye_sz_cnt_r[3]_i_7_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/byte_sel_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_byte_sel_r_reg_n_0_[0]\,
      O => \eye_sz_cnt_r[3]_i_4_n_0\
    );
\eye_sz_cnt_r[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_inc\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/inc_ns25_out\,
      O => \eye_sz_cnt_r[3]_i_5_n_0\
    );
\eye_sz_cnt_r[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3201"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg_n_0_[2]\,
      I2 => \eye_sz_cnt_r[7]_i_12_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[3]\,
      O => \eye_sz_cnt_r[3]_i_6_n_0\
    );
\eye_sz_cnt_r[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBAAAAA"
    )
        port map (
      I0 => \eye_sz_cnt_r[7]_i_7_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_su_rdy_r_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I4 => \wrcal_byte_sel_r[0]_i_4_n_0\,
      O => \eye_sz_cnt_r[3]_i_7_n_0\
    );
\eye_sz_cnt_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22FFF0002200F000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_inc\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/inc_ns25_out\,
      I2 => \eye_sz_cnt_r[4]_i_4_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_5_in\(4),
      O => \eye_sz_cnt_r[4]_i_1_n_0\
    );
\eye_sz_cnt_r[4]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(2),
      O => \eye_sz_cnt_r[4]_i_10_n_0\
    );
\eye_sz_cnt_r[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \eye_sz_cnt_r[7]_i_10_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/solid_valid_r\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/inc_ns25_out\
    );
\eye_sz_cnt_r[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA2A0000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      I1 => \eye_sz_cnt_r[7]_i_11_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I3 => \eye_sz_cnt_r[4]_i_10_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg_n_0_[2]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(0),
      O => \eye_sz_cnt_r[4]_i_4_n_0\
    );
\eye_sz_cnt_r[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_5_in\(4)
    );
\eye_sz_cnt_r[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg_n_0_[2]\,
      O => \eye_sz_cnt_r[4]_i_9_n_0\
    );
\eye_sz_cnt_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFF0C00AA000000"
    )
        port map (
      I0 => \eye_sz_cnt_r[5]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      I2 => \eye_sz_cnt_r[7]_i_7_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_5_in\(5),
      O => \eye_sz_cnt_r[5]_i_1_n_0\
    );
\eye_sz_cnt_r[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_inc\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/inc_ns25_out\,
      O => \eye_sz_cnt_r[5]_i_2_n_0\
    );
\eye_sz_cnt_r[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_5_in\(5)
    );
\eye_sz_cnt_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFF0C00AA000000"
    )
        port map (
      I0 => \eye_sz_cnt_r[6]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      I2 => \eye_sz_cnt_r[7]_i_7_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_5_in\(6),
      O => \eye_sz_cnt_r[6]_i_1_n_0\
    );
\eye_sz_cnt_r[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_inc\(6),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/inc_ns25_out\,
      O => \eye_sz_cnt_r[6]_i_2_n_0\
    );
\eye_sz_cnt_r[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(0),
      I2 => \eye_sz_cnt_r[6]_i_4_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(2),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_5_in\(6)
    );
\eye_sz_cnt_r[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[1]\,
      O => \eye_sz_cnt_r[6]_i_4_n_0\
    );
\eye_sz_cnt_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \eye_sz_cnt_r[7]_i_3_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      I2 => \eye_sz_cnt_r[7]_i_4_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      I4 => \eye_sz_cnt_r[7]_i_5_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      O => \eye_sz_cnt_r[7]_i_1_n_0\
    );
\eye_sz_cnt_r[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008080800080"
    )
        port map (
      I0 => \eye_sz_cnt_r[7]_i_13_n_0\,
      I1 => \eye_sz_cnt_r[6]_i_4_n_0\,
      I2 => \eye_sz_cnt_r[7]_i_14_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg_n_0_[2]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(3),
      O => \eye_sz_cnt_r[7]_i_10_n_0\
    );
\eye_sz_cnt_r[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[3]\,
      O => \eye_sz_cnt_r[7]_i_11_n_0\
    );
\eye_sz_cnt_r[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCAAFC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg_n_0_[2]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(1),
      O => \eye_sz_cnt_r[7]_i_12_n_0\
    );
\eye_sz_cnt_r[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg_n_0_[2]\,
      O => \eye_sz_cnt_r[7]_i_13_n_0\
    );
\eye_sz_cnt_r[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[2]\,
      O => \eye_sz_cnt_r[7]_i_14_n_0\
    );
\eye_sz_cnt_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFF0C00AA000000"
    )
        port map (
      I0 => \eye_sz_cnt_r[7]_i_6_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      I2 => \eye_sz_cnt_r[7]_i_7_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_5_in\(7),
      O => \eye_sz_cnt_r[7]_i_2_n_0\
    );
\eye_sz_cnt_r[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0000000800000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_su_rdy_r_reg_n_0\,
      I1 => \FSM_sequential_sm_r[3]_i_6_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg_n_0_[2]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      O => \eye_sz_cnt_r[7]_i_3_n_0\
    );
\eye_sz_cnt_r[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8888888"
    )
        port map (
      I0 => \eye_sz_cnt_r[7]_i_9_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/byte_sel_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_byte_sel_r_reg_n_0_[0]\,
      O => \eye_sz_cnt_r[7]_i_4_n_0\
    );
\eye_sz_cnt_r[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008A"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/solid_valid_r\,
      I2 => \eye_sz_cnt_r[7]_i_10_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      O => \eye_sz_cnt_r[7]_i_5_n_0\
    );
\eye_sz_cnt_r[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_inc\(7),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/inc_ns25_out\,
      O => \eye_sz_cnt_r[7]_i_6_n_0\
    );
\eye_sz_cnt_r[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \eye_sz_cnt_r[7]_i_11_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(3),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      O => \eye_sz_cnt_r[7]_i_7_n_0\
    );
\eye_sz_cnt_r[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(2),
      I2 => \eye_sz_cnt_r[7]_i_12_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(3),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_5_in\(7)
    );
\eye_sz_cnt_r[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAAAAAA"
    )
        port map (
      I0 => \eye_sz_cnt_r[7]_i_7_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_su_rdy_r_reg_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg_n_0_[2]\,
      I4 => \wrcal_byte_sel_r[0]_i_4_n_0\,
      O => \eye_sz_cnt_r[7]_i_9_n_0\
    );
\eye_sz_cnt_r_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \eye_sz_cnt_r_reg[0]_i_2_n_0\,
      CO(2 downto 0) => \NLW_eye_sz_cnt_r_reg[0]_i_2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[3]\,
      DI(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[2]\,
      DI(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[1]\,
      DI(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[0]\,
      O(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_inc\(3 downto 0),
      S(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[3]\,
      S(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[2]\,
      S(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[1]\,
      S(0) => \eye_sz_cnt_r[0]_i_8_n_0\
    );
\eye_sz_cnt_r_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \eye_sz_cnt_r_reg[0]_i_2_n_0\,
      CO(3 downto 0) => \NLW_eye_sz_cnt_r_reg[4]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(2 downto 0),
      O(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_inc\(7 downto 4),
      S(3 downto 1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(3 downto 1),
      S(0) => \eye_sz_cnt_r[4]_i_9_n_0\
    );
\eye_width_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \eye_width_r[5]_i_5_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(0),
      O => \eye_width_r[0]_i_1_n_0\
    );
\eye_width_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \eye_width_r[5]_i_5_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(1),
      O => \eye_width_r[1]_i_1_n_0\
    );
\eye_width_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \eye_width_r[5]_i_5_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(2),
      O => \eye_width_r[2]_i_1_n_0\
    );
\eye_width_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \eye_width_r[5]_i_5_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(2),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(3),
      O => \eye_width_r[3]_i_1_n_0\
    );
\eye_width_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \eye_width_r[5]_i_5_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(3),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(4),
      O => \eye_width_r[4]_i_1_n_0\
    );
\eye_width_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I3 => \right_r[5]_i_5_n_0\,
      I4 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      O => \eye_width_r[5]_i_1_n_0\
    );
\eye_width_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200023"
    )
        port map (
      I0 => \eye_width_r[5]_i_4_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I4 => \right_r[5]_i_5_n_0\,
      I5 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      O => \eye_width_r[5]_i_2_n_0\
    );
\eye_width_r[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \eye_width_r[5]_i_5_n_0\,
      I1 => \eye_width_r[5]_i_6_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(4),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(5),
      O => \eye_width_r[5]_i_3_n_0\
    );
\eye_width_r[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F0FFEE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_zero_r\,
      I1 => \seq_sm_r[1]_i_3_n_0\,
      I2 => \FSM_sequential_sm_r[1]_i_5_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[1]\,
      O => \eye_width_r[5]_i_4_n_0\
    );
\eye_width_r[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4E0044"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[0]\,
      I1 => \seq_sm_r[1]_i_3_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/min_eye_r\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_result_r\,
      O => \eye_width_r[5]_i_5_n_0\
    );
\eye_width_r[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(3),
      O => \eye_width_r[5]_i_6_n_0\
    );
\fine_delay_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt0\(0)
    );
\fine_delay_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/fine_delay_cnt0\(0)
    );
\fine_delay_cnt[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/fine_delay_cnt0__0\(0)
    );
\fine_delay_cnt[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/fine_delay_cnt0\(0)
    );
\fine_delay_cnt[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg__0\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/fine_delay_cnt0\(0)
    );
\fine_delay_cnt[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/fine_delay_cnt0__0\(0)
    );
\fine_delay_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt0\(1)
    );
\fine_delay_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/fine_delay_cnt0\(1)
    );
\fine_delay_cnt[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/fine_delay_cnt0__0\(1)
    );
\fine_delay_cnt[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/fine_delay_cnt0\(1)
    );
\fine_delay_cnt[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg__0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg__0\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/fine_delay_cnt0\(1)
    );
\fine_delay_cnt[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/fine_delay_cnt0__0\(1)
    );
\fine_delay_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(1),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt0\(2)
    );
\fine_delay_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(1),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/fine_delay_cnt0\(2)
    );
\fine_delay_cnt[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(1),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/fine_delay_cnt0__0\(2)
    );
\fine_delay_cnt[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(1),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/fine_delay_cnt0\(2)
    );
\fine_delay_cnt[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg__0\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg__0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg__0\(1),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/fine_delay_cnt0\(2)
    );
\fine_delay_cnt[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(1),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/fine_delay_cnt0__0\(2)
    );
\fine_delay_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(2),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt0\(3)
    );
\fine_delay_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(2),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/fine_delay_cnt0\(3)
    );
\fine_delay_cnt[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(2),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/fine_delay_cnt0__0\(3)
    );
\fine_delay_cnt[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(2),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/fine_delay_cnt0\(3)
    );
\fine_delay_cnt[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg__0\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg__0\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg__0\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg__0\(2),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/fine_delay_cnt0\(3)
    );
\fine_delay_cnt[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(2),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/fine_delay_cnt0__0\(3)
    );
\fine_delay_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(3),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt0\(4)
    );
\fine_delay_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(3),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/fine_delay_cnt0\(4)
    );
\fine_delay_cnt[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(3),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/fine_delay_cnt0__0\(4)
    );
\fine_delay_cnt[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(3),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/fine_delay_cnt0\(4)
    );
\fine_delay_cnt[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg__0\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg__0\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg__0\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg__0\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg__0\(3),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/fine_delay_cnt0\(4)
    );
\fine_delay_cnt[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(3),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/fine_delay_cnt0__0\(4)
    );
\fine_delay_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(3),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(2),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(4),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt0\(5)
    );
\fine_delay_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(3),
      I5 => \po_delay_done_i_2__0_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt0\
    );
\fine_delay_cnt[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(3),
      I5 => \po_delay_done_i_2__1_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt0\
    );
\fine_delay_cnt[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(3),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(2),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(4),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/fine_delay_cnt0\(5)
    );
\fine_delay_cnt[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg__0\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg__0\(3),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg__0\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg__0\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg__0\(2),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg__0\(4),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/fine_delay_cnt0\(5)
    );
\fine_delay_cnt[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(3),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(2),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(4),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/fine_delay_cnt0__0\(5)
    );
\fine_delay_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(3),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(2),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(4),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/fine_delay_cnt0\(5)
    );
\fine_delay_cnt[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(3),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(2),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(4),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/fine_delay_cnt0__0\(5)
    );
first_lane_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAA8AAAAAAA8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/first_lane_r\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\(0),
      O => first_lane_r_i_1_n_0
    );
first_load_pulse_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/first_load_pulse\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/mode_load_pulse\,
      O => first_load_pulse_i_1_n_0
    );
first_rising_ps_clk_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_ns\
    );
\force_rd_counts[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/force_rd_counts_reg_n_0_[0]\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in\(0)
    );
\force_rd_counts[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/force_rd_counts_reg_n_0_[0]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/force_rd_counts_reg_n_0_[1]\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in\(1)
    );
\force_rd_counts[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/force_rd_counts_reg_n_0_[0]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/force_rd_counts_reg_n_0_[1]\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/force_rd_counts_reg_n_0_[2]\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in\(2)
    );
\force_rd_counts[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/force_rd_counts_reg_n_0_[1]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/force_rd_counts_reg_n_0_[0]\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/force_rd_counts_reg_n_0_[2]\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in1_in\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in\(3)
    );
full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010100101000000"
    )
        port map (
      I0 => full_i_2_n_0,
      I1 => full_i_3_n_0,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(2),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(2),
      I4 => full_i_4_n_0,
      I5 => full_i_5_n_0,
      O => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/full0\
    );
full_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3CEBBE3C"
    )
        port map (
      I0 => full_i_6_n_0,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(1),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(0),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(0),
      O => full_i_2_n_0
    );
full_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9699"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(4),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg__0\(4),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(3),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(3),
      O => full_i_3_n_0
    );
full_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(0),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(0),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(1),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(1),
      O => full_i_4_n_0
    );
full_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(3),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(3),
      O => full_i_5_n_0
    );
full_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/wait_done_reg_n_0\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/full\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/rd_valid\,
      O => full_i_6_n_0
    );
\gen20_taps.lfsr_q[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA888AAAAAAA8AAA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[9]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(3),
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/memc_init_done_reg\,
      I3 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(0),
      I4 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(1),
      I5 => \u_traffic_gen_top/u_init_mem_pattern_ctr/end_addr_reached\,
      O => \gen20_taps.lfsr_q[10]_i_1_n_0\
    );
\gen20_taps.lfsr_q[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA888AAAAAAA8AAA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[10]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(3),
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/memc_init_done_reg\,
      I3 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(0),
      I4 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(1),
      I5 => \u_traffic_gen_top/u_init_mem_pattern_ctr/end_addr_reached\,
      O => \gen20_taps.lfsr_q[11]_i_1_n_0\
    );
\gen20_taps.lfsr_q[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA888AAAAAAA8AAA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[11]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(3),
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/memc_init_done_reg\,
      I3 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(0),
      I4 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(1),
      I5 => \u_traffic_gen_top/u_init_mem_pattern_ctr/end_addr_reached\,
      O => \gen20_taps.lfsr_q[12]_i_1_n_0\
    );
\gen20_taps.lfsr_q[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => mode_load_d1_i_1_n_0,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/run_traffic_reg\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/flow2cmd_rdy\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/run_traffic_r\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in\(45),
      O => \gen20_taps.lfsr_q[13]_i_1_n_0\
    );
\gen20_taps.lfsr_q[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA888AAAAAAA8AAA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[12]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(3),
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/memc_init_done_reg\,
      I3 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(0),
      I4 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(1),
      I5 => \u_traffic_gen_top/u_init_mem_pattern_ctr/end_addr_reached\,
      O => \gen20_taps.lfsr_q[13]_i_2_n_0\
    );
\gen20_taps.lfsr_q[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA888AAAAAAA8AAA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[13]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(3),
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/memc_init_done_reg\,
      I3 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(0),
      I4 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(1),
      I5 => \u_traffic_gen_top/u_init_mem_pattern_ctr/end_addr_reached\,
      O => \gen20_taps.lfsr_q[14]_i_1_n_0\
    );
\gen20_taps.lfsr_q[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA888AAAAAAA8AAA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[14]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(3),
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/memc_init_done_reg\,
      I3 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(0),
      I4 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(1),
      I5 => \u_traffic_gen_top/u_init_mem_pattern_ctr/end_addr_reached\,
      O => \gen20_taps.lfsr_q[15]_i_1_n_0\
    );
\gen20_taps.lfsr_q[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/p_1_in\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[17]\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/p_4_out\(17)
    );
\gen20_taps.lfsr_q[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA888AAAAAAA8AAA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/p_1_in\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(3),
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/memc_init_done_reg\,
      I3 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(0),
      I4 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(1),
      I5 => \u_traffic_gen_top/u_init_mem_pattern_ctr/end_addr_reached\,
      O => \gen20_taps.lfsr_q[1]_i_1_n_0\
    );
\gen20_taps.lfsr_q[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0540004000000000"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(3),
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/memc_init_done_reg\,
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(0),
      I3 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(1),
      I4 => \u_traffic_gen_top/u_init_mem_pattern_ctr/end_addr_reached\,
      I5 => \gen20_taps.lfsr_q[13]_i_1_n_0\,
      O => \gen20_taps.lfsr_q[20]_i_1_n_0\
    );
\gen20_taps.lfsr_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA888AAAAAAA8AAA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/prbs_instr_a\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(3),
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/memc_init_done_reg\,
      I3 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(0),
      I4 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(1),
      I5 => \u_traffic_gen_top/u_init_mem_pattern_ctr/end_addr_reached\,
      O => \gen20_taps.lfsr_q[2]_i_1_n_0\
    );
\gen20_taps.lfsr_q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA888AAAAAAA8AAA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[2]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(3),
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/memc_init_done_reg\,
      I3 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(0),
      I4 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(1),
      I5 => \u_traffic_gen_top/u_init_mem_pattern_ctr/end_addr_reached\,
      O => \gen20_taps.lfsr_q[3]_i_1_n_0\
    );
\gen20_taps.lfsr_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA888AAAAAAA8AAA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[3]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(3),
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/memc_init_done_reg\,
      I3 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(0),
      I4 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(1),
      I5 => \u_traffic_gen_top/u_init_mem_pattern_ctr/end_addr_reached\,
      O => \gen20_taps.lfsr_q[4]_i_1_n_0\
    );
\gen20_taps.lfsr_q[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA888AAAAAAA8AAA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[4]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(3),
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/memc_init_done_reg\,
      I3 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(0),
      I4 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(1),
      I5 => \u_traffic_gen_top/u_init_mem_pattern_ctr/end_addr_reached\,
      O => \gen20_taps.lfsr_q[5]_i_1_n_0\
    );
\gen20_taps.lfsr_q[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA888AAAAAAA8AAA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[5]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(3),
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/memc_init_done_reg\,
      I3 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(0),
      I4 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(1),
      I5 => \u_traffic_gen_top/u_init_mem_pattern_ctr/end_addr_reached\,
      O => \gen20_taps.lfsr_q[6]_i_1_n_0\
    );
\gen20_taps.lfsr_q[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA888AAAAAAA8AAA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[6]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(3),
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/memc_init_done_reg\,
      I3 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(0),
      I4 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(1),
      I5 => \u_traffic_gen_top/u_init_mem_pattern_ctr/end_addr_reached\,
      O => \gen20_taps.lfsr_q[7]_i_1_n_0\
    );
\gen20_taps.lfsr_q[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA888AAAAAAA8AAA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[7]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(3),
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/memc_init_done_reg\,
      I3 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(0),
      I4 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(1),
      I5 => \u_traffic_gen_top/u_init_mem_pattern_ctr/end_addr_reached\,
      O => \gen20_taps.lfsr_q[8]_i_1_n_0\
    );
\gen20_taps.lfsr_q[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA888AAAAAAA8AAA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[8]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(3),
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/memc_init_done_reg\,
      I3 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(0),
      I4 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(1),
      I5 => \u_traffic_gen_top/u_init_mem_pattern_ctr/end_addr_reached\,
      O => \gen20_taps.lfsr_q[9]_i_1_n_0\
    );
gen_addr_larger_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(14),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(15),
      O => gen_addr_larger_i_10_n_0
    );
gen_addr_larger_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(12),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(13),
      O => gen_addr_larger_i_11_n_0
    );
gen_addr_larger_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(10),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(11),
      O => gen_addr_larger_i_12_n_0
    );
gen_addr_larger_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(8),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(9),
      O => gen_addr_larger_i_13_n_0
    );
gen_addr_larger_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(14),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(15),
      O => gen_addr_larger_i_14_n_0
    );
gen_addr_larger_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(12),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(13),
      O => gen_addr_larger_i_15_n_0
    );
gen_addr_larger_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(10),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(11),
      O => gen_addr_larger_i_16_n_0
    );
gen_addr_larger_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(8),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(9),
      O => gen_addr_larger_i_17_n_0
    );
gen_addr_larger_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(6),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(7),
      O => gen_addr_larger_i_18_n_0
    );
gen_addr_larger_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(4),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(5),
      O => gen_addr_larger_i_19_n_0
    );
gen_addr_larger_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(6),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(7),
      O => gen_addr_larger_i_20_n_0
    );
gen_addr_larger_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(4),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(5),
      O => gen_addr_larger_i_21_n_0
    );
gen_addr_larger_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(2),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(3),
      O => gen_addr_larger_i_22_n_0
    );
gen_addr_larger_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(0),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(1),
      O => gen_addr_larger_i_23_n_0
    );
gen_addr_larger_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(20),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(21),
      O => gen_addr_larger_i_3_n_0
    );
gen_addr_larger_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(18),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(19),
      O => gen_addr_larger_i_4_n_0
    );
gen_addr_larger_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(16),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(17),
      O => gen_addr_larger_i_5_n_0
    );
gen_addr_larger_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(20),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(21),
      O => gen_addr_larger_i_6_n_0
    );
gen_addr_larger_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(18),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(19),
      O => gen_addr_larger_i_7_n_0
    );
gen_addr_larger_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(16),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(17),
      O => gen_addr_larger_i_8_n_0
    );
gen_addr_larger_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => gen_addr_larger_reg_i_2_n_0,
      CO(3) => NLW_gen_addr_larger_reg_i_1_CO_UNCONNECTED(3),
      CO(2) => gen_addr_larger_reg_i_1_n_1,
      CO(1 downto 0) => NLW_gen_addr_larger_reg_i_1_CO_UNCONNECTED(1 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => gen_addr_larger_i_3_n_0,
      DI(1) => gen_addr_larger_i_4_n_0,
      DI(0) => gen_addr_larger_i_5_n_0,
      O(3 downto 0) => NLW_gen_addr_larger_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => gen_addr_larger_i_6_n_0,
      S(1) => gen_addr_larger_i_7_n_0,
      S(0) => gen_addr_larger_i_8_n_0
    );
gen_addr_larger_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => gen_addr_larger_reg_i_9_n_0,
      CO(3) => gen_addr_larger_reg_i_2_n_0,
      CO(2 downto 0) => NLW_gen_addr_larger_reg_i_2_CO_UNCONNECTED(2 downto 0),
      CYINIT => '0',
      DI(3) => gen_addr_larger_i_10_n_0,
      DI(2) => gen_addr_larger_i_11_n_0,
      DI(1) => gen_addr_larger_i_12_n_0,
      DI(0) => gen_addr_larger_i_13_n_0,
      O(3 downto 0) => NLW_gen_addr_larger_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => gen_addr_larger_i_14_n_0,
      S(2) => gen_addr_larger_i_15_n_0,
      S(1) => gen_addr_larger_i_16_n_0,
      S(0) => gen_addr_larger_i_17_n_0
    );
gen_addr_larger_reg_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => gen_addr_larger_reg_i_9_n_0,
      CO(2 downto 0) => NLW_gen_addr_larger_reg_i_9_CO_UNCONNECTED(2 downto 0),
      CYINIT => '1',
      DI(3) => gen_addr_larger_i_18_n_0,
      DI(2) => gen_addr_larger_i_19_n_0,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => NLW_gen_addr_larger_reg_i_9_O_UNCONNECTED(3 downto 0),
      S(3) => gen_addr_larger_i_20_n_0,
      S(2) => gen_addr_larger_i_21_n_0,
      S(1) => gen_addr_larger_i_22_n_0,
      S(0) => gen_addr_larger_i_23_n_0
    );
gen_bl_larger_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(16),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(17),
      O => gen_bl_larger_i_10_n_0
    );
gen_bl_larger_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(14),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(15),
      O => gen_bl_larger_i_12_n_0
    );
gen_bl_larger_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(12),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(13),
      O => gen_bl_larger_i_13_n_0
    );
gen_bl_larger_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(10),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(11),
      O => gen_bl_larger_i_14_n_0
    );
gen_bl_larger_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(8),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(9),
      O => gen_bl_larger_i_15_n_0
    );
gen_bl_larger_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(14),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(15),
      O => gen_bl_larger_i_16_n_0
    );
gen_bl_larger_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(12),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(13),
      O => gen_bl_larger_i_17_n_0
    );
gen_bl_larger_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(10),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(11),
      O => gen_bl_larger_i_18_n_0
    );
gen_bl_larger_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(8),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(9),
      O => gen_bl_larger_i_19_n_0
    );
gen_bl_larger_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(6),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(7),
      O => gen_bl_larger_i_24_n_0
    );
gen_bl_larger_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(4),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(5),
      O => gen_bl_larger_i_25_n_0
    );
gen_bl_larger_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(6),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(7),
      O => gen_bl_larger_i_26_n_0
    );
gen_bl_larger_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(4),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(5),
      O => gen_bl_larger_i_27_n_0
    );
gen_bl_larger_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(2),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(3),
      O => gen_bl_larger_i_28_n_0
    );
gen_bl_larger_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(0),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(1),
      O => gen_bl_larger_i_29_n_0
    );
gen_bl_larger_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(20),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(21),
      O => gen_bl_larger_i_4_n_0
    );
gen_bl_larger_i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(9),
      O => gen_bl_larger_i_41_n_0
    );
gen_bl_larger_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(18),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(19),
      O => gen_bl_larger_i_5_n_0
    );
gen_bl_larger_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(16),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(17),
      O => gen_bl_larger_i_6_n_0
    );
gen_bl_larger_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(22),
      O => gen_bl_larger_i_7_n_0
    );
gen_bl_larger_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(20),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(21),
      O => gen_bl_larger_i_8_n_0
    );
gen_bl_larger_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(18),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(19),
      O => gen_bl_larger_i_9_n_0
    );
gen_bl_larger_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => gen_bl_larger_reg_i_2_n_0,
      CO(3) => gen_bl_larger_reg_i_1_n_0,
      CO(2 downto 0) => NLW_gen_bl_larger_reg_i_1_CO_UNCONNECTED(2 downto 0),
      CYINIT => '0',
      DI(3) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(22),
      DI(2) => gen_bl_larger_i_4_n_0,
      DI(1) => gen_bl_larger_i_5_n_0,
      DI(0) => gen_bl_larger_i_6_n_0,
      O(3 downto 0) => NLW_gen_bl_larger_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => gen_bl_larger_i_7_n_0,
      S(2) => gen_bl_larger_i_8_n_0,
      S(1) => gen_bl_larger_i_9_n_0,
      S(0) => gen_bl_larger_i_10_n_0
    );
gen_bl_larger_reg_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => gen_bl_larger_reg_i_11_n_0,
      CO(2 downto 0) => NLW_gen_bl_larger_reg_i_11_CO_UNCONNECTED(2 downto 0),
      CYINIT => '1',
      DI(3) => gen_bl_larger_i_24_n_0,
      DI(2) => gen_bl_larger_i_25_n_0,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => NLW_gen_bl_larger_reg_i_11_O_UNCONNECTED(3 downto 0),
      S(3) => gen_bl_larger_i_26_n_0,
      S(2) => gen_bl_larger_i_27_n_0,
      S(1) => gen_bl_larger_i_28_n_0,
      S(0) => gen_bl_larger_i_29_n_0
    );
gen_bl_larger_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => gen_bl_larger_reg_i_11_n_0,
      CO(3) => gen_bl_larger_reg_i_2_n_0,
      CO(2 downto 0) => NLW_gen_bl_larger_reg_i_2_CO_UNCONNECTED(2 downto 0),
      CYINIT => '0',
      DI(3) => gen_bl_larger_i_12_n_0,
      DI(2) => gen_bl_larger_i_13_n_0,
      DI(1) => gen_bl_larger_i_14_n_0,
      DI(0) => gen_bl_larger_i_15_n_0,
      O(3 downto 0) => NLW_gen_bl_larger_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => gen_bl_larger_i_16_n_0,
      S(2) => gen_bl_larger_i_17_n_0,
      S(1) => gen_bl_larger_i_18_n_0,
      S(0) => gen_bl_larger_i_19_n_0
    );
gen_bl_larger_reg_i_20: unisim.vcomponents.CARRY4
     port map (
      CI => gen_bl_larger_reg_i_30_n_0,
      CO(3) => gen_bl_larger_reg_i_20_n_0,
      CO(2 downto 0) => NLW_gen_bl_larger_reg_i_20_CO_UNCONNECTED(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(18 downto 15),
      S(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(18 downto 15)
    );
gen_bl_larger_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => gen_bl_larger_reg_i_20_n_0,
      CO(3) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(22),
      CO(2 downto 0) => NLW_gen_bl_larger_reg_i_3_CO_UNCONNECTED(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_gen_bl_larger_reg_i_3_O_UNCONNECTED(3),
      O(2 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(21 downto 19),
      S(3) => '1',
      S(2 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(21 downto 19)
    );
gen_bl_larger_reg_i_30: unisim.vcomponents.CARRY4
     port map (
      CI => gen_bl_larger_reg_i_31_n_0,
      CO(3) => gen_bl_larger_reg_i_30_n_0,
      CO(2 downto 0) => NLW_gen_bl_larger_reg_i_30_CO_UNCONNECTED(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(14 downto 11),
      S(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(14 downto 11)
    );
gen_bl_larger_reg_i_31: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => gen_bl_larger_reg_i_31_n_0,
      CO(2 downto 0) => NLW_gen_bl_larger_reg_i_31_CO_UNCONNECTED(2 downto 0),
      CYINIT => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(6),
      DI(3 downto 0) => B"0100",
      O(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/calc_end_addr\(10 downto 7),
      S(3) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(10),
      S(2) => gen_bl_larger_i_41_n_0,
      S(1 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(8 downto 7)
    );
\gen_mmcm.mmcm_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      O => \gen_mmcm.mmcm_i_i_1_n_0\
    );
\gen_rd_valid[0].gen_data_valid_2.data_valid[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/data_valid_int_r1\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/data_valid_int_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/cal_done_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\,
      O => \gen_rd_valid[0].gen_data_valid_2.data_valid[0]_i_1_n_0\
    );
\gen_v6_cmd_rdy.cmd_rdy_o_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/dfifo_has_enough_room\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/wait_done_reg_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/full\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/cmd_rdy_o0\
    );
hyst_warmup_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[0]\,
      O => hyst_warmup_r_i_2_n_0
    );
hyst_warmup_r_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000B"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      O => hyst_warmup_r_i_3_n_0
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[4]\,
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(7),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(7),
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[5]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[5]\,
      O => \i__carry__0_i_1__1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[5]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[5]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[6]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[6]\,
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(6),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(6),
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[4]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[4]\,
      O => \i__carry__0_i_2__1_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[5]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[5]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[4]\,
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(5),
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[4]\,
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(4),
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[3]\,
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(3),
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[3]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[3]\,
      O => \i__carry_i_1__1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[2]\,
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(2),
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[2]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[2]\,
      O => \i__carry_i_2__1_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[1]\,
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(1),
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[1]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[1]\,
      O => \i__carry_i_3__1_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[0]\,
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(0),
      O => \i__carry_i_4__0_n_0\
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[0]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[0]\,
      O => \i__carry_i_4__1_n_0\
    );
\i__i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/_phy_ctl_a_full_p__0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/_phy_ctl_a_full_p\(0),
      O => \i__i_1_n_0\
    );
\i_serdesq_[0].gen_iserdes.idelaye2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_stg1_done_r_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/idelay_ld\
    );
if_empty_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo_n_2\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo_n_2\,
      O => if_empty_r_i_1_n_0
    );
inc_byte_cnt_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg_n_0_[3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg_n_0_[2]\,
      O => inc_byte_cnt_i_2_n_0
    );
inc_byte_cnt_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_5r\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/edge_adv_cal_done_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv0\
    );
inc_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003B3B3BFB"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/inc_r_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/inc_ns\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      I4 => inc_r_i_3_n_0,
      I5 => \FSM_sequential_sm_r[3]_i_1_n_0\,
      O => inc_r_i_1_n_0
    );
inc_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => inc_r_i_4_n_0,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      I2 => inc_r_i_5_n_0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      I4 => mmcm_edge_detect_rdy_r_i_4_n_0,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/inc_ns\
    );
inc_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCC0DDDD"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_su_rdy_r_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/mmcm_edge_detect_rdy_r_reg_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      O => inc_r_i_3_n_0
    );
inc_r_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      O => inc_r_i_4_n_0
    );
inc_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF540054"
    )
        port map (
      I0 => \FSM_sequential_sm_r[3]_i_6_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_su_rdy_r_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/inc_ns25_out\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      O => inc_r_i_5_n_0
    );
init_calib_complete_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \sm_cntr_r[4]_i_6_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[14]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[3]\,
      I4 => init_calib_complete_r_i_2_n_0,
      I5 => init_calib_complete_r_i_3_n_0,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/init_calib_complete_ns\
    );
init_calib_complete_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[12]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[13]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/simp_min_eye_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/simp_min_eye_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[8]\,
      O => init_calib_complete_r_i_2_n_0
    );
init_calib_complete_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[9]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[7]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[5]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[4]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[1]\,
      O => init_calib_complete_r_i_3_n_0
    );
\init_rd_cmd_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I1 => \sm_cntr_r[4]_i_4_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/seen_valid_r0\
    );
\init_rd_cmd_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5D5D5D5DFF5D5D"
    )
        port map (
      I0 => \sm_cntr_r[4]_i_3_n_0\,
      I1 => \init_rd_cmd_r[0]_i_3_n_0\,
      I2 => \init_rd_cmd_r[0]_i_4_n_0\,
      I3 => \init_rd_cmd_r[0]_i_5_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[14]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[5]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/init_rd_cmd_ns\
    );
\init_rd_cmd_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[5]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[4]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[2]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[9]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[7]\,
      O => \init_rd_cmd_r[0]_i_3_n_0\
    );
\init_rd_cmd_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[13]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[12]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[8]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[14]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[3]\,
      O => \init_rd_cmd_r[0]_i_4_n_0\
    );
\init_rd_cmd_r[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \init_wr_cmd_r[1]_i_3_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[4]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[0]\,
      O => \init_rd_cmd_r[0]_i_5_n_0\
    );
\init_wr_cmd_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABAA"
    )
        port map (
      I0 => \init_wr_cmd_r[1]_i_2_n_0\,
      I1 => \init_wr_cmd_r[1]_i_3_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[14]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[3]\,
      I4 => \init_wr_cmd_r[1]_i_4_n_0\,
      I5 => \sm_cntr_r[4]_i_6_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/init_wr_cmd_ns\(1)
    );
\init_wr_cmd_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[5]\,
      I2 => \sm_cntr_r[8]_i_3_n_0\,
      I3 => \init_wr_cmd_r[1]_i_5_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[0]\,
      O => \init_wr_cmd_r[1]_i_2_n_0\
    );
\init_wr_cmd_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[2]\,
      I2 => \phy_init_r[14]_i_3_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[8]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[12]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[13]\,
      O => \init_wr_cmd_r[1]_i_3_n_0\
    );
\init_wr_cmd_r[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[4]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[5]\,
      O => \init_wr_cmd_r[1]_i_4_n_0\
    );
\init_wr_cmd_r[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[13]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[12]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[8]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[9]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[7]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[2]\,
      O => \init_wr_cmd_r[1]_i_5_n_0\
    );
\instr_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000E00"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/force_rd\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/prbs_instr_a\,
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(1),
      I3 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(3),
      I4 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(0),
      O => \instr_out[0]_i_1_n_0\
    );
instr_vld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/run_traffic_reg\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/flow2cmd_rdy\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/run_traffic_r\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in\(45),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/first_load_pulse\,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/mode_load_pulse\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_vld0\
    );
inv_poc_sample_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(7),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(6),
      I2 => inv_poc_sample_r_i_2_n_0,
      I3 => \gen_mmcm.mmcm_i_i_1_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/inv_poc_sample_r\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/inv_poc_sample_ns0_out\
    );
inv_poc_sample_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(4),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(3),
      O => inv_poc_sample_r_i_2_n_0
    );
io_fifo_rden_cal_done_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0200"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_ctl_ns\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/_phy_ctl_a_full_p\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/_phy_ctl_a_full_p__0\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cmd\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/io_fifo_rden_cal_done_r_reg_n_0\,
      O => io_fifo_rden_cal_done_r_i_1_n_0
    );
\iob_addr_rise1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => memc_cmd_addr(0),
      I1 => init_calib_complete_i,
      O => \iob_addr_rise1[0]_i_1_n_0\
    );
\iob_addr_rise1[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => memc_cmd_addr(10),
      I1 => init_calib_complete_i,
      O => \iob_addr_rise1[10]_i_1_n_0\
    );
\iob_addr_rise1[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => memc_cmd_addr(11),
      I1 => init_calib_complete_i,
      O => \iob_addr_rise1[11]_i_1_n_0\
    );
\iob_addr_rise1[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => memc_cmd_addr(12),
      I1 => init_calib_complete_i,
      O => \iob_addr_rise1[12]_i_1_n_0\
    );
\iob_addr_rise1[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => memc_cmd_addr(13),
      I1 => init_calib_complete_i,
      O => \iob_addr_rise1[13]_i_1_n_0\
    );
\iob_addr_rise1[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => memc_cmd_addr(14),
      I1 => init_calib_complete_i,
      O => \iob_addr_rise1[14]_i_1_n_0\
    );
\iob_addr_rise1[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => memc_cmd_addr(15),
      I1 => init_calib_complete_i,
      O => \iob_addr_rise1[15]_i_1_n_0\
    );
\iob_addr_rise1[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => memc_cmd_addr(16),
      I1 => init_calib_complete_i,
      O => \iob_addr_rise1[16]_i_1_n_0\
    );
\iob_addr_rise1[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => memc_cmd_addr(17),
      I1 => init_calib_complete_i,
      O => \iob_addr_rise1[17]_i_1_n_0\
    );
\iob_addr_rise1[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => memc_cmd_addr(18),
      I1 => init_calib_complete_i,
      O => \iob_addr_rise1[18]_i_1_n_0\
    );
\iob_addr_rise1[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => memc_cmd_addr(19),
      I1 => init_calib_complete_i,
      O => \iob_addr_rise1[19]_i_1_n_0\
    );
\iob_addr_rise1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => memc_cmd_addr(1),
      I1 => init_calib_complete_i,
      O => \iob_addr_rise1[1]_i_1_n_0\
    );
\iob_addr_rise1[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => memc_cmd_addr(2),
      I1 => init_calib_complete_i,
      O => \iob_addr_rise1[2]_i_1_n_0\
    );
\iob_addr_rise1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => memc_cmd_addr(3),
      I1 => init_calib_complete_i,
      O => \iob_addr_rise1[3]_i_1_n_0\
    );
\iob_addr_rise1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => memc_cmd_addr(4),
      I1 => init_calib_complete_i,
      O => \iob_addr_rise1[4]_i_1_n_0\
    );
\iob_addr_rise1[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => memc_cmd_addr(5),
      I1 => init_calib_complete_i,
      O => \iob_addr_rise1[5]_i_1_n_0\
    );
\iob_addr_rise1[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => memc_cmd_addr(6),
      I1 => init_calib_complete_i,
      O => \iob_addr_rise1[6]_i_1_n_0\
    );
\iob_addr_rise1[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => memc_cmd_addr(7),
      I1 => init_calib_complete_i,
      O => \iob_addr_rise1[7]_i_1_n_0\
    );
\iob_addr_rise1[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => memc_cmd_addr(8),
      I1 => init_calib_complete_i,
      O => \iob_addr_rise1[8]_i_1_n_0\
    );
\iob_addr_rise1[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => memc_cmd_addr(9),
      I1 => init_calib_complete_i,
      O => \iob_addr_rise1[9]_i_1_n_0\
    );
\iserdes_comp_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[7]\,
      I1 => \iserdes_comp_r[0]_i_2_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[6]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[8]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[4]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[5]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/data0\(0)
    );
\iserdes_comp_r[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[1]\,
      O => \iserdes_comp_r[0]_i_2_n_0\
    );
\iserdes_comp_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[16]\,
      I1 => \iserdes_comp_r[1]_i_2_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[15]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[17]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[13]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[14]\,
      O => \iserdes_comp_r[1]_i_1_n_0\
    );
\iserdes_comp_r[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[11]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[12]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[9]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[10]\,
      O => \iserdes_comp_r[1]_i_2_n_0\
    );
\iserdes_comp_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[25]\,
      I1 => \iserdes_comp_r[2]_i_2_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[24]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[26]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[22]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[23]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_ns\
    );
\iserdes_comp_r[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[20]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[21]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[18]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[19]\,
      O => \iserdes_comp_r[2]_i_2_n_0\
    );
\iserdes_comp_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[34]\,
      I1 => \iserdes_comp_r[3]_i_2_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[33]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[35]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[31]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[32]\,
      O => \iserdes_comp_r[3]_i_1_n_0\
    );
\iserdes_comp_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[29]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[30]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[27]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[28]\,
      O => \iserdes_comp_r[3]_i_2_n_0\
    );
\k_left_cnt_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      O => \k_left_cnt_r[0]_i_1_n_0\
    );
\k_left_cnt_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      O => \k_left_cnt_r[1]_i_1_n_0\
    );
\k_left_cnt_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB04"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r\(2),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      O => \k_left_cnt_r[2]_i_1_n_0\
    );
\k_left_cnt_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFB0004"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r\(2),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r\(3),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      O => \k_left_cnt_r[3]_i_1_n_0\
    );
\k_left_cnt_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \k_left_cnt_r[5]_i_4_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r\(4),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      O => \k_left_cnt_r[4]_i_1_n_0\
    );
\k_left_cnt_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      O => \k_left_cnt_r[5]_i_1_n_0\
    );
\k_left_cnt_r[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      O => \k_left_cnt_r[5]_i_2_n_0\
    );
\k_left_cnt_r[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => \k_left_cnt_r[5]_i_4_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r\(4),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r\(5),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      O => \k_left_cnt_r[5]_i_3_n_0\
    );
\k_left_cnt_r[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r\(3),
      O => \k_left_cnt_r[5]_i_4_n_0\
    );
\klane_stg3_left_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/po_counter_read_val_w[0]\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[4]\,
      O => \klane_stg3_left_r[0]_i_1_n_0\
    );
\klane_stg3_left_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/po_counter_read_val_w[0]\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[4]\,
      O => \klane_stg3_left_r[1]_i_1_n_0\
    );
\klane_stg3_left_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/po_counter_read_val_w[0]\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[4]\,
      O => \klane_stg3_left_r[2]_i_1_n_0\
    );
\klane_stg3_left_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg_n_0_[3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/po_counter_read_val_w[0]\(3),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[4]\,
      O => \klane_stg3_left_r[3]_i_1_n_0\
    );
\klane_stg3_left_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg_n_0_[4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/po_counter_read_val_w[0]\(4),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[4]\,
      O => \klane_stg3_left_r[4]_i_1_n_0\
    );
\klane_stg3_left_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      I3 => \klane_stg3_left_r[5]_i_3_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      O => \klane_stg3_left_r[5]_i_1_n_0\
    );
\klane_stg3_left_r[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg_n_0_[5]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/po_counter_read_val_w[0]\(5),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[4]\,
      O => \klane_stg3_left_r[5]_i_2_n_0\
    );
\klane_stg3_left_r[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_su_rdy_r_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I2 => \FSM_sequential_sm_r[3]_i_6_n_0\,
      O => \klane_stg3_left_r[5]_i_3_n_0\
    );
ktap_at_left_edge_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAAAC000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/ktap_at_left_edge_r_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/ktap_at_right_edge_r_reg_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/done_r_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/mmcm_edge_detect_rdy_r_reg_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      O => ktap_at_left_edge_r_i_1_n_0
    );
ktap_at_right_edge_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAEA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/ktap_at_right_edge_r_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      I2 => ktap_at_right_edge_r_i_2_n_0,
      I3 => ktap_at_right_edge_r_i_3_n_0,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      I5 => ktap_at_right_edge_r_i_4_n_0,
      O => ktap_at_right_edge_r_i_1_n_0
    );
ktap_at_right_edge_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ktap_at_right_edge_r_i_5_n_0,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      O => ktap_at_right_edge_r_i_2_n_0
    );
ktap_at_right_edge_r_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      O => ktap_at_right_edge_r_i_3_n_0
    );
ktap_at_right_edge_r_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/mmcm_edge_detect_rdy_r_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/done_r_reg_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      O => ktap_at_right_edge_r_i_4_n_0
    );
ktap_at_right_edge_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r\(3),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r\(2),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r\(4),
      O => ktap_at_right_edge_r_i_5_n_0
    );
\left_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF4000EFAA4000"
    )
        port map (
      I0 => \right_r[5]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(0),
      I2 => \left_r[5]_i_2_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I5 => \right_r[5]_i_5_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_ns\(0)
    );
\left_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF4000EFAA4000"
    )
        port map (
      I0 => \right_r[5]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(1),
      I2 => \left_r[5]_i_2_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I5 => \right_r[5]_i_5_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_ns\(1)
    );
\left_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF4000EFAA4000"
    )
        port map (
      I0 => \right_r[5]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(2),
      I2 => \left_r[5]_i_2_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I5 => \right_r[5]_i_5_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_ns\(2)
    );
\left_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF4000EFAA4000"
    )
        port map (
      I0 => \right_r[5]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(3),
      I2 => \left_r[5]_i_2_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I5 => \right_r[5]_i_5_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_ns\(3)
    );
\left_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF4000EFAA4000"
    )
        port map (
      I0 => \right_r[5]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(4),
      I2 => \left_r[5]_i_2_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[4]\,
      I5 => \right_r[5]_i_5_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_ns\(4)
    );
\left_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF4000EFAA4000"
    )
        port map (
      I0 => \right_r[5]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(5),
      I2 => \left_r[5]_i_2_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[5]\,
      I5 => \right_r[5]_i_5_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_ns\(5)
    );
\left_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \left_r[5]_i_3_n_0\,
      I1 => \left_r[5]_i_4_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(5),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(2),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(4),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(3),
      O => \left_r[5]_i_2_n_0\
    );
\left_r[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_sequential_sm_r[1]_i_5_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[1]\,
      O => \left_r[5]_i_3_n_0\
    );
\left_r[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[5]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(1),
      O => \left_r[5]_i_4_n_0\
    );
\left_slew_r[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      O => \left_slew_r[0]_i_18_n_0\
    );
\left_slew_r[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE3ECE0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_12_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_22_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_14_n_0\,
      O => \left_slew_r[3]_i_15_n_0\
    );
\left_slew_r[3]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE3ECE0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_12_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_13_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_6_n_0\,
      O => \left_slew_r[3]_i_20_n_0\
    );
\left_slew_r[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE3ECE0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_12_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_13_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_14_n_0\,
      O => \left_slew_r[3]_i_5_n_0\
    );
lower_end_matched_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[7]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[6]\,
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[5]\,
      I3 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[4]\,
      O => lower_end_matched_i_1_n_0
    );
\match_out_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/min_eye_r\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_result_r\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg_n_0_[0]\,
      O => \match_out_r[0]_i_1_n_0\
    );
\match_out_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FFF6000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/min_eye_r\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_result_r\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg_n_0_[1]\,
      O => \match_out_r[1]_i_1_n_0\
    );
\match_out_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCCAAAAAAAAAAAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/min_eye_r\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_result_r\,
      O => \match_out_r[2]_i_1_n_0\
    );
\match_out_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EEEEEEEE2222222"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg_n_0_[3]\,
      I1 => \match_out_r[3]_i_2_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(2),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(3),
      O => \match_out_r[3]_i_1_n_0\
    );
\match_out_r[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/min_eye_r\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_result_r\,
      O => \match_out_r[3]_i_2_n_0\
    );
\match_out_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      I1 => \right_r[5]_i_5_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      O => \match_out_r[4]_i_1_n_0\
    );
\match_out_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200023"
    )
        port map (
      I0 => \match_out_r[4]_i_4_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I4 => \right_r[5]_i_5_n_0\,
      I5 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      O => \match_out_r[4]_i_2_n_0\
    );
\match_out_r[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AFFFFFF9A000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(4),
      I1 => \match_out_r[4]_i_5_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(3),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/min_eye_r\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_result_r\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg_n_0_[4]\,
      O => \match_out_r[4]_i_3_n_0\
    );
\match_out_r[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[1]\,
      O => \match_out_r[4]_i_4_n_0\
    );
\match_out_r[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(2),
      O => \match_out_r[4]_i_5_n_0\
    );
\max_lat_inst.max_latency[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg_n_0_[1][0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg_n_0_[0][0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_latency\(0)
    );
\max_lat_inst.max_latency[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg_n_0_[1][1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg_n_0_[0][1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_latency\(1)
    );
\max_lat_inst.max_latency[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg_n_0_[1][2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg_n_0_[0][2]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_latency\(2)
    );
\max_lat_inst.max_latency[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg_n_0_[1][3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg_n_0_[0][3]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_latency\(3)
    );
\max_lat_inst.max_latency[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4FF00F4"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_latency\(3),
      I2 => \max_lat_inst.max_latency[4]_i_3_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(4),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_latency\(4),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_cntr_done\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency0\
    );
\max_lat_inst.max_latency[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg_n_0_[1][4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg_n_0_[0][4]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_latency\(4)
    );
\max_lat_inst.max_latency[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D400FF000000D4"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_latency\(1),
      I2 => \max_lat_inst.max_latency[4]_i_4_n_0\,
      I3 => \max_lat_inst.max_latency[4]_i_5_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(2),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_latency\(2),
      O => \max_lat_inst.max_latency[4]_i_3_n_0\
    );
\max_lat_inst.max_latency[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg_n_0_[0][0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg_n_0_[1][0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(0),
      O => \max_lat_inst.max_latency[4]_i_4_n_0\
    );
\max_lat_inst.max_latency[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg_n_0_[0][3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg_n_0_[1][3]\,
      O => \max_lat_inst.max_latency[4]_i_5_n_0\
    );
\max_lat_inst.mem_cntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555557AAAAAAAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[4]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[2]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/en_mem_cntr\,
      O => \max_lat_inst.mem_cntr[0]_i_1_n_0\
    );
\max_lat_inst.mem_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[1]\,
      O => \max_lat_inst.mem_cntr[1]_i_1_n_0\
    );
\max_lat_inst.mem_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[0]\,
      O => \max_lat_inst.mem_cntr[2]_i_1_n_0\
    );
\max_lat_inst.mem_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[2]\,
      O => \max_lat_inst.mem_cntr[3]_i_1_n_0\
    );
\max_lat_inst.mem_cntr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_cntr1\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_cntr\(1)
    );
\max_lat_inst.mem_cntr[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_measured_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_measured_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_cntr_done\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/en_mem_cntr\
    );
\max_lat_inst.mem_cntr[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[3]\,
      O => \max_lat_inst.mem_cntr[4]_i_3_n_0\
    );
\max_lat_inst.mem_cntr_done_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_cntr1\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_cntr_done\,
      O => \max_lat_inst.mem_cntr_done_i_1_n_0\
    );
\max_lat_inst.mem_cntr_done_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/en_mem_cntr\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[4]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_cntr1\
    );
\mem_lat_inst[0].fd0_vld[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \mem_lat_inst[0].fd0_vld[0]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_2\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_2\,
      O => \mem_lat_inst[0].fd0_vld[0]_i_1_n_0\
    );
\mem_lat_inst[0].fd0_vld[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_1\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_3\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_5\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_3\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_1\,
      O => \mem_lat_inst[0].fd0_vld[0]_i_2_n_0\
    );
\mem_lat_inst[0].fd1_bslip_vld[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mem_lat_inst[0].fd0_vld[0]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_2\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_2\,
      O => \mem_lat_inst[0].fd1_bslip_vld[0]_i_1_n_0\
    );
\mem_lat_inst[0].fd1_vld[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_2\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_5\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_1\,
      I3 => \mem_lat_inst[0].fd1_vld[0]_i_2_n_0\,
      O => \mem_lat_inst[0].fd1_vld[0]_i_1_n_0\
    );
\mem_lat_inst[0].fd1_vld[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_1\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_3\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_3\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_2\,
      O => \mem_lat_inst[0].fd1_vld[0]_i_2_n_0\
    );
\mem_lat_inst[0].latency_cntr[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][4]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][0]\,
      O => \mem_lat_inst[0].latency_cntr[0][0]_i_1_n_0\
    );
\mem_lat_inst[0].latency_cntr[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FFFF00"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][4]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][0]\,
      O => \mem_lat_inst[0].latency_cntr[0][1]_i_1_n_0\
    );
\mem_lat_inst[0].latency_cntr[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFFF000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][4]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][2]\,
      O => \mem_lat_inst[0].latency_cntr[0][2]_i_1_n_0\
    );
\mem_lat_inst[0].latency_cntr[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFC000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][3]\,
      O => \mem_lat_inst[0].latency_cntr[0][3]_i_1_n_0\
    );
\mem_lat_inst[0].latency_cntr[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAABA"
    )
        port map (
      I0 => \mem_lat_inst[0].latency_cntr[0][4]_i_3_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/cal_stage2_done\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/cal_stage2_start\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/bl4_rd_cmd_int_r_reg_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/int_rd_cmd_n\(0),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/en_mem_latency_reg_n_0\,
      O => \mem_lat_inst[0].latency_cntr[0][4]_i_1_n_0\
    );
\mem_lat_inst[0].latency_cntr[0][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][3]\,
      O => \mem_lat_inst[0].latency_cntr[0][4]_i_2_n_0\
    );
\mem_lat_inst[0].latency_cntr[0][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][3]\,
      O => \mem_lat_inst[0].latency_cntr[0][4]_i_3_n_0\
    );
\mem_lat_inst[0].latency_measured[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/en_mem_latency_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_vld_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd0_vld_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_vld_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd0_vld_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_10_out\
    );
\mem_lat_inst[0].rd0_vld[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \mem_lat_inst[0].rd0_vld[0]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_2\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_1\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_2\,
      O => \mem_lat_inst[0].rd0_vld[0]_i_1_n_0\
    );
\mem_lat_inst[0].rd0_vld[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_3\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_1\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_5\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_3\,
      O => \mem_lat_inst[0].rd0_vld[0]_i_2_n_0\
    );
\mem_lat_inst[0].rd1_bslip_vld[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \mem_lat_inst[0].rd0_vld[0]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_2\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_1\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_2\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_0\,
      O => \mem_lat_inst[0].rd1_bslip_vld[0]_i_1_n_0\
    );
\mem_lat_inst[0].rd1_vld[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_2\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_3\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_0\,
      I3 => \mem_lat_inst[0].rd1_vld[0]_i_2_n_0\,
      O => \mem_lat_inst[0].rd1_vld[0]_i_1_n_0\
    );
\mem_lat_inst[0].rd1_vld[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_5\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_1\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_2\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_1\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_3\,
      O => \mem_lat_inst[0].rd1_vld[0]_i_2_n_0\
    );
\mem_lat_inst[1].fd0_vld[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \mem_lat_inst[1].fd0_vld[1]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_2\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_2\,
      O => \mem_lat_inst[1].fd0_vld[1]_i_1_n_0\
    );
\mem_lat_inst[1].fd0_vld[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_1\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_3\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_5\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_3\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_1\,
      O => \mem_lat_inst[1].fd0_vld[1]_i_2_n_0\
    );
\mem_lat_inst[1].fd1_bslip_vld[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mem_lat_inst[1].fd0_vld[1]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_2\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_2\,
      O => \mem_lat_inst[1].fd1_bslip_vld[1]_i_1_n_0\
    );
\mem_lat_inst[1].fd1_vld[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_2\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_5\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_1\,
      I3 => \mem_lat_inst[1].fd1_vld[1]_i_2_n_0\,
      O => \mem_lat_inst[1].fd1_vld[1]_i_1_n_0\
    );
\mem_lat_inst[1].fd1_vld[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_1\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_3\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_3\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_2\,
      O => \mem_lat_inst[1].fd1_vld[1]_i_2_n_0\
    );
\mem_lat_inst[1].latency_cntr[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][4]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][0]\,
      O => \mem_lat_inst[1].latency_cntr[1][0]_i_1_n_0\
    );
\mem_lat_inst[1].latency_cntr[1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FFFF00"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][4]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][0]\,
      O => \mem_lat_inst[1].latency_cntr[1][1]_i_1_n_0\
    );
\mem_lat_inst[1].latency_cntr[1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFFF000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][4]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][2]\,
      O => \mem_lat_inst[1].latency_cntr[1][2]_i_1_n_0\
    );
\mem_lat_inst[1].latency_cntr[1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFC000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][3]\,
      O => \mem_lat_inst[1].latency_cntr[1][3]_i_1_n_0\
    );
\mem_lat_inst[1].latency_cntr[1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0004"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/cal_stage2_done\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/cal_stage2_start\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/bl4_rd_cmd_int_r_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/int_rd_cmd_n\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/en_mem_latency_reg_n_0\,
      I5 => \mem_lat_inst[1].latency_cntr[1][4]_i_3_n_0\,
      O => \mem_lat_inst[1].latency_cntr[1][4]_i_1_n_0\
    );
\mem_lat_inst[1].latency_cntr[1][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][3]\,
      O => \mem_lat_inst[1].latency_cntr[1][4]_i_2_n_0\
    );
\mem_lat_inst[1].latency_cntr[1][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][3]\,
      O => \mem_lat_inst[1].latency_cntr[1][4]_i_3_n_0\
    );
\mem_lat_inst[1].latency_measured[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/en_mem_latency_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_vld_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd0_vld_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_vld_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd0_vld_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_5_out\
    );
\mem_lat_inst[1].rd0_vld[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \mem_lat_inst[1].rd0_vld[1]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_2\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_1\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_2\,
      O => \mem_lat_inst[1].rd0_vld[1]_i_1_n_0\
    );
\mem_lat_inst[1].rd0_vld[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_3\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_1\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_5\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_3\,
      O => \mem_lat_inst[1].rd0_vld[1]_i_2_n_0\
    );
\mem_lat_inst[1].rd1_bslip_vld[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \mem_lat_inst[1].rd0_vld[1]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_2\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_1\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_2\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_0\,
      O => \mem_lat_inst[1].rd1_bslip_vld[1]_i_1_n_0\
    );
\mem_lat_inst[1].rd1_vld[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_2\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_3\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_0\,
      I3 => \mem_lat_inst[1].rd1_vld[1]_i_2_n_0\,
      O => \mem_lat_inst[1].rd1_vld[1]_i_1_n_0\
    );
\mem_lat_inst[1].rd1_vld[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_5\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_1\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_2\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_1\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_3\,
      O => \mem_lat_inst[1].rd1_vld[1]_i_2_n_0\
    );
\mem_pattern_init_done_o0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[14]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[15]\,
      O => \mem_pattern_init_done_o0_carry__0_i_1_n_0\
    );
\mem_pattern_init_done_o0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[12]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[13]\,
      O => \mem_pattern_init_done_o0_carry__0_i_2_n_0\
    );
\mem_pattern_init_done_o0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[14]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[15]\,
      O => \mem_pattern_init_done_o0_carry__0_i_3_n_0\
    );
\mem_pattern_init_done_o0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[12]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[13]\,
      O => \mem_pattern_init_done_o0_carry__0_i_4_n_0\
    );
\mem_pattern_init_done_o0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[10]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[11]\,
      O => \mem_pattern_init_done_o0_carry__0_i_5_n_0\
    );
\mem_pattern_init_done_o0_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[8]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[9]\,
      O => \mem_pattern_init_done_o0_carry__0_i_6_n_0\
    );
\mem_pattern_init_done_o0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in(6),
      I1 => p_1_in(7),
      O => \mem_pattern_init_done_o0_carry__1_i_1_n_0\
    );
\mem_pattern_init_done_o0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_1_in(5),
      O => \mem_pattern_init_done_o0_carry__1_i_2_n_0\
    );
\mem_pattern_init_done_o0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_1_in(3),
      O => \mem_pattern_init_done_o0_carry__1_i_3_n_0\
    );
\mem_pattern_init_done_o0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in(0),
      I1 => p_1_in(1),
      O => \mem_pattern_init_done_o0_carry__1_i_4_n_0\
    );
\mem_pattern_init_done_o0_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(6),
      I1 => p_1_in(7),
      O => \mem_pattern_init_done_o0_carry__1_i_5_n_0\
    );
\mem_pattern_init_done_o0_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_1_in(5),
      O => \mem_pattern_init_done_o0_carry__1_i_6_n_0\
    );
\mem_pattern_init_done_o0_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_1_in(3),
      O => \mem_pattern_init_done_o0_carry__1_i_7_n_0\
    );
\mem_pattern_init_done_o0_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(0),
      I1 => p_1_in(1),
      O => \mem_pattern_init_done_o0_carry__1_i_8_n_0\
    );
\mem_pattern_init_done_o0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[30]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[31]\,
      O => \mem_pattern_init_done_o0_carry__2_i_1_n_0\
    );
\mem_pattern_init_done_o0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[28]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[29]\,
      O => \mem_pattern_init_done_o0_carry__2_i_2_n_0\
    );
\mem_pattern_init_done_o0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[26]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[27]\,
      O => \mem_pattern_init_done_o0_carry__2_i_3_n_0\
    );
\mem_pattern_init_done_o0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[24]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[25]\,
      O => \mem_pattern_init_done_o0_carry__2_i_4_n_0\
    );
\mem_pattern_init_done_o0_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[30]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[31]\,
      O => \mem_pattern_init_done_o0_carry__2_i_5_n_0\
    );
\mem_pattern_init_done_o0_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[28]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[29]\,
      O => \mem_pattern_init_done_o0_carry__2_i_6_n_0\
    );
\mem_pattern_init_done_o0_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[26]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[27]\,
      O => \mem_pattern_init_done_o0_carry__2_i_7_n_0\
    );
\mem_pattern_init_done_o0_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[24]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[25]\,
      O => \mem_pattern_init_done_o0_carry__2_i_8_n_0\
    );
mem_pattern_init_done_o0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[4]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[5]\,
      O => mem_pattern_init_done_o0_carry_i_1_n_0
    );
mem_pattern_init_done_o0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[2]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[3]\,
      O => mem_pattern_init_done_o0_carry_i_2_n_0
    );
mem_pattern_init_done_o0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[0]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[1]\,
      O => mem_pattern_init_done_o0_carry_i_3_n_0
    );
mem_pattern_init_done_o0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[6]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[7]\,
      O => mem_pattern_init_done_o0_carry_i_4_n_0
    );
mem_pattern_init_done_o0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[4]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[5]\,
      O => mem_pattern_init_done_o0_carry_i_5_n_0
    );
mem_pattern_init_done_o0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[2]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[3]\,
      O => mem_pattern_init_done_o0_carry_i_6_n_0
    );
mem_pattern_init_done_o0_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[0]\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[1]\,
      O => mem_pattern_init_done_o0_carry_i_7_n_0
    );
mem_pattern_init_done_o_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry__2_n_0\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o_reg_n_0\,
      O => mem_pattern_init_done_o_i_1_n_0
    );
mem_reg_0_15_30_35_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/rd_valid\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/wait_done_reg_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/full\,
      O => mem_reg_0_15_30_35_i_1_n_0
    );
mem_reg_0_3_0_5_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0311"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo_n_2\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_full_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/if_empty_2r\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_en\
    );
mem_reg_0_3_24_29_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0311"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo_n_2\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_full_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/if_empty_2r\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_en\
    );
mem_reg_0_7_0_5_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_data_wr_en\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_of_full\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg_n_0_[3]\,
      O => mem_reg_0_7_0_5_i_1_n_0
    );
\mem_reg_0_7_0_5_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_data_wr_en\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_of_full\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg_n_0_[3]\,
      O => \mem_reg_0_7_0_5_i_1__0_n_0\
    );
\mem_reg_0_7_0_5_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_cmd_wr_en\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_of_full\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg_n_0_[3]\,
      O => \mem_reg_0_7_0_5_i_1__1_n_0\
    );
mem_reg_0_7_6_11_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_cmd_wr_en\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_of_full\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg_n_0_[3]\,
      O => mem_reg_0_7_6_11_i_1_n_0
    );
memory_fd0_0_reg_0_15_0_3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(65),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_60_65_n_4\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(865)
    );
\memory_fd0_0_reg_0_15_0_3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(65),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_60_65_n_4\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(945)
    );
memory_fd0_0_reg_0_15_0_3_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(73),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(873)
    );
\memory_fd0_0_reg_0_15_0_3_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(73),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(953)
    );
memory_fd0_0_reg_0_15_0_3_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(49),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(849)
    );
\memory_fd0_0_reg_0_15_0_3_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(49),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(929)
    );
memory_fd0_0_reg_0_15_0_3_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(57),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_2\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(857)
    );
\memory_fd0_0_reg_0_15_0_3_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(57),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_2\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(937)
    );
memory_fd0_1_reg_0_15_0_4_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(45),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_2\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(845)
    );
\memory_fd0_1_reg_0_15_0_4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(45),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_2\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(925)
    );
memory_fd0_1_reg_0_15_0_4_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(53),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_4\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(853)
    );
\memory_fd0_1_reg_0_15_0_4_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(53),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_4\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(933)
    );
memory_fd0_1_reg_0_15_0_4_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(33),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35_n_2\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(833)
    );
\memory_fd0_1_reg_0_15_0_4_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(33),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35_n_2\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(913)
    );
memory_fd0_1_reg_0_15_0_4_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(41),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_36_41_n_4\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(841)
    );
\memory_fd0_1_reg_0_15_0_4_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(41),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_36_41_n_4\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(921)
    );
memory_fd0_1_reg_0_15_0_4_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_0_5_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(801)
    );
\memory_fd0_1_reg_0_15_0_4_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(25),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_24_29_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(905)
    );
memory_fd1_0_reg_0_15_0_3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(67),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_66_71_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(867)
    );
\memory_fd1_0_reg_0_15_0_3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(67),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_66_71_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(947)
    );
memory_fd1_0_reg_0_15_0_3_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(75),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77_n_2\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(875)
    );
\memory_fd1_0_reg_0_15_0_3_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(75),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77_n_2\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(955)
    );
memory_fd1_0_reg_0_15_0_3_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(51),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_2\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(851)
    );
\memory_fd1_0_reg_0_15_0_3_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(51),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_2\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(931)
    );
memory_fd1_0_reg_0_15_0_3_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(59),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_4\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(859)
    );
\memory_fd1_0_reg_0_15_0_3_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(59),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_4\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(939)
    );
memory_fd1_1_reg_0_15_0_4_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(47),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_4\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(847)
    );
\memory_fd1_1_reg_0_15_0_4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(47),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_4\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(927)
    );
memory_fd1_1_reg_0_15_0_4_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(55),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(855)
    );
\memory_fd1_1_reg_0_15_0_4_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(55),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(935)
    );
memory_fd1_1_reg_0_15_0_4_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(35),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35_n_4\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(835)
    );
\memory_fd1_1_reg_0_15_0_4_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(35),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35_n_4\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(915)
    );
memory_fd1_1_reg_0_15_0_4_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(43),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(843)
    );
\memory_fd1_1_reg_0_15_0_4_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(43),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(923)
    );
memory_fd1_1_reg_0_15_0_4_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_0_5_n_2\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(803)
    );
\memory_fd1_1_reg_0_15_0_4_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(27),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_24_29_n_2\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(907)
    );
memory_rd0_0_reg_0_15_0_3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(64),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_60_65_n_5\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(864)
    );
\memory_rd0_0_reg_0_15_0_3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(64),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_60_65_n_5\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(944)
    );
memory_rd0_0_reg_0_15_0_3_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(72),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77_n_1\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(872)
    );
\memory_rd0_0_reg_0_15_0_3_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(72),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77_n_1\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(952)
    );
memory_rd0_0_reg_0_15_0_3_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(48),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_1\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(848)
    );
\memory_rd0_0_reg_0_15_0_3_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(48),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_1\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(928)
    );
memory_rd0_0_reg_0_15_0_3_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(56),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_3\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(856)
    );
\memory_rd0_0_reg_0_15_0_3_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(56),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_3\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(936)
    );
memory_rd0_1_reg_0_15_0_4_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(44),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_3\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(844)
    );
\memory_rd0_1_reg_0_15_0_4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(44),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_3\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(924)
    );
memory_rd0_1_reg_0_15_0_4_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(52),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_5\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(852)
    );
\memory_rd0_1_reg_0_15_0_4_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(52),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_5\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(932)
    );
memory_rd0_1_reg_0_15_0_4_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(32),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35_n_3\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(832)
    );
\memory_rd0_1_reg_0_15_0_4_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(32),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35_n_3\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(912)
    );
memory_rd0_1_reg_0_15_0_4_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(40),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_36_41_n_5\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(840)
    );
\memory_rd0_1_reg_0_15_0_4_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(40),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_36_41_n_5\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(920)
    );
memory_rd0_1_reg_0_15_0_4_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_0_5_n_1\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(800)
    );
\memory_rd0_1_reg_0_15_0_4_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(24),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_24_29_n_1\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(904)
    );
memory_rd1_0_reg_0_15_0_3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(66),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_66_71_n_1\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(866)
    );
\memory_rd1_0_reg_0_15_0_3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(66),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_66_71_n_1\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(946)
    );
memory_rd1_0_reg_0_15_0_3_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(74),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77_n_3\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(874)
    );
\memory_rd1_0_reg_0_15_0_3_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(74),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77_n_3\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(954)
    );
memory_rd1_0_reg_0_15_0_3_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(50),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_3\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(850)
    );
\memory_rd1_0_reg_0_15_0_3_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(50),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_3\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(930)
    );
memory_rd1_0_reg_0_15_0_3_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(58),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_5\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(858)
    );
\memory_rd1_0_reg_0_15_0_3_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(58),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_5\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(938)
    );
memory_rd1_1_reg_0_15_0_4_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(46),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_5\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(846)
    );
\memory_rd1_1_reg_0_15_0_4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(46),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_5\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(926)
    );
memory_rd1_1_reg_0_15_0_4_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(54),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_1\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(854)
    );
\memory_rd1_1_reg_0_15_0_4_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(54),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_1\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(934)
    );
memory_rd1_1_reg_0_15_0_4_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(34),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35_n_5\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(834)
    );
\memory_rd1_1_reg_0_15_0_4_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(34),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35_n_5\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(914)
    );
memory_rd1_1_reg_0_15_0_4_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(42),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_1\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(842)
    );
\memory_rd1_1_reg_0_15_0_4_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(42),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_1\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(922)
    );
memory_rd1_1_reg_0_15_0_4_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_0_5_n_3\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(802)
    );
\memory_rd1_1_reg_0_15_0_4_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(26),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_24_29_n_3\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(906)
    );
min_eye_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEEEEEEEEE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(4),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(0),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(3),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/min_eye_ns\
    );
mmcm_edge_detect_rdy_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00D08080"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/mmcm_edge_detect_rdy_ns\,
      I1 => mmcm_edge_detect_rdy_r_i_3_n_0,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/done_r_reg_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/mmcm_edge_detect_rdy_r_reg_n_0\,
      O => mmcm_edge_detect_rdy_r_i_1_n_0
    );
mmcm_edge_detect_rdy_r_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FF7"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/stg3_r_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_byte_sel_r_reg_n_0_[0]\,
      O => mmcm_edge_detect_rdy_r_i_10_n_0
    );
mmcm_edge_detect_rdy_r_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEEFA"
    )
        port map (
      I0 => po_en_r_i_18_n_0,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/po_counter_read_val_w[0]\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[4]\,
      I5 => mmcm_edge_detect_rdy_r_i_10_n_0,
      O => mmcm_edge_detect_rdy_r_i_11_n_0
    );
mmcm_edge_detect_rdy_r_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3088B8B8B8B8B8B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg_n_0_[5]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg_n_0_[5]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_byte_sel_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/stg3_r_reg_n_0\,
      O => mmcm_edge_detect_rdy_r_i_12_n_0
    );
mmcm_edge_detect_rdy_r_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEEFA"
    )
        port map (
      I0 => po_en_r_i_17_n_0,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/po_counter_read_val_w[0]\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[4]\,
      I5 => mmcm_edge_detect_rdy_r_i_10_n_0,
      O => mmcm_edge_detect_rdy_r_i_13_n_0
    );
mmcm_edge_detect_rdy_r_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38BBBBBB08888888"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg_n_0_[4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_byte_sel_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/stg3_r_reg_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg_n_0_[4]\,
      O => mmcm_edge_detect_rdy_r_i_14_n_0
    );
mmcm_edge_detect_rdy_r_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEEFA"
    )
        port map (
      I0 => po_en_r_i_16_n_0,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/po_counter_read_val_w[0]\(3),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[4]\,
      I5 => mmcm_edge_detect_rdy_r_i_10_n_0,
      O => mmcm_edge_detect_rdy_r_i_15_n_0
    );
mmcm_edge_detect_rdy_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010881000100010"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      I2 => mmcm_edge_detect_rdy_r_i_4_n_0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      I5 => ktap_at_right_edge_r_i_2_n_0,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/mmcm_edge_detect_rdy_ns\
    );
mmcm_edge_detect_rdy_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020202F20"
    )
        port map (
      I0 => ktap_at_right_edge_r_i_2_n_0,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/inc_ns0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      O => mmcm_edge_detect_rdy_r_i_3_n_0
    );
mmcm_edge_detect_rdy_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222A222200000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/ktap_at_left_edge_r_reg_n_0\,
      I2 => mmcm_edge_detect_rdy_r_i_6_n_0,
      I3 => mmcm_edge_detect_rdy_r_i_7_n_0,
      I4 => mmcm_edge_detect_rdy_r_i_8_n_0,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/inc_ns0\,
      O => mmcm_edge_detect_rdy_r_i_4_n_0
    );
mmcm_edge_detect_rdy_r_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/mmcm_edge_detect_rdy_r_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/inc_ns0\
    );
mmcm_edge_detect_rdy_r_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51AEFFFFFFFF51AE"
    )
        port map (
      I0 => mmcm_edge_detect_rdy_r_i_9_n_0,
      I1 => \klane_stg3_left_r[2]_i_1_n_0\,
      I2 => mmcm_edge_detect_rdy_r_i_10_n_0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg_n_0_[2]\,
      I4 => mmcm_edge_detect_rdy_r_i_11_n_0,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg_n_0_[1]\,
      O => mmcm_edge_detect_rdy_r_i_6_n_0
    );
mmcm_edge_detect_rdy_r_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51AEFFFFFFFF51AE"
    )
        port map (
      I0 => mmcm_edge_detect_rdy_r_i_12_n_0,
      I1 => \klane_stg3_left_r[5]_i_2_n_0\,
      I2 => mmcm_edge_detect_rdy_r_i_10_n_0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg_n_0_[5]\,
      I4 => mmcm_edge_detect_rdy_r_i_13_n_0,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg_n_0_[0]\,
      O => mmcm_edge_detect_rdy_r_i_7_n_0
    );
mmcm_edge_detect_rdy_r_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F20D00000000F20D"
    )
        port map (
      I0 => \klane_stg3_left_r[4]_i_1_n_0\,
      I1 => mmcm_edge_detect_rdy_r_i_10_n_0,
      I2 => mmcm_edge_detect_rdy_r_i_14_n_0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg_n_0_[4]\,
      I4 => mmcm_edge_detect_rdy_r_i_15_n_0,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg_n_0_[3]\,
      O => mmcm_edge_detect_rdy_r_i_8_n_0
    );
mmcm_edge_detect_rdy_r_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3088B8B8B8B8B8B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_byte_sel_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/stg3_r_reg_n_0\,
      O => mmcm_edge_detect_rdy_r_i_9_n_0
    );
mmcm_hi0_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_hi0_r\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_r\,
      O => mmcm_hi0_r_i_1_n_0
    );
\mod_sub0_return0__0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[6]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(6),
      O => \mod_sub0_return0__0_carry__0_i_1_n_0\
    );
\mod_sub0_return0__0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[5]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(5),
      O => \mod_sub0_return0__0_carry__0_i_2_n_0\
    );
\mod_sub0_return0__0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(4),
      O => \mod_sub0_return0__0_carry__0_i_3_n_0\
    );
\mod_sub0_return0__0_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(3),
      O => \mod_sub0_return0__0_carry_i_1_n_0\
    );
\mod_sub0_return0__0_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(2),
      O => \mod_sub0_return0__0_carry_i_2_n_0\
    );
\mod_sub0_return0__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(1),
      O => \mod_sub0_return0__0_carry_i_3_n_0\
    );
\mod_sub0_return0__0_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(0),
      O => \mod_sub0_return0__0_carry_i_4_n_0\
    );
\mod_sub0_return0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[5]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(6),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[6]\,
      O => \mod_sub0_return0_carry__0_i_2_n_0\
    );
\mod_sub0_return0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[5]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(4),
      O => \mod_sub0_return0_carry__0_i_3_n_0\
    );
mod_sub0_return0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(3),
      O => mod_sub0_return0_carry_i_1_n_0
    );
mod_sub0_return0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(2),
      O => mod_sub0_return0_carry_i_2_n_0
    );
mod_sub0_return0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(1),
      O => mod_sub0_return0_carry_i_3_n_0
    );
mod_sub0_return0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(0),
      O => mod_sub0_return0_carry_i_4_n_0
    );
mod_sub0_return1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[6]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(6),
      O => mod_sub0_return1_carry_i_1_n_0
    );
\mod_sub_return0__0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[6]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(7),
      O => \mod_sub_return0__0_carry__0_i_1_n_0\
    );
\mod_sub_return0__0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[5]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(6),
      O => \mod_sub_return0__0_carry__0_i_2_n_0\
    );
\mod_sub_return0__0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(5),
      O => \mod_sub_return0__0_carry__0_i_3_n_0\
    );
\mod_sub_return0__0_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(4),
      O => \mod_sub_return0__0_carry_i_1_n_0\
    );
\mod_sub_return0__0_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(3),
      O => \mod_sub_return0__0_carry_i_2_n_0\
    );
\mod_sub_return0__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(2),
      O => \mod_sub_return0__0_carry_i_3_n_0\
    );
\mod_sub_return0__0_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(1),
      O => \mod_sub_return0__0_carry_i_4_n_0\
    );
\mod_sub_return0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(6),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[5]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(7),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[6]\,
      O => \mod_sub_return0_carry__0_i_2_n_0\
    );
\mod_sub_return0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(6),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[5]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(5),
      O => \mod_sub_return0_carry__0_i_3_n_0\
    );
mod_sub_return0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(4),
      O => mod_sub_return0_carry_i_1_n_0
    );
mod_sub_return0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(3),
      O => mod_sub_return0_carry_i_2_n_0
    );
mod_sub_return0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(2),
      O => mod_sub_return0_carry_i_3_n_0
    );
mod_sub_return0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(1),
      O => mod_sub_return0_carry_i_4_n_0
    );
mod_sub_return1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[6]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(7),
      O => mod_sub_return1_carry_i_1_n_0
    );
mode_load_d1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/end_addr_reached\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(1),
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(0),
      I3 => \u_traffic_gen_top/u_init_mem_pattern_ctr/memc_init_done_reg\,
      I4 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(3),
      O => mode_load_d1_i_1_n_0
    );
mode_load_pulse_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/mode_load_d1\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/mode_load_d2\,
      O => mode_load_pulse_i_1_n_0
    );
\mux_data_fall0_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B380"
    )
        port map (
      I0 => app_wr_data0(36),
      I1 => init_calib_complete_i,
      I2 => app_wr_cmd0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      O => \mux_data_fall0_r[0]_i_1_n_0\
    );
\mux_data_fall0_r[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B380"
    )
        port map (
      I0 => app_wr_data0(47),
      I1 => init_calib_complete_i,
      I2 => app_wr_cmd0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      O => \mux_data_fall0_r[11]_i_1_n_0\
    );
\mux_data_fall0_r[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B380"
    )
        port map (
      I0 => app_wr_data0(49),
      I1 => init_calib_complete_i,
      I2 => app_wr_cmd0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      O => \mux_data_fall0_r[13]_i_1_n_0\
    );
\mux_data_fall0_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B380"
    )
        port map (
      I0 => app_wr_data0(38),
      I1 => init_calib_complete_i,
      I2 => app_wr_cmd0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      O => \mux_data_fall0_r[2]_i_1_n_0\
    );
\mux_data_fall0_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B380"
    )
        port map (
      I0 => app_wr_data0(40),
      I1 => init_calib_complete_i,
      I2 => app_wr_cmd0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      O => \mux_data_fall0_r[4]_i_1_n_0\
    );
\mux_data_fall0_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B380"
    )
        port map (
      I0 => app_wr_data0(42),
      I1 => init_calib_complete_i,
      I2 => app_wr_cmd0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      O => \mux_data_fall0_r[6]_i_1_n_0\
    );
\mux_data_fall0_r[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B380"
    )
        port map (
      I0 => app_wr_data0(44),
      I1 => init_calib_complete_i,
      I2 => app_wr_cmd0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      O => \mux_data_fall0_r[8]_i_1_n_0\
    );
\mux_data_fall0_r[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B380"
    )
        port map (
      I0 => app_wr_data0(45),
      I1 => init_calib_complete_i,
      I2 => app_wr_cmd0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      O => \mux_data_fall0_r[9]_i_1_n_0\
    );
\mux_data_rise0_r[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_data0\(34),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      I2 => init_calib_complete_i,
      O => \mux_data_rise0_r[16]_i_1_n_0\
    );
\mux_data_rise1_r[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => init_calib_complete_i,
      I2 => app_wr_data0(60),
      O => \mux_data_rise1_r[10]_i_1_n_0\
    );
\mux_data_rise1_r[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => init_calib_complete_i,
      I2 => app_wr_data0(62),
      O => \mux_data_rise1_r[12]_i_1_n_0\
    );
\mux_data_rise1_r[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => init_calib_complete_i,
      I2 => app_wr_data0(63),
      O => \mux_data_rise1_r[13]_i_1_n_0\
    );
\mux_data_rise1_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => init_calib_complete_i,
      I2 => app_wr_data0(54),
      O => \mux_data_rise1_r[4]_i_1_n_0\
    );
\mux_data_rise1_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => init_calib_complete_i,
      I2 => app_wr_data0(56),
      O => \mux_data_rise1_r[6]_i_1_n_0\
    );
\mux_data_rise1_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => init_calib_complete_i,
      I2 => app_wr_data0(58),
      O => \mux_data_rise1_r[8]_i_1_n_0\
    );
my_empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCE8C"
    )
        port map (
      I0 => my_empty_i_2_n_0,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/if_empty_2r\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo_n_2\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_full_reg_n_0\,
      O => my_empty_i_1_n_0
    );
\my_empty_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCE8C"
    )
        port map (
      I0 => \my_empty_i_2__0_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/if_empty_2r\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo_n_2\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_full_reg_n_0\,
      O => \my_empty_i_1__0_n_0\
    );
my_empty_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000960"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/if_empty_2r\,
      O => my_empty_i_2_n_0
    );
\my_empty_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000960"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/if_empty_2r\,
      O => \my_empty_i_2__0_n_0\
    );
\my_full[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300330033203000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/my_full0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_data_wr_en\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_of_full\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \my_full[3]_i_1_n_0\
    );
\my_full[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300330033203000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/my_full0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_data_wr_en\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_of_full\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \my_full[3]_i_1__0_n_0\
    );
\my_full[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300330033203000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/my_full0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_cmd_wr_en\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_of_full\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \my_full[3]_i_1__1_n_0\
    );
\my_full[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300330033203000"
    )
        port map (
      I0 => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full0_inferred__0/i__n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_cmd_wr_en\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_of_full\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \my_full[3]_i_1__2_n_0\
    );
my_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCE8C"
    )
        port map (
      I0 => my_full_i_2_n_0,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_full_reg_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo_n_2\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/if_empty_2r\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => my_full_i_1_n_0
    );
\my_full_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCE8C"
    )
        port map (
      I0 => \my_full_i_2__0_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_full_reg_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo_n_2\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/if_empty_2r\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      O => \my_full_i_1__0_n_0\
    );
my_full_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00822800"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/if_empty_2r\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(0),
      O => my_full_i_2_n_0
    );
\my_full_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00822800"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/if_empty_2r\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(0),
      O => \my_full_i_2__0_n_0\
    );
\next_lane_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/first_lane_r\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane\(0)
    );
\next_lane_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/first_lane_r\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane\(1)
    );
\out_fifo_inst.out_fifo_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"23"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_data_wr_en\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_of_full\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_wren\
    );
\out_fifo_inst.out_fifo_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(15),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(15)
    );
\out_fifo_inst.out_fifo_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(15),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(15)
    );
\out_fifo_inst.out_fifo_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(13),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(13)
    );
\out_fifo_inst.out_fifo_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(15),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(15)
    );
\out_fifo_inst.out_fifo_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(14),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(14)
    );
\out_fifo_inst.out_fifo_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(14),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(14)
    );
\out_fifo_inst.out_fifo_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(12),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(12)
    );
\out_fifo_inst.out_fifo_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(14),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(14)
    );
\out_fifo_inst.out_fifo_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(13),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(13)
    );
\out_fifo_inst.out_fifo_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(13),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(13)
    );
\out_fifo_inst.out_fifo_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(23),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(23)
    );
\out_fifo_inst.out_fifo_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(13),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(13)
    );
\out_fifo_inst.out_fifo_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(12),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(12)
    );
\out_fifo_inst.out_fifo_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(12),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(12)
    );
\out_fifo_inst.out_fifo_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(22),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(22)
    );
\out_fifo_inst.out_fifo_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(12),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(12)
    );
\out_fifo_inst.out_fifo_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(35),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(11),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(11)
    );
\out_fifo_inst.out_fifo_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(71),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(11),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(11)
    );
\out_fifo_inst.out_fifo_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(21),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(21)
    );
\out_fifo_inst.out_fifo_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(39),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(11),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(11)
    );
\out_fifo_inst.out_fifo_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(34),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(10),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(10)
    );
\out_fifo_inst.out_fifo_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(70),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(10),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(10)
    );
\out_fifo_inst.out_fifo_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(20),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(20)
    );
\out_fifo_inst.out_fifo_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(39),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(10),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(10)
    );
\out_fifo_inst.out_fifo_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(51),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(9),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(9)
    );
\out_fifo_inst.out_fifo_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(39),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(9),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(9)
    );
\out_fifo_inst.out_fifo_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(19),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \out_fifo_inst.out_fifo_i_16__1_n_0\
    );
\out_fifo_inst.out_fifo_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(9),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \out_fifo_inst.out_fifo_i_16__2_n_0\
    );
\out_fifo_inst.out_fifo_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(32),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(8),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(8)
    );
\out_fifo_inst.out_fifo_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(68),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(8),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(8)
    );
\out_fifo_inst.out_fifo_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(39),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(8),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(8)
    );
\out_fifo_inst.out_fifo_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(18),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \out_fifo_inst.out_fifo_i_17__2_n_0\
    );
\out_fifo_inst.out_fifo_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(23),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(23)
    );
\out_fifo_inst.out_fifo_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(23),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(23)
    );
\out_fifo_inst.out_fifo_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/int_rd_cmd_n\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(17),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(17)
    );
\out_fifo_inst.out_fifo_i_18__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(23),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(23)
    );
\out_fifo_inst.out_fifo_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(22),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(22)
    );
\out_fifo_inst.out_fifo_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(22),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(22)
    );
\out_fifo_inst.out_fifo_i_19__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/int_rd_cmd_n\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(16),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(16)
    );
\out_fifo_inst.out_fifo_i_19__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(22),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(22)
    );
\out_fifo_inst.out_fifo_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"23"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_data_wr_en\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_of_full\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_wren\
    );
\out_fifo_inst.out_fifo_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"23"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_cmd_wr_en\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_of_full\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_wren\
    );
\out_fifo_inst.out_fifo_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"23"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_cmd_wr_en\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_of_full\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_wren\
    );
\out_fifo_inst.out_fifo_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(7),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(7)
    );
\out_fifo_inst.out_fifo_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(21),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(21)
    );
\out_fifo_inst.out_fifo_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(21),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(21)
    );
\out_fifo_inst.out_fifo_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(31),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(31)
    );
\out_fifo_inst.out_fifo_i_20__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(21),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(21)
    );
\out_fifo_inst.out_fifo_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(20),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(20)
    );
\out_fifo_inst.out_fifo_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(20),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(20)
    );
\out_fifo_inst.out_fifo_i_21__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(30),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(30)
    );
\out_fifo_inst.out_fifo_i_21__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(20),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(20)
    );
\out_fifo_inst.out_fifo_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(31),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(19),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(19)
    );
\out_fifo_inst.out_fifo_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(67),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(19),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(19)
    );
\out_fifo_inst.out_fifo_i_22__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(29),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(29)
    );
\out_fifo_inst.out_fifo_i_22__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(43),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(19),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(19)
    );
\out_fifo_inst.out_fifo_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(30),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(18),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(18)
    );
\out_fifo_inst.out_fifo_i_23__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(66),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(18),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(18)
    );
\out_fifo_inst.out_fifo_i_23__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(28),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(28)
    );
\out_fifo_inst.out_fifo_i_23__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(43),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(18),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(18)
    );
\out_fifo_inst.out_fifo_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(29),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(17),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(17)
    );
\out_fifo_inst.out_fifo_i_24__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(65),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(17),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(17)
    );
\out_fifo_inst.out_fifo_i_24__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wr_n\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(27),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(27)
    );
\out_fifo_inst.out_fifo_i_24__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(43),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(17),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(17)
    );
\out_fifo_inst.out_fifo_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(28),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(16),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(16)
    );
\out_fifo_inst.out_fifo_i_25__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(64),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(16),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(16)
    );
\out_fifo_inst.out_fifo_i_25__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wr_n\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(26),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(26)
    );
\out_fifo_inst.out_fifo_i_25__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(43),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(16),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(16)
    );
\out_fifo_inst.out_fifo_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(31),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(31)
    );
\out_fifo_inst.out_fifo_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(31),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(31)
    );
\out_fifo_inst.out_fifo_i_26__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(31),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(31)
    );
\out_fifo_inst.out_fifo_i_26__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(25),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \out_fifo_inst.out_fifo_i_26__2_n_0\
    );
\out_fifo_inst.out_fifo_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(30),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(30)
    );
\out_fifo_inst.out_fifo_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(30),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(30)
    );
\out_fifo_inst.out_fifo_i_27__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(30),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(30)
    );
\out_fifo_inst.out_fifo_i_27__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(24),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \out_fifo_inst.out_fifo_i_27__2_n_0\
    );
\out_fifo_inst.out_fifo_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(29),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(29)
    );
\out_fifo_inst.out_fifo_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(29),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(29)
    );
\out_fifo_inst.out_fifo_i_28__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(39),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(39)
    );
\out_fifo_inst.out_fifo_i_28__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(29),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(29)
    );
\out_fifo_inst.out_fifo_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(28),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(28)
    );
\out_fifo_inst.out_fifo_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(28),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(28)
    );
\out_fifo_inst.out_fifo_i_29__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(38),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(38)
    );
\out_fifo_inst.out_fifo_i_29__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(28),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(28)
    );
\out_fifo_inst.out_fifo_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(7),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(7)
    );
\out_fifo_inst.out_fifo_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(7),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(7)
    );
\out_fifo_inst.out_fifo_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(7),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(7)
    );
\out_fifo_inst.out_fifo_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(6),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(6)
    );
\out_fifo_inst.out_fifo_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(27),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(27),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(27)
    );
\out_fifo_inst.out_fifo_i_30__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(63),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(27),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(27)
    );
\out_fifo_inst.out_fifo_i_30__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(37),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(37)
    );
\out_fifo_inst.out_fifo_i_30__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(47),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(27),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(27)
    );
\out_fifo_inst.out_fifo_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(26),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(26),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(26)
    );
\out_fifo_inst.out_fifo_i_31__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(62),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(26),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(26)
    );
\out_fifo_inst.out_fifo_i_31__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(36),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(36)
    );
\out_fifo_inst.out_fifo_i_31__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(47),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(26),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(26)
    );
\out_fifo_inst.out_fifo_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(43),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(25),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(25)
    );
\out_fifo_inst.out_fifo_i_32__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(35),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(35)
    );
\out_fifo_inst.out_fifo_i_32__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(47),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(25),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(25)
    );
\out_fifo_inst.out_fifo_i_32__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(25),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \out_fifo_inst.out_fifo_i_32__2_n_0\
    );
\out_fifo_inst.out_fifo_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(24),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(24),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(24)
    );
\out_fifo_inst.out_fifo_i_33__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(60),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(24),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(24)
    );
\out_fifo_inst.out_fifo_i_33__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(34),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(34)
    );
\out_fifo_inst.out_fifo_i_33__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(47),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(24),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(24)
    );
\out_fifo_inst.out_fifo_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(39),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(39)
    );
\out_fifo_inst.out_fifo_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(39),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(39)
    );
\out_fifo_inst.out_fifo_i_34__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(33),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(33)
    );
\out_fifo_inst.out_fifo_i_34__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(39),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(39)
    );
\out_fifo_inst.out_fifo_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(38),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(38)
    );
\out_fifo_inst.out_fifo_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(38),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(38)
    );
\out_fifo_inst.out_fifo_i_35__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(32),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(32)
    );
\out_fifo_inst.out_fifo_i_35__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(38),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(38)
    );
\out_fifo_inst.out_fifo_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(37),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(37)
    );
\out_fifo_inst.out_fifo_i_36__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(37),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(37)
    );
\out_fifo_inst.out_fifo_i_36__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(11),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(47),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(47)
    );
\out_fifo_inst.out_fifo_i_36__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(37),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(37)
    );
\out_fifo_inst.out_fifo_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(36),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(36)
    );
\out_fifo_inst.out_fifo_i_37__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(36),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(36)
    );
\out_fifo_inst.out_fifo_i_37__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(11),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(46),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(46)
    );
\out_fifo_inst.out_fifo_i_37__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(36),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(36)
    );
\out_fifo_inst.out_fifo_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(23),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(35),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(35)
    );
\out_fifo_inst.out_fifo_i_38__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(59),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(35),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(35)
    );
\out_fifo_inst.out_fifo_i_38__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(11),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(45),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(45)
    );
\out_fifo_inst.out_fifo_i_38__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(51),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(35),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(35)
    );
\out_fifo_inst.out_fifo_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(22),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(34),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(34)
    );
\out_fifo_inst.out_fifo_i_39__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(58),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(34),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(34)
    );
\out_fifo_inst.out_fifo_i_39__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(11),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(44),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(44)
    );
\out_fifo_inst.out_fifo_i_39__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(51),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(34),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(34)
    );
\out_fifo_inst.out_fifo_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(6),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(6)
    );
\out_fifo_inst.out_fifo_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(6),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(6)
    );
\out_fifo_inst.out_fifo_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(6),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(6)
    );
\out_fifo_inst.out_fifo_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(5)
    );
\out_fifo_inst.out_fifo_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(21),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(33),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(33)
    );
\out_fifo_inst.out_fifo_i_40__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(65),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(33),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(33)
    );
\out_fifo_inst.out_fifo_i_40__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(7),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(43),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(43)
    );
\out_fifo_inst.out_fifo_i_40__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(51),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(33),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(33)
    );
\out_fifo_inst.out_fifo_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(20),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(32),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(32)
    );
\out_fifo_inst.out_fifo_i_41__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(56),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(32),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(32)
    );
\out_fifo_inst.out_fifo_i_41__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(7),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(42),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(42)
    );
\out_fifo_inst.out_fifo_i_41__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(51),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(32),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(32)
    );
\out_fifo_inst.out_fifo_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(47),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(47)
    );
\out_fifo_inst.out_fifo_i_42__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(51),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(47),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(47)
    );
\out_fifo_inst.out_fifo_i_42__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(7),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(41),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(41)
    );
\out_fifo_inst.out_fifo_i_42__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(59),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(47),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(47)
    );
\out_fifo_inst.out_fifo_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(46),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(46)
    );
\out_fifo_inst.out_fifo_i_43__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(50),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(46),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(46)
    );
\out_fifo_inst.out_fifo_i_43__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(7),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(40),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(40)
    );
\out_fifo_inst.out_fifo_i_43__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(59),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(46),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(46)
    );
\out_fifo_inst.out_fifo_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(45),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(45)
    );
\out_fifo_inst.out_fifo_i_44__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(65),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(45),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(45)
    );
\out_fifo_inst.out_fifo_i_44__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(15),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(55),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(55)
    );
\out_fifo_inst.out_fifo_i_44__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(59),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(45),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(45)
    );
\out_fifo_inst.out_fifo_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(44),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(44)
    );
\out_fifo_inst.out_fifo_i_45__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(48),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(44),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(44)
    );
\out_fifo_inst.out_fifo_i_45__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(15),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(54),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(54)
    );
\out_fifo_inst.out_fifo_i_45__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(59),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(44),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(44)
    );
\out_fifo_inst.out_fifo_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(19),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(43),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(43)
    );
\out_fifo_inst.out_fifo_i_46__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(55),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(43),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(43)
    );
\out_fifo_inst.out_fifo_i_46__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(15),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(53),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(53)
    );
\out_fifo_inst.out_fifo_i_46__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(55),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(43),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(43)
    );
\out_fifo_inst.out_fifo_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(18),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(42),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(42)
    );
\out_fifo_inst.out_fifo_i_47__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(54),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(42),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(42)
    );
\out_fifo_inst.out_fifo_i_47__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(15),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(52),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(52)
    );
\out_fifo_inst.out_fifo_i_47__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(55),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(42),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(42)
    );
\out_fifo_inst.out_fifo_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(35),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(41),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(41)
    );
\out_fifo_inst.out_fifo_i_48__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(19),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(51),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(51)
    );
\out_fifo_inst.out_fifo_i_48__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(55),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(41),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(41)
    );
\out_fifo_inst.out_fifo_i_48__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(41),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \out_fifo_inst.out_fifo_i_48__2_n_0\
    );
\out_fifo_inst.out_fifo_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(16),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(40),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(40)
    );
\out_fifo_inst.out_fifo_i_49__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(52),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(40),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(40)
    );
\out_fifo_inst.out_fifo_i_49__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(19),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(50),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(50)
    );
\out_fifo_inst.out_fifo_i_49__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(55),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(40),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(40)
    );
\out_fifo_inst.out_fifo_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(5)
    );
\out_fifo_inst.out_fifo_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(5)
    );
\out_fifo_inst.out_fifo_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(5)
    );
\out_fifo_inst.out_fifo_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(4)
    );
\out_fifo_inst.out_fifo_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(55),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(55)
    );
\out_fifo_inst.out_fifo_i_50__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(47),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(55),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(55)
    );
\out_fifo_inst.out_fifo_i_50__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(19),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(49),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(49)
    );
\out_fifo_inst.out_fifo_i_50__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(63),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(55),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(55)
    );
\out_fifo_inst.out_fifo_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(54),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(54)
    );
\out_fifo_inst.out_fifo_i_51__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(46),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(54),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(54)
    );
\out_fifo_inst.out_fifo_i_51__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(19),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(48),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(48)
    );
\out_fifo_inst.out_fifo_i_51__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(63),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(54),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(54)
    );
\out_fifo_inst.out_fifo_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(53),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(53)
    );
\out_fifo_inst.out_fifo_i_52__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(63),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(63)
    );
\out_fifo_inst.out_fifo_i_52__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(63),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(53),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(53)
    );
\out_fifo_inst.out_fifo_i_52__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(53),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \out_fifo_inst.out_fifo_i_52__2_n_0\
    );
\out_fifo_inst.out_fifo_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(52),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(52)
    );
\out_fifo_inst.out_fifo_i_53__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(44),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(52),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(52)
    );
\out_fifo_inst.out_fifo_i_53__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(62),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(62)
    );
\out_fifo_inst.out_fifo_i_53__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(63),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(52),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(52)
    );
\out_fifo_inst.out_fifo_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(15),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(51),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(51)
    );
\out_fifo_inst.out_fifo_i_54__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(43),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(51),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(51)
    );
\out_fifo_inst.out_fifo_i_54__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(61),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(61)
    );
\out_fifo_inst.out_fifo_i_54__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(67),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(51),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(51)
    );
\out_fifo_inst.out_fifo_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(14),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(50),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(50)
    );
\out_fifo_inst.out_fifo_i_55__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(42),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(50),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(50)
    );
\out_fifo_inst.out_fifo_i_55__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(60),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(60)
    );
\out_fifo_inst.out_fifo_i_55__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(67),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(50),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(50)
    );
\out_fifo_inst.out_fifo_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(13),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(49),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(49)
    );
\out_fifo_inst.out_fifo_i_56__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(65),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(49),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(49)
    );
\out_fifo_inst.out_fifo_i_56__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(23),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(59),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(59)
    );
\out_fifo_inst.out_fifo_i_56__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(67),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(49),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(49)
    );
\out_fifo_inst.out_fifo_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(12),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(48),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(48)
    );
\out_fifo_inst.out_fifo_i_57__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(40),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(48),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(48)
    );
\out_fifo_inst.out_fifo_i_57__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(23),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(58),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(58)
    );
\out_fifo_inst.out_fifo_i_57__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(67),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(48),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(48)
    );
\out_fifo_inst.out_fifo_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(63),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(63)
    );
\out_fifo_inst.out_fifo_i_58__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(63),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(63)
    );
\out_fifo_inst.out_fifo_i_58__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(23),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(57),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(57)
    );
\out_fifo_inst.out_fifo_i_58__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(63),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(63)
    );
\out_fifo_inst.out_fifo_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(62),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(62)
    );
\out_fifo_inst.out_fifo_i_59__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(62),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(62)
    );
\out_fifo_inst.out_fifo_i_59__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(23),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(56),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(56)
    );
\out_fifo_inst.out_fifo_i_59__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(62),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(62)
    );
\out_fifo_inst.out_fifo_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(4)
    );
\out_fifo_inst.out_fifo_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(4)
    );
\out_fifo_inst.out_fifo_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(4)
    );
\out_fifo_inst.out_fifo_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(3)
    );
\out_fifo_inst.out_fifo_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(61),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(61)
    );
\out_fifo_inst.out_fifo_i_60__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(61),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(61)
    );
\out_fifo_inst.out_fifo_i_60__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(71),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(71)
    );
\out_fifo_inst.out_fifo_i_60__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(61),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(61)
    );
\out_fifo_inst.out_fifo_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(60),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(60)
    );
\out_fifo_inst.out_fifo_i_61__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(60),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(60)
    );
\out_fifo_inst.out_fifo_i_61__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(70),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(70)
    );
\out_fifo_inst.out_fifo_i_61__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(60),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(60)
    );
\out_fifo_inst.out_fifo_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(11),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(59),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(59)
    );
\out_fifo_inst.out_fifo_i_62__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(39),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(59),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(59)
    );
\out_fifo_inst.out_fifo_i_62__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(69),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(69)
    );
\out_fifo_inst.out_fifo_i_62__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(71),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(59),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(59)
    );
\out_fifo_inst.out_fifo_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(10),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(58),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(58)
    );
\out_fifo_inst.out_fifo_i_63__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(38),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(58),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(58)
    );
\out_fifo_inst.out_fifo_i_63__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(68),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(68)
    );
\out_fifo_inst.out_fifo_i_63__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(71),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(58),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(58)
    );
\out_fifo_inst.out_fifo_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(27),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(57),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(57)
    );
\out_fifo_inst.out_fifo_i_64__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(55),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(57),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(57)
    );
\out_fifo_inst.out_fifo_i_64__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(27),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(67),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(67)
    );
\out_fifo_inst.out_fifo_i_64__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(71),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(57),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(57)
    );
\out_fifo_inst.out_fifo_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(8),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(56),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(56)
    );
\out_fifo_inst.out_fifo_i_65__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(36),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(56),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(56)
    );
\out_fifo_inst.out_fifo_i_65__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(27),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(66),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(66)
    );
\out_fifo_inst.out_fifo_i_65__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(71),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(56),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(56)
    );
\out_fifo_inst.out_fifo_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(71),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(71)
    );
\out_fifo_inst.out_fifo_i_66__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(71),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(71)
    );
\out_fifo_inst.out_fifo_i_66__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(27),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(65),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(65)
    );
\out_fifo_inst.out_fifo_i_66__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(71),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(71)
    );
\out_fifo_inst.out_fifo_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(70),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(70)
    );
\out_fifo_inst.out_fifo_i_67__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(70),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(70)
    );
\out_fifo_inst.out_fifo_i_67__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(27),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(64),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(64)
    );
\out_fifo_inst.out_fifo_i_67__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(70),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(70)
    );
\out_fifo_inst.out_fifo_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(69),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(69)
    );
\out_fifo_inst.out_fifo_i_68__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(69),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(69)
    );
\out_fifo_inst.out_fifo_i_68__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(77),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(77)
    );
\out_fifo_inst.out_fifo_i_68__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(69),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(69)
    );
\out_fifo_inst.out_fifo_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(68),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(68)
    );
\out_fifo_inst.out_fifo_i_69__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(68),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(68)
    );
\out_fifo_inst.out_fifo_i_69__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(76),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(76)
    );
\out_fifo_inst.out_fifo_i_69__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(68),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(68)
    );
\out_fifo_inst.out_fifo_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(3)
    );
\out_fifo_inst.out_fifo_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(3)
    );
\out_fifo_inst.out_fifo_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(35),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(3),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(3)
    );
\out_fifo_inst.out_fifo_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(2)
    );
\out_fifo_inst.out_fifo_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(7),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(67),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(67)
    );
\out_fifo_inst.out_fifo_i_70__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS\(8),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(67),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(67)
    );
\out_fifo_inst.out_fifo_i_70__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(31),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(75),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(75)
    );
\out_fifo_inst.out_fifo_i_70__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(75),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(67),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(67)
    );
\out_fifo_inst.out_fifo_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(6),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(66),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(66)
    );
\out_fifo_inst.out_fifo_i_71__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS\(8),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(66),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(66)
    );
\out_fifo_inst.out_fifo_i_71__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(31),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(74),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(74)
    );
\out_fifo_inst.out_fifo_i_71__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(75),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(66),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(66)
    );
\out_fifo_inst.out_fifo_i_72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(65),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(65)
    );
\out_fifo_inst.out_fifo_i_72__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS\(8),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(65),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(65)
    );
\out_fifo_inst.out_fifo_i_72__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(31),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(73),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(73)
    );
\out_fifo_inst.out_fifo_i_72__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(75),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(65),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(65)
    );
\out_fifo_inst.out_fifo_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(64),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(64)
    );
\out_fifo_inst.out_fifo_i_73__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_bw\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(64),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(64)
    );
\out_fifo_inst.out_fifo_i_73__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(31),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(72),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(72)
    );
\out_fifo_inst.out_fifo_i_73__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(75),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(64),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(64)
    );
\out_fifo_inst.out_fifo_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(77),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(77)
    );
\out_fifo_inst.out_fifo_i_74__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(77),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(77)
    );
\out_fifo_inst.out_fifo_i_74__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(79),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(79)
    );
\out_fifo_inst.out_fifo_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(76),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(76)
    );
\out_fifo_inst.out_fifo_i_75__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(76),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(76)
    );
\out_fifo_inst.out_fifo_i_75__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(78),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(78)
    );
\out_fifo_inst.out_fifo_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(75),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(75)
    );
\out_fifo_inst.out_fifo_i_76__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS\(8),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(75),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(75)
    );
\out_fifo_inst.out_fifo_i_76__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(77),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(77)
    );
\out_fifo_inst.out_fifo_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(74),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(74)
    );
\out_fifo_inst.out_fifo_i_77__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS\(8),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(74),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(74)
    );
\out_fifo_inst.out_fifo_i_77__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(76),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(76)
    );
\out_fifo_inst.out_fifo_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(19),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(73),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(73)
    );
\out_fifo_inst.out_fifo_i_78__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS\(8),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(73),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(73)
    );
\out_fifo_inst.out_fifo_i_78__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(79),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(75),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(75)
    );
\out_fifo_inst.out_fifo_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(72),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(72)
    );
\out_fifo_inst.out_fifo_i_79__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_bw\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(72),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(72)
    );
\out_fifo_inst.out_fifo_i_79__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(79),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(74),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(74)
    );
\out_fifo_inst.out_fifo_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(2)
    );
\out_fifo_inst.out_fifo_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(2)
    );
\out_fifo_inst.out_fifo_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(35),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(2),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(2)
    );
\out_fifo_inst.out_fifo_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(1)
    );
\out_fifo_inst.out_fifo_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(79),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(73),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(73)
    );
\out_fifo_inst.out_fifo_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(79),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(72),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(72)
    );
\out_fifo_inst.out_fifo_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(1)
    );
\out_fifo_inst.out_fifo_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(15),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(15)
    );
\out_fifo_inst.out_fifo_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(35),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(1),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(1)
    );
\out_fifo_inst.out_fifo_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(0)
    );
\out_fifo_inst.out_fifo_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(0)
    );
\out_fifo_inst.out_fifo_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(14),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(14)
    );
\out_fifo_inst.out_fifo_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(35),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(0)
    );
\pc_cmd[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cmd\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cmd\(2)
    );
\pc_command_offset[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7477747474747474"
    )
        port map (
      I0 => \i__i_1_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_ctl_ns\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cmd\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_n_3\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_n_3\,
      O => \pc_command_offset[4]_i_1_n_0\
    );
\pc_command_offset[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_ctl_ns\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cmd\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/_phy_ctl_a_full_p__0\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/_phy_ctl_a_full_p\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_command_offset\(4)
    );
\pc_data_offset[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_ctl_ns\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cmd\(0),
      O => \pc_data_offset[0]_i_1_n_0\
    );
\pc_data_offset[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cmd\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/_phy_ctl_a_full_p__0\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/_phy_ctl_a_full_p\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_ctl_ns\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_data_offset\(5)
    );
\phy_init_r[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[9]\,
      I1 => \sm_cntr_r[4]_i_6_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns0_in\(12)
    );
\phy_init_r[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[14]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/edge_adv_cal_done_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns0_in\(13)
    );
\phy_init_r[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAA8A8A8AAA8AA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___1_n_0\,
      I1 => \init_wr_cmd_r[1]_i_4_n_0\,
      I2 => \phy_init_r[14]_i_2_n_0\,
      I3 => \sm_cntr_r[4]_i_6_n_0\,
      I4 => \phy_init_r[14]_i_3_n_0\,
      I5 => \sm_cntr_r[8]_i_3_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns\
    );
\phy_init_r[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF888FFFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_stg1_done_r_reg_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[9]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/cal_done_reg_n_0\,
      I4 => \phy_init_r[14]_i_4_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[1]\,
      O => \phy_init_r[14]_i_2_n_0\
    );
\phy_init_r[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[9]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[7]\,
      O => \phy_init_r[14]_i_3_n_0\
    );
\phy_init_r[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[14]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/edge_adv_cal_done_reg_n_0\,
      O => \phy_init_r[14]_i_4_n_0\
    );
\phy_init_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \sm_cntr_r[8]_i_3_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[1]\,
      I2 => \phy_init_r[1]_i_2_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[2]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[7]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[9]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns0_in\(1)
    );
\phy_init_r[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[5]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[4]\,
      O => \phy_init_r[1]_i_2_n_0\
    );
\phy_init_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns0_in\(3)
    );
\phy_init_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/edge_adv_cal_done_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[14]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns0_in\(7)
    );
\phy_init_r[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[9]\,
      I1 => \sm_cntr_r[4]_i_6_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns0_in\(8)
    );
\pi_counter_read_val[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_pi_counter_read_val\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_pi_counter_read_val\(0),
      O => \pi_counter_read_val[0]_i_1_n_0\
    );
\pi_counter_read_val[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_pi_counter_read_val\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_pi_counter_read_val\(1),
      O => \pi_counter_read_val[1]_i_1_n_0\
    );
\pi_counter_read_val[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_pi_counter_read_val\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_pi_counter_read_val\(2),
      O => \pi_counter_read_val[2]_i_1_n_0\
    );
\pi_counter_read_val[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_pi_counter_read_val\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_pi_counter_read_val\(3),
      O => \pi_counter_read_val[3]_i_1_n_0\
    );
\pi_counter_read_val[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_pi_counter_read_val\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_pi_counter_read_val\(4),
      O => \pi_counter_read_val[4]_i_1_n_0\
    );
\pi_counter_read_val[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_pi_counter_read_val\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_pi_counter_read_val\(5),
      O => \pi_counter_read_val[5]_i_1_n_0\
    );
\pi_counter_read_val_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/pi_counter_read_val_w[2]\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[4]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[3]\,
      O => \pi_counter_read_val_r[0]_i_1_n_0\
    );
\pi_counter_read_val_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/pi_counter_read_val_w[2]\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[4]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[3]\,
      O => \pi_counter_read_val_r[1]_i_1_n_0\
    );
\pi_counter_read_val_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/pi_counter_read_val_w[2]\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[4]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[3]\,
      O => \pi_counter_read_val_r[2]_i_1_n_0\
    );
\pi_counter_read_val_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/pi_counter_read_val_w[2]\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[4]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[3]\,
      O => \pi_counter_read_val_r[3]_i_1_n_0\
    );
\pi_counter_read_val_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/pi_counter_read_val_w[2]\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[4]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[3]\,
      O => \pi_counter_read_val_r[4]_i_1_n_0\
    );
\pi_counter_read_val_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/pi_counter_read_val_w[2]\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[4]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[3]\,
      O => \pi_counter_read_val_r[5]_i_1_n_0\
    );
pi_edge_adv_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg_n_0_[3]\,
      O => pi_edge_adv_i_2_n_0
    );
\pi_edge_adv_wait_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg_n_0_[0]\,
      O => \pi_edge_adv_wait_cnt[0]_i_1_n_0\
    );
\pi_edge_adv_wait_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg_n_0_[1]\,
      O => \pi_edge_adv_wait_cnt[1]_i_1_n_0\
    );
\pi_edge_adv_wait_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg_n_0_[2]\,
      O => \pi_edge_adv_wait_cnt[2]_i_1_n_0\
    );
\pi_edge_adv_wait_cnt[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_5r\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/edge_adv_cal_done_reg_n_0\,
      O => \pi_edge_adv_wait_cnt[3]_i_1_n_0\
    );
\pi_edge_adv_wait_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg_n_0_[3]\,
      O => \pi_edge_adv_wait_cnt[3]_i_2_n_0\
    );
\pi_step_cnt_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \pi_step_cnt_r[0]_i_2_n_0\,
      I1 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      I2 => \pi_step_cnt_r[0]_i_3_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I5 => \pi_step_cnt_r[0]_i_4_n_0\,
      O => \pi_step_cnt_r[0]_i_1_n_0\
    );
\pi_step_cnt_r[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \pi_step_cnt_r[3]_i_5_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\(0),
      O => \pi_step_cnt_r[0]_i_2_n_0\
    );
\pi_step_cnt_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4FFF00004400"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(0),
      I1 => \pi_step_r[5]_i_5_n_0\,
      I2 => \pi_wait_r[3]_i_6_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I5 => \pi_step_cnt_r[0]_i_2_n_0\,
      O => \pi_step_cnt_r[0]_i_3_n_0\
    );
\pi_step_cnt_r[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"740074FF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r\(0),
      I1 => \pi_step_r[5]_i_3_n_0\,
      I2 => \pi_step_cnt_r[0]_i_2_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(0),
      O => \pi_step_cnt_r[0]_i_4_n_0\
    );
\pi_step_cnt_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \pi_step_cnt_r[1]_i_2_n_0\,
      I1 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      I2 => \pi_step_cnt_r[1]_i_3_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I5 => \pi_step_cnt_r[1]_i_4_n_0\,
      O => \pi_step_cnt_r[1]_i_1_n_0\
    );
\pi_step_cnt_r[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D00D"
    )
        port map (
      I0 => \pi_step_cnt_r[3]_i_5_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_r\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\(1),
      O => \pi_step_cnt_r[1]_i_2_n_0\
    );
\pi_step_cnt_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"90FFFFFF90900000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(1),
      I2 => \pi_step_r[5]_i_5_n_0\,
      I3 => \pi_wait_r[3]_i_6_n_0\,
      I4 => \pi_wait_r[3]_i_5_n_0\,
      I5 => \pi_step_cnt_r[1]_i_2_n_0\,
      O => \pi_step_cnt_r[1]_i_3_n_0\
    );
\pi_step_cnt_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F90FFFF9F900000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r\(1),
      I2 => \pi_step_r[5]_i_3_n_0\,
      I3 => \pi_step_cnt_r[1]_i_2_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I5 => \right_r[1]_i_2_n_0\,
      O => \pi_step_cnt_r[1]_i_4_n_0\
    );
\pi_step_cnt_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40FF55EF40AA00"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      I1 => \pi_step_cnt_r[2]_i_2_n_0\,
      I2 => \pi_wait_r[3]_i_5_n_0\,
      I3 => \pi_step_cnt_r[2]_i_3_n_0\,
      I4 => \pi_wait_r[3]_i_3_n_0\,
      I5 => \pi_step_cnt_r[2]_i_4_n_0\,
      O => \pi_step_cnt_r[2]_i_1_n_0\
    );
\pi_step_cnt_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900FFFFA900A900"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(0),
      I3 => \pi_step_r[5]_i_5_n_0\,
      I4 => \pi_wait_r[3]_i_6_n_0\,
      I5 => \pi_step_cnt_r[2]_i_3_n_0\,
      O => \pi_step_cnt_r[2]_i_2_n_0\
    );
\pi_step_cnt_r[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_r\(2),
      I1 => \pi_step_cnt_r[3]_i_5_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\(1),
      O => \pi_step_cnt_r[2]_i_3_n_0\
    );
\pi_step_cnt_r[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \pi_step_r[2]_i_2_n_0\,
      I1 => \pi_step_r[5]_i_3_n_0\,
      I2 => \pi_step_cnt_r[2]_i_3_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \right_r[2]_i_2_n_0\,
      O => \pi_step_cnt_r[2]_i_4_n_0\
    );
\pi_step_cnt_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \pi_step_cnt_r[3]_i_2_n_0\,
      I1 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      I2 => \pi_step_cnt_r[3]_i_3_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I5 => \pi_step_cnt_r[3]_i_4_n_0\,
      O => \pi_step_cnt_r[3]_i_1_n_0\
    );
\pi_step_cnt_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_r\(3),
      I1 => \pi_step_cnt_r[3]_i_5_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\(3),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\(2),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\(0),
      O => \pi_step_cnt_r[3]_i_2_n_0\
    );
\pi_step_cnt_r[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF00A0"
    )
        port map (
      I0 => \pi_step_cnt_r[3]_i_6_n_0\,
      I1 => \pi_wait_r[3]_i_6_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I4 => \pi_step_cnt_r[3]_i_2_n_0\,
      O => \pi_step_cnt_r[3]_i_3_n_0\
    );
\pi_step_cnt_r[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F90FFFF9F900000"
    )
        port map (
      I0 => \pi_step_r[3]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r\(3),
      I2 => \pi_step_r[5]_i_3_n_0\,
      I3 => \pi_step_cnt_r[3]_i_2_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I5 => \right_r[3]_i_2_n_0\,
      O => \pi_step_cnt_r[3]_i_4_n_0\
    );
\pi_step_cnt_r[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \pi_step_cnt_r[5]_i_7_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\(4),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\(3),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\(5),
      I4 => \pi_step_cnt_r[5]_i_8_n_0\,
      O => \pi_step_cnt_r[3]_i_5_n_0\
    );
\pi_step_cnt_r[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \pi_step_r[5]_i_5_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(3),
      O => \pi_step_cnt_r[3]_i_6_n_0\
    );
\pi_step_cnt_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \pi_step_cnt_r[4]_i_2_n_0\,
      I1 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      I2 => \pi_step_cnt_r[4]_i_3_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I5 => \pi_step_cnt_r[4]_i_4_n_0\,
      O => \pi_step_cnt_r[4]_i_1_n_0\
    );
\pi_step_cnt_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FF00BF0F0F0F0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_r\(4),
      I1 => \pi_step_cnt_r[5]_i_7_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\(4),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\(3),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\(5),
      I5 => \pi_step_cnt_r[5]_i_8_n_0\,
      O => \pi_step_cnt_r[4]_i_2_n_0\
    );
\pi_step_cnt_r[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8FFF00008800"
    )
        port map (
      I0 => \pi_step_r[5]_i_5_n_0\,
      I1 => \right_r[4]_i_2_n_0\,
      I2 => \pi_wait_r[3]_i_6_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I5 => \pi_step_cnt_r[4]_i_2_n_0\,
      O => \pi_step_cnt_r[4]_i_3_n_0\
    );
\pi_step_cnt_r[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60FFFF6F600000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r\(4),
      I1 => \pi_step_r[4]_i_2_n_0\,
      I2 => \pi_step_r[5]_i_3_n_0\,
      I3 => \pi_step_cnt_r[4]_i_2_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I5 => \right_r[4]_i_2_n_0\,
      O => \pi_step_cnt_r[4]_i_4_n_0\
    );
\pi_step_cnt_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[1]\,
      I4 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      I5 => \pi_step_cnt_r[5]_i_3_n_0\,
      O => \pi_step_cnt_r[5]_i_1_n_0\
    );
\pi_step_cnt_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B888B8B8"
    )
        port map (
      I0 => \pi_step_cnt_r[5]_i_4_n_0\,
      I1 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      I2 => \pi_step_cnt_r[5]_i_5_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I5 => \pi_step_cnt_r[5]_i_6_n_0\,
      O => \pi_step_cnt_r[5]_i_2_n_0\
    );
\pi_step_cnt_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3222FFFF1202"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I3 => \pi_wait_r[3]_i_6_n_0\,
      I4 => \pi_step_cnt_r[5]_i_7_n_0\,
      I5 => \pi_step_r[5]_i_3_n_0\,
      O => \pi_step_cnt_r[5]_i_3_n_0\
    );
\pi_step_cnt_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0000BFFFF0000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_r\(5),
      I1 => \pi_step_cnt_r[5]_i_7_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\(4),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\(3),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\(5),
      I5 => \pi_step_cnt_r[5]_i_8_n_0\,
      O => \pi_step_cnt_r[5]_i_4_n_0\
    );
\pi_step_cnt_r[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8FFF00008800"
    )
        port map (
      I0 => \pi_step_r[5]_i_5_n_0\,
      I1 => \right_r[5]_i_3_n_0\,
      I2 => \pi_wait_r[3]_i_6_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I5 => \pi_step_cnt_r[5]_i_4_n_0\,
      O => \pi_step_cnt_r[5]_i_5_n_0\
    );
\pi_step_cnt_r[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \pi_step_r[5]_i_4_n_0\,
      I1 => \pi_step_r[5]_i_3_n_0\,
      I2 => \pi_step_cnt_r[5]_i_4_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \right_r[5]_i_3_n_0\,
      O => \pi_step_cnt_r[5]_i_6_n_0\
    );
\pi_step_cnt_r[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[1]\,
      O => \pi_step_cnt_r[5]_i_7_n_0\
    );
\pi_step_cnt_r[5]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\(2),
      O => \pi_step_cnt_r[5]_i_8_n_0\
    );
\pi_step_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"440074FF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I2 => \pi_step_r[5]_i_5_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_ns\(0)
    );
\pi_step_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909000009F90FFFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I3 => \pi_step_r[5]_i_5_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I5 => \pi_step_r[1]_i_2_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_ns\(1)
    );
\pi_step_r[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(1),
      O => \pi_step_r[1]_i_2_n_0\
    );
\pi_step_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8800B8FF"
    )
        port map (
      I0 => \pi_step_r[2]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I2 => \pi_step_r[5]_i_5_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \pi_step_r[2]_i_3_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_ns\(2)
    );
\pi_step_r[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r\(2),
      O => \pi_step_r[2]_i_2_n_0\
    );
\pi_step_r[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(0),
      O => \pi_step_r[2]_i_3_n_0\
    );
\pi_step_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909000009F90FFFF"
    )
        port map (
      I0 => \pi_step_r[3]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r\(3),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I3 => \pi_step_r[5]_i_5_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I5 => \pi_step_r[3]_i_3_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_ns\(3)
    );
\pi_step_r[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r\(0),
      O => \pi_step_r[3]_i_2_n_0\
    );
\pi_step_r[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(2),
      O => \pi_step_r[3]_i_3_n_0\
    );
\pi_step_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60FFFF60600000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r\(4),
      I1 => \pi_step_r[4]_i_2_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I3 => \pi_step_r[5]_i_5_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I5 => \right_r[4]_i_2_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_ns\(4)
    );
\pi_step_r[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r\(2),
      O => \pi_step_r[4]_i_2_n_0\
    );
\pi_step_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F080508"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I1 => \pi_wait_r[3]_i_6_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I4 => \pi_step_r[5]_i_3_n_0\,
      I5 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      O => \pi_step_r[5]_i_1_n_0\
    );
\pi_step_r[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FF8800"
    )
        port map (
      I0 => \pi_step_r[5]_i_4_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I2 => \pi_step_r[5]_i_5_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \right_r[5]_i_3_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_ns\(5)
    );
\pi_step_r[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r\(4),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r\(1),
      O => \pi_step_r[5]_i_3_n_0\
    );
\pi_step_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r\(4),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r\(3),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r\(2),
      O => \pi_step_r[5]_i_4_n_0\
    );
\pi_step_r[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/min_eye_r\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_result_r\,
      O => \pi_step_r[5]_i_5_n_0\
    );
\pi_wait_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022E2E2E2"
    )
        port map (
      I0 => \pi_wait_r[0]_i_2_n_0\,
      I1 => \pi_wait_r[3]_i_3_n_0\,
      I2 => \pi_wait_r[0]_i_3_n_0\,
      I3 => \pi_wait_r[3]_i_5_n_0\,
      I4 => \pi_wait_r[3]_i_6_n_0\,
      I5 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      O => \pi_wait_r[0]_i_1_n_0\
    );
\pi_wait_r[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7370"
    )
        port map (
      I0 => \pi_step_r[5]_i_3_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I2 => \pi_wait_r[0]_i_3_n_0\,
      I3 => \pi_wait_r[3]_i_7_n_0\,
      O => \pi_wait_r[0]_i_2_n_0\
    );
\pi_wait_r[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[0]\,
      O => \pi_wait_r[0]_i_3_n_0\
    );
\pi_wait_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_ns\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rdlvl_stg1_start\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_stg1_start_r\,
      O => \pi_wait_r[1]_i_1_n_0\
    );
\pi_wait_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022E2E2E2"
    )
        port map (
      I0 => \pi_wait_r[2]_i_2_n_0\,
      I1 => \pi_wait_r[3]_i_3_n_0\,
      I2 => \pi_wait_r[2]_i_3_n_0\,
      I3 => \pi_wait_r[3]_i_5_n_0\,
      I4 => \pi_wait_r[3]_i_6_n_0\,
      I5 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      O => \pi_wait_r[2]_i_1_n_0\
    );
\pi_wait_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404004077070070"
    )
        port map (
      I0 => \pi_step_r[5]_i_3_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I2 => \pi_wait_r[0]_i_3_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[2]\,
      I5 => \pi_wait_r[3]_i_7_n_0\,
      O => \pi_wait_r[2]_i_2_n_0\
    );
\pi_wait_r[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0A4"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[0]\,
      O => \pi_wait_r[2]_i_3_n_0\
    );
\pi_wait_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE2E2E2"
    )
        port map (
      I0 => \pi_wait_r[3]_i_2_n_0\,
      I1 => \pi_wait_r[3]_i_3_n_0\,
      I2 => \pi_wait_r[3]_i_4_n_0\,
      I3 => \pi_wait_r[3]_i_5_n_0\,
      I4 => \pi_wait_r[3]_i_6_n_0\,
      I5 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      O => \pi_wait_r[3]_i_1_n_0\
    );
\pi_wait_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C8F8"
    )
        port map (
      I0 => \pi_step_r[5]_i_3_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I2 => \pi_wait_r[3]_i_4_n_0\,
      I3 => \pi_wait_r[3]_i_7_n_0\,
      O => \pi_wait_r[3]_i_2_n_0\
    );
\pi_wait_r[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      O => \pi_wait_r[3]_i_3_n_0\
    );
\pi_wait_r[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F1C0"
    )
        port map (
      I0 => \pi_wait_r[3]_i_8_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[2]\,
      O => \pi_wait_r[3]_i_4_n_0\
    );
\pi_wait_r[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      O => \pi_wait_r[3]_i_5_n_0\
    );
\pi_wait_r[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22FE"
    )
        port map (
      I0 => \seq_sm_r[1]_i_3_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[0]\,
      I3 => \sm_wait_r[4]_i_9_n_0\,
      O => \pi_wait_r[3]_i_6_n_0\
    );
\pi_wait_r[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => rdlvl_stg1_done_r_i_2_n_0,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(5),
      I2 => \pi_wait_r[3]_i_9_n_0\,
      O => \pi_wait_r[3]_i_7_n_0\
    );
\pi_wait_r[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\(5),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\(3),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\(4),
      O => \pi_wait_r[3]_i_8_n_0\
    );
\pi_wait_r[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(3),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(4),
      O => \pi_wait_r[3]_i_9_n_0\
    );
\pipe_data_in[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(2),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_addr_larger\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.mem_init_done_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \pipe_data_in[10]_i_1_n_0\
    );
\pipe_data_in[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(3),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_addr_larger\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.mem_init_done_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \pipe_data_in[11]_i_1_n_0\
    );
\pipe_data_in[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_addr_larger\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.mem_init_done_reg_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(4),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \pipe_data_in[12]_i_1_n_0\
    );
\pipe_data_in[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_addr_larger\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.mem_init_done_reg_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(5),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \pipe_data_in[13]_i_1_n_0\
    );
\pipe_data_in[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_addr_larger\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.mem_init_done_reg_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(6),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \pipe_data_in[14]_i_1_n_0\
    );
\pipe_data_in[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_addr_larger\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.mem_init_done_reg_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(7),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \pipe_data_in[15]_i_1_n_0\
    );
\pipe_data_in[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_addr_larger\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.mem_init_done_reg_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(8),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \pipe_data_in[16]_i_1_n_0\
    );
\pipe_data_in[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_addr_larger\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.mem_init_done_reg_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(9),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \pipe_data_in[17]_i_1_n_0\
    );
\pipe_data_in[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_addr_larger\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.mem_init_done_reg_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(10),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \pipe_data_in[18]_i_1_n_0\
    );
\pipe_data_in[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_addr_larger\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.mem_init_done_reg_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(11),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \pipe_data_in[19]_i_1_n_0\
    );
\pipe_data_in[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_addr_larger\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.mem_init_done_reg_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(12),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \pipe_data_in[20]_i_1_n_0\
    );
\pipe_data_in[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_addr_larger\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.mem_init_done_reg_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(13),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \pipe_data_in[21]_i_1_n_0\
    );
\pipe_data_in[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_addr_larger\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.mem_init_done_reg_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(14),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \pipe_data_in[22]_i_1_n_0\
    );
\pipe_data_in[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_addr_larger\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.mem_init_done_reg_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(15),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \pipe_data_in[23]_i_1_n_0\
    );
\pipe_data_in[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_addr_larger\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.mem_init_done_reg_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(16),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \pipe_data_in[24]_i_1_n_0\
    );
\pipe_data_in[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_addr_larger\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.mem_init_done_reg_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(17),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \pipe_data_in[25]_i_1_n_0\
    );
\pipe_data_in[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_addr_larger\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.mem_init_done_reg_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(18),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \pipe_data_in[26]_i_1_n_0\
    );
\pipe_data_in[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_addr_larger\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.mem_init_done_reg_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(19),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \pipe_data_in[27]_i_1_n_0\
    );
\pipe_data_in[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_addr_larger\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.mem_init_done_reg_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(20),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \pipe_data_in[28]_i_1_n_0\
    );
\pipe_data_in[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_vld\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_2_out\(19)
    );
\pipe_data_in[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_addr_larger\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.mem_init_done_reg_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(21),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \pipe_data_in[29]_i_2_n_0\
    );
\pipe_data_in[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C0A"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_cmd\(0),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_out\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_vld\,
      O => \pipe_data_in[32]_i_1_n_0\
    );
\pipe_data_in[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000C00000AAAA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(1),
      I1 => \pipe_data_in_reg[41]_i_2_n_1\,
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o_reg_n_0\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_bl_larger\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_vld\,
      O => \pipe_data_in[36]_i_1_n_0\
    );
\pipe_data_in[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C000AA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(3),
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o_reg_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_bl_larger\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_vld\,
      O => \pipe_data_in[38]_i_1_n_0\
    );
\pipe_data_in[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1FFF00001F00"
    )
        port map (
      I0 => \pipe_data_in_reg[41]_i_2_n_1\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_bl_larger\,
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o_reg_n_0\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_vld\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(6),
      O => \pipe_data_in[41]_i_1_n_0\
    );
\pipe_data_in[41]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(27),
      O => \pipe_data_in[41]_i_11_n_0\
    );
\pipe_data_in[41]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(26),
      O => \pipe_data_in[41]_i_12_n_0\
    );
\pipe_data_in[41]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(25),
      O => \pipe_data_in[41]_i_13_n_0\
    );
\pipe_data_in[41]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(24),
      O => \pipe_data_in[41]_i_14_n_0\
    );
\pipe_data_in[41]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(23),
      O => \pipe_data_in[41]_i_21_n_0\
    );
\pipe_data_in[41]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(22),
      O => \pipe_data_in[41]_i_22_n_0\
    );
\pipe_data_in[41]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(21),
      O => \pipe_data_in[41]_i_23_n_0\
    );
\pipe_data_in[41]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(20),
      O => \pipe_data_in[41]_i_24_n_0\
    );
\pipe_data_in[41]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(19),
      O => \pipe_data_in[41]_i_31_n_0\
    );
\pipe_data_in[41]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(18),
      O => \pipe_data_in[41]_i_32_n_0\
    );
\pipe_data_in[41]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(17),
      O => \pipe_data_in[41]_i_33_n_0\
    );
\pipe_data_in[41]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(16),
      O => \pipe_data_in[41]_i_34_n_0\
    );
\pipe_data_in[41]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(15),
      O => \pipe_data_in[41]_i_41_n_0\
    );
\pipe_data_in[41]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(14),
      O => \pipe_data_in[41]_i_42_n_0\
    );
\pipe_data_in[41]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(13),
      O => \pipe_data_in[41]_i_43_n_0\
    );
\pipe_data_in[41]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(12),
      O => \pipe_data_in[41]_i_44_n_0\
    );
\pipe_data_in[41]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg_n_0_[6]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/cal_blout\(9),
      O => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(6)
    );
\pipe_data_in[41]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(30),
      O => \pipe_data_in[41]_i_6_n_0\
    );
\pipe_data_in[41]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg_n_0_[6]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/cal_blout\(9),
      O => \pipe_data_in[41]_i_61_n_0\
    );
\pipe_data_in[41]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(1),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/cal_blout\(9),
      O => \pipe_data_in[41]_i_63_n_0\
    );
\pipe_data_in[41]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg_n_0_[6]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/cal_blout\(9),
      O => \pipe_data_in[41]_i_66_n_0\
    );
\pipe_data_in[41]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(29),
      O => \pipe_data_in[41]_i_7_n_0\
    );
\pipe_data_in[41]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(28),
      O => \pipe_data_in[41]_i_8_n_0\
    );
\pipe_data_in[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF2A"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in\(45),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/run_traffic_r\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/flow2cmd_rdy\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_vld\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \pipe_data_in[45]_i_1_n_0\
    );
\pipe_data_in[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003F00AAAA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(5),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_addr_larger\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.mem_init_done_reg_n_0\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg_n_0_[5]\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_vld\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \pipe_data_in[5]_i_1_n_0\
    );
\pipe_data_in[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003F00AAAA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(6),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_addr_larger\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.mem_init_done_reg_n_0\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg_n_0_[6]\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_vld\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \pipe_data_in[6]_i_1_n_0\
    );
\pipe_data_in[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003F00AAAA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(7),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_addr_larger\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.mem_init_done_reg_n_0\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg_n_0_[7]\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_vld\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \pipe_data_in[7]_i_1_n_0\
    );
\pipe_data_in[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(0),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_addr_larger\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.mem_init_done_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \pipe_data_in[8]_i_1_n_0\
    );
\pipe_data_in[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(1),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_addr_larger\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.mem_init_done_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \pipe_data_in[9]_i_1_n_0\
    );
\pipe_data_in_reg[41]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \pipe_data_in_reg[41]_i_20_n_0\,
      CO(3) => \pipe_data_in_reg[41]_i_10_n_0\,
      CO(2 downto 0) => \NLW_pipe_data_in_reg[41]_i_10_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(25 downto 22),
      S(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(17 downto 14)
    );
\pipe_data_in_reg[41]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \pipe_data_in_reg[41]_i_29_n_0\,
      CO(3) => \pipe_data_in_reg[41]_i_19_n_0\,
      CO(2 downto 0) => \NLW_pipe_data_in_reg[41]_i_19_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(19 downto 16),
      O(3 downto 0) => \NLW_pipe_data_in_reg[41]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \pipe_data_in[41]_i_31_n_0\,
      S(2) => \pipe_data_in[41]_i_32_n_0\,
      S(1) => \pipe_data_in[41]_i_33_n_0\,
      S(0) => \pipe_data_in[41]_i_34_n_0\
    );
\pipe_data_in_reg[41]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pipe_data_in_reg[41]_i_3_n_0\,
      CO(3) => \NLW_pipe_data_in_reg[41]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \pipe_data_in_reg[41]_i_2_n_1\,
      CO(1 downto 0) => \NLW_pipe_data_in_reg[41]_i_2_CO_UNCONNECTED\(1 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(30 downto 28),
      O(3 downto 0) => \NLW_pipe_data_in_reg[41]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \pipe_data_in[41]_i_6_n_0\,
      S(1) => \pipe_data_in[41]_i_7_n_0\,
      S(0) => \pipe_data_in[41]_i_8_n_0\
    );
\pipe_data_in_reg[41]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \pipe_data_in_reg[41]_i_30_n_0\,
      CO(3) => \pipe_data_in_reg[41]_i_20_n_0\,
      CO(2 downto 0) => \NLW_pipe_data_in_reg[41]_i_20_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(21 downto 18),
      S(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(13 downto 10)
    );
\pipe_data_in_reg[41]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \pipe_data_in_reg[41]_i_39_n_0\,
      CO(3) => \pipe_data_in_reg[41]_i_29_n_0\,
      CO(2 downto 0) => \NLW_pipe_data_in_reg[41]_i_29_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(15 downto 12),
      O(3 downto 0) => \NLW_pipe_data_in_reg[41]_i_29_O_UNCONNECTED\(3 downto 0),
      S(3) => \pipe_data_in[41]_i_41_n_0\,
      S(2) => \pipe_data_in[41]_i_42_n_0\,
      S(1) => \pipe_data_in[41]_i_43_n_0\,
      S(0) => \pipe_data_in[41]_i_44_n_0\
    );
\pipe_data_in_reg[41]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \pipe_data_in_reg[41]_i_9_n_0\,
      CO(3) => \pipe_data_in_reg[41]_i_3_n_0\,
      CO(2 downto 0) => \NLW_pipe_data_in_reg[41]_i_3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(27 downto 24),
      O(3 downto 0) => \NLW_pipe_data_in_reg[41]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \pipe_data_in[41]_i_11_n_0\,
      S(2) => \pipe_data_in[41]_i_12_n_0\,
      S(1) => \pipe_data_in[41]_i_13_n_0\,
      S(0) => \pipe_data_in[41]_i_14_n_0\
    );
\pipe_data_in_reg[41]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \pipe_data_in_reg[41]_i_40_n_0\,
      CO(3) => \pipe_data_in_reg[41]_i_30_n_0\,
      CO(2 downto 0) => \NLW_pipe_data_in_reg[41]_i_30_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(17 downto 14),
      S(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(9 downto 6)
    );
\pipe_data_in_reg[41]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \pipe_data_in_reg[41]_i_49_n_0\,
      CO(3) => \pipe_data_in_reg[41]_i_39_n_0\,
      CO(2 downto 0) => \NLW_pipe_data_in_reg[41]_i_39_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(11 downto 8),
      O(3 downto 0) => \NLW_pipe_data_in_reg[41]_i_39_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(11 downto 8)
    );
\pipe_data_in_reg[41]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \pipe_data_in_reg[41]_i_5_n_0\,
      CO(3 downto 1) => \NLW_pipe_data_in_reg[41]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(30),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_pipe_data_in_reg[41]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\pipe_data_in_reg[41]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \pipe_data_in_reg[41]_i_50_n_0\,
      CO(3) => \pipe_data_in_reg[41]_i_40_n_0\,
      CO(2 downto 0) => \NLW_pipe_data_in_reg[41]_i_40_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(5 downto 2),
      O(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(13 downto 10),
      S(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(5 downto 2)
    );
\pipe_data_in_reg[41]_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pipe_data_in_reg[41]_i_49_n_0\,
      CO(2 downto 0) => \NLW_pipe_data_in_reg[41]_i_49_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 2) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(7 downto 6),
      DI(1) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg_n_0_[5]\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_pipe_data_in_reg[41]_i_49_O_UNCONNECTED\(3 downto 0),
      S(3) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(7),
      S(2) => \pipe_data_in[41]_i_61_n_0\,
      S(1) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg_n_0_[5]\,
      S(0) => '0'
    );
\pipe_data_in_reg[41]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \pipe_data_in_reg[41]_i_10_n_0\,
      CO(3) => \pipe_data_in_reg[41]_i_5_n_0\,
      CO(2 downto 0) => \NLW_pipe_data_in_reg[41]_i_5_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(29 downto 26),
      S(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(21 downto 18)
    );
\pipe_data_in_reg[41]_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pipe_data_in_reg[41]_i_50_n_0\,
      CO(2 downto 0) => \NLW_pipe_data_in_reg[41]_i_50_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 2) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(1 downto 0),
      DI(1) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg_n_0_[7]\,
      DI(0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg_n_0_[6]\,
      O(3 downto 1) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(9 downto 7),
      O(0) => \NLW_pipe_data_in_reg[41]_i_50_O_UNCONNECTED\(0),
      S(3) => \pipe_data_in[41]_i_63_n_0\,
      S(2) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(0),
      S(1) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg_n_0_[7]\,
      S(0) => \pipe_data_in[41]_i_66_n_0\
    );
\pipe_data_in_reg[41]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \pipe_data_in_reg[41]_i_19_n_0\,
      CO(3) => \pipe_data_in_reg[41]_i_9_n_0\,
      CO(2 downto 0) => \NLW_pipe_data_in_reg[41]_i_9_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/dummy\(23 downto 20),
      O(3 downto 0) => \NLW_pipe_data_in_reg[41]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \pipe_data_in[41]_i_21_n_0\,
      S(2) => \pipe_data_in[41]_i_22_n_0\,
      S(1) => \pipe_data_in[41]_i_23_n_0\,
      S(0) => \pipe_data_in[41]_i_24_n_0\
    );
po_adj_done_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => po_adj_done_r_i_2_n_0,
      I1 => po_adj_done_r_i_3_n_0,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_setup_r\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_ns\
    );
po_adj_done_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040040"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/new_command\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r\(3),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r\(0),
      O => po_adj_done_r_i_2_n_0
    );
po_adj_done_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF9998"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r\(3),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r\(2),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/po_en_r_reg_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_su_rdy_r_reg_n_0\,
      O => po_adj_done_r_i_3_n_0
    );
po_cnt_dec_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAA0000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_cnt_dec\,
      I1 => \po_rdval_cnt[8]_i_5_n_0\,
      I2 => po_cnt_dec_i_2_n_0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_0_in2_in\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I5 => po_cnt_dec_i_3_n_0,
      O => po_cnt_dec_i_1_n_0
    );
po_cnt_dec_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer\(3),
      O => po_cnt_dec_i_2_n_0
    );
po_cnt_dec_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \po_rdval_cnt[8]_i_4_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[2]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[4]\,
      O => po_cnt_dec_i_3_n_0
    );
po_coarse_enable_w_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_skew_delay_en\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_po_delay_done\,
      O => po_coarse_enable_w_i_1_n_0
    );
\po_coarse_enable_w_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_coarse_skew_delay_en\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_delay_done\,
      O => \po_coarse_enable_w_i_1__0_n_0\
    );
\po_coarse_enable_w_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_skew_delay_en\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_po_delay_done\,
      O => \po_coarse_enable_w_i_1__1_n_0\
    );
\po_coarse_enable_w_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_coarse_skew_delay_en\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_po_delay_done\,
      O => \po_coarse_enable_w_i_1__2_n_0\
    );
po_coarse_inc_w_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_po_delay_done\,
      O => po_coarse_inc_w_i_1_n_0
    );
\po_coarse_inc_w_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_po_delay_done\,
      O => \po_coarse_inc_w_i_1__0_n_0\
    );
\po_coarse_inc_w_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_delay_done\,
      O => \po_coarse_inc_w_i_1__1_n_0\
    );
\po_coarse_inc_w_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_po_delay_done\,
      O => \po_coarse_inc_w_i_1__2_n_0\
    );
po_coarse_skew_delay_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \coarse_delay_cnt[2]_i_2_n_0\,
      I1 => po_coarse_skew_delay_en_i_2_n_0,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(3),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0\,
      O => po_coarse_skew_delay_en_i_1_n_0
    );
\po_coarse_skew_delay_en_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \coarse_delay_cnt[2]_i_2__2_n_0\,
      I1 => \po_coarse_skew_delay_en_i_2__0_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(3),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0\,
      O => \po_coarse_skew_delay_en_i_1__0_n_0\
    );
\po_coarse_skew_delay_en_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \coarse_delay_cnt[2]_i_2__3_n_0\,
      I1 => \po_coarse_skew_delay_en_i_2__1_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg__0\(3),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0\,
      O => \po_coarse_skew_delay_en_i_1__1_n_0\
    );
\po_coarse_skew_delay_en_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \coarse_delay_cnt[2]_i_2__4_n_0\,
      I1 => \po_coarse_skew_delay_en_i_2__2_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(3),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0\,
      O => \po_coarse_skew_delay_en_i_1__2_n_0\
    );
po_coarse_skew_delay_en_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\(2),
      O => po_coarse_skew_delay_en_i_2_n_0
    );
\po_coarse_skew_delay_en_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(2),
      O => \po_coarse_skew_delay_en_i_2__0_n_0\
    );
\po_coarse_skew_delay_en_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt\(2),
      O => \po_coarse_skew_delay_en_i_2__1_n_0\
    );
\po_coarse_skew_delay_en_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(2),
      O => \po_coarse_skew_delay_en_i_2__2_n_0\
    );
\po_counter_read_val[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_po_counter_read_val\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_counter_read_val\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      O => \po_counter_read_val[0]_i_1_n_0\
    );
\po_counter_read_val[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_po_counter_read_val\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_po_counter_read_val\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      O => \po_counter_read_val[0]_i_1__0_n_0\
    );
\po_counter_read_val[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_po_counter_read_val\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_counter_read_val\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      O => \po_counter_read_val[1]_i_1_n_0\
    );
\po_counter_read_val[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_po_counter_read_val\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_po_counter_read_val\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      O => \po_counter_read_val[1]_i_1__0_n_0\
    );
\po_counter_read_val[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_po_counter_read_val\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_counter_read_val\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      O => \po_counter_read_val[2]_i_1_n_0\
    );
\po_counter_read_val[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_po_counter_read_val\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_po_counter_read_val\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      O => \po_counter_read_val[2]_i_1__0_n_0\
    );
\po_counter_read_val[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_po_counter_read_val\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_counter_read_val\(3),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      O => \po_counter_read_val[3]_i_1_n_0\
    );
\po_counter_read_val[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_po_counter_read_val\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_po_counter_read_val\(3),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      O => \po_counter_read_val[3]_i_1__0_n_0\
    );
\po_counter_read_val[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_po_counter_read_val\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_counter_read_val\(4),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      O => \po_counter_read_val[4]_i_1_n_0\
    );
\po_counter_read_val[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_po_counter_read_val\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_po_counter_read_val\(4),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      O => \po_counter_read_val[4]_i_1__0_n_0\
    );
\po_counter_read_val[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_po_counter_read_val\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_counter_read_val\(5),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      O => \po_counter_read_val[5]_i_1_n_0\
    );
\po_counter_read_val[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_po_counter_read_val\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_po_counter_read_val\(5),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      O => \po_counter_read_val[5]_i_1__0_n_0\
    );
\po_counter_read_val[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_po_counter_read_val\(6),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_counter_read_val\(6),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      O => \po_counter_read_val[6]_i_1_n_0\
    );
\po_counter_read_val[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_po_counter_read_val\(6),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_po_counter_read_val\(6),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      O => \po_counter_read_val[6]_i_1__0_n_0\
    );
\po_counter_read_val[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_po_counter_read_val\(7),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_counter_read_val\(7),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      O => \po_counter_read_val[7]_i_1_n_0\
    );
\po_counter_read_val[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_po_counter_read_val\(7),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_po_counter_read_val\(7),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      O => \po_counter_read_val[7]_i_1__0_n_0\
    );
\po_counter_read_val[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_po_counter_read_val\(8),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_counter_read_val\(8),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      O => \po_counter_read_val[8]_i_1_n_0\
    );
\po_counter_read_val[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_po_counter_read_val\(8),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_po_counter_read_val\(8),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      O => \po_counter_read_val[8]_i_1__0_n_0\
    );
po_dec_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => po_dec_done_i_2_n_0,
      I1 => po_dec_done_i_3_n_0,
      I2 => \po_rdval_cnt[8]_i_4_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      O => po_dec_done_i_1_n_0
    );
po_dec_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[4]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_0_in2_in\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[0]\,
      O => po_dec_done_i_2_n_0
    );
po_dec_done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_cnt_dec\,
      O => po_dec_done_i_3_n_0
    );
po_delay_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I4 => po_delay_done_i_2_n_0,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_delay_done0\
    );
\po_delay_done_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I4 => \po_delay_done_i_2__0_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_delay_done0\
    );
\po_delay_done_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I4 => \po_delay_done_i_2__1_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_delay_done0\
    );
\po_delay_done_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I4 => po_fine_skew_delay_en_i_2_n_0,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_delay_done0\
    );
\po_delay_done_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I4 => \po_fine_skew_delay_en_i_2__0_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_delay_done0\
    );
\po_delay_done_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I4 => \po_fine_skew_delay_en_i_2__1_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_delay_done0\
    );
po_delay_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(3),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(5),
      O => po_delay_done_i_2_n_0
    );
\po_delay_done_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(3),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(5),
      O => \po_delay_done_i_2__0_n_0\
    );
\po_delay_done_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(3),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(5),
      O => \po_delay_done_i_2__1_n_0\
    );
po_en_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFE2E200FF0000"
    )
        port map (
      I0 => po_en_r_i_2_n_0,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      I2 => po_en_r_i_3_n_0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_aligned_r_reg_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/inc_ns1\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      O => po_en_r_i_1_n_0
    );
po_en_r_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"559A"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg_n_0_[3]\,
      I1 => mmcm_edge_detect_rdy_r_i_10_n_0,
      I2 => \klane_stg3_left_r[3]_i_1_n_0\,
      I3 => po_en_r_i_16_n_0,
      O => po_en_r_i_10_n_0
    );
po_en_r_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A99"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg_n_0_[4]\,
      I1 => mmcm_edge_detect_rdy_r_i_14_n_0,
      I2 => mmcm_edge_detect_rdy_r_i_10_n_0,
      I3 => \klane_stg3_left_r[4]_i_1_n_0\,
      O => po_en_r_i_11_n_0
    );
po_en_r_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"559A"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg_n_0_[5]\,
      I1 => mmcm_edge_detect_rdy_r_i_10_n_0,
      I2 => \klane_stg3_left_r[5]_i_2_n_0\,
      I3 => mmcm_edge_detect_rdy_r_i_12_n_0,
      O => po_en_r_i_12_n_0
    );
po_en_r_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"559A"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg_n_0_[0]\,
      I1 => mmcm_edge_detect_rdy_r_i_10_n_0,
      I2 => \klane_stg3_left_r[0]_i_1_n_0\,
      I3 => po_en_r_i_17_n_0,
      O => po_en_r_i_13_n_0
    );
po_en_r_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"559A"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg_n_0_[2]\,
      I1 => mmcm_edge_detect_rdy_r_i_10_n_0,
      I2 => \klane_stg3_left_r[2]_i_1_n_0\,
      I3 => mmcm_edge_detect_rdy_r_i_9_n_0,
      O => po_en_r_i_14_n_0
    );
po_en_r_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"559A"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg_n_0_[1]\,
      I1 => mmcm_edge_detect_rdy_r_i_10_n_0,
      I2 => \klane_stg3_left_r[1]_i_1_n_0\,
      I3 => po_en_r_i_18_n_0,
      O => po_en_r_i_15_n_0
    );
po_en_r_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38BBBBBB08888888"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg_n_0_[3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_byte_sel_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/stg3_r_reg_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg_n_0_[3]\,
      O => po_en_r_i_16_n_0
    );
po_en_r_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3088B8B8B8B8B8B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_byte_sel_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/stg3_r_reg_n_0\,
      O => po_en_r_i_17_n_0
    );
po_en_r_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3088B8B8B8B8B8B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_byte_sel_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/stg3_r_reg_n_0\,
      O => po_en_r_i_18_n_0
    );
po_en_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => po_en_r_i_5_n_0,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      I2 => po_en_r_i_6_n_0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      I4 => po_en_r_i_7_n_0,
      O => po_en_r_i_2_n_0
    );
po_en_r_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => po_en_r_i_8_n_0,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      O => po_en_r_i_3_n_0
    );
po_en_r_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/done_r_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/mmcm_edge_detect_rdy_r_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/inc_ns1\
    );
po_en_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E0AAE0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_su_rdy_r_reg_n_0\,
      I2 => \FSM_sequential_sm_r[3]_i_6_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      I4 => \eye_sz_cnt_r[7]_i_10_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      O => po_en_r_i_5_n_0
    );
po_en_r_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_byte_sel_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/byte_sel_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_su_rdy_r_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      O => po_en_r_i_6_n_0
    );
po_en_r_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20FF200020002000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/inc_ns0\,
      I1 => po_en_r_i_9_n_0,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/ktap_at_left_edge_r_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_su_rdy_r_reg_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/poc_backup_r\,
      O => po_en_r_i_7_n_0
    );
po_en_r_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFC333374000000"
    )
        port map (
      I0 => ktap_at_right_edge_r_i_5_n_0,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      I2 => \wrcal_byte_sel_r[0]_i_4_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_su_rdy_r_reg_n_0\,
      O => po_en_r_i_8_n_0
    );
po_en_r_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => po_en_r_i_10_n_0,
      I1 => po_en_r_i_11_n_0,
      I2 => po_en_r_i_12_n_0,
      I3 => po_en_r_i_13_n_0,
      I4 => po_en_r_i_14_n_0,
      I5 => po_en_r_i_15_n_0,
      O => po_en_r_i_9_n_0
    );
po_fine_enable_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I2 => init_calib_complete_i,
      I3 => \sm_cntr_r[4]_i_4_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_cnt_dec\,
      O => po_fine_enable_i_1_n_0
    );
po_fine_enable_w_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_po_fine_enable\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_po_delay_done\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_fine_skew_delay_en\,
      O => po_fine_enable_w_i_1_n_0
    );
\po_fine_enable_w_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_po_fine_enable\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_po_delay_done\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_skew_delay_en\,
      O => \po_fine_enable_w_i_1__0_n_0\
    );
\po_fine_enable_w_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_fine_enable\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_delay_done\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_fine_skew_delay_en\,
      O => \po_fine_enable_w_i_1__1_n_0\
    );
\po_fine_enable_w_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_po_fine_enable\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_po_delay_done\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_skew_delay_en\,
      O => \po_fine_enable_w_i_1__2_n_0\
    );
po_fine_skew_delay_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(3),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I5 => po_delay_done_i_2_n_0,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_fine_skew_delay_en0\
    );
\po_fine_skew_delay_en_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(3),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I5 => po_fine_skew_delay_en_i_2_n_0,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_skew_delay_en0\
    );
\po_fine_skew_delay_en_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg__0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg__0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg__0\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg__0\(3),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I5 => \po_fine_skew_delay_en_i_2__0_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_fine_skew_delay_en0\
    );
\po_fine_skew_delay_en_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(3),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I5 => \po_fine_skew_delay_en_i_2__1_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_skew_delay_en0\
    );
po_fine_skew_delay_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(3),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(5),
      O => po_fine_skew_delay_en_i_2_n_0
    );
\po_fine_skew_delay_en_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg__0\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg__0\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg__0\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg__0\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg__0\(3),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg__0\(5),
      O => \po_fine_skew_delay_en_i_2__0_n_0\
    );
\po_fine_skew_delay_en_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(3),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(5),
      O => \po_fine_skew_delay_en_i_2__1_n_0\
    );
\po_gap_enforcer[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3332"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer\(2),
      O => \po_gap_enforcer[0]_i_1_n_0\
    );
\po_gap_enforcer[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C3C2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer\(2),
      O => \po_gap_enforcer[1]_i_1_n_0\
    );
\po_gap_enforcer[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC02"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer\(2),
      O => \po_gap_enforcer[2]_i_1_n_0\
    );
\po_gap_enforcer[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_cnt_dec\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer0\
    );
\po_gap_enforcer[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer\(2),
      O => \po_gap_enforcer[3]_i_2_n_0\
    );
\po_rdval_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FBFB08"
    )
        port map (
      I0 => \klane_stg3_left_r[0]_i_1_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_1_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_0_in2_in\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[0]\,
      I4 => \po_rdval_cnt[8]_i_5_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_1_in__0\(0)
    );
\po_rdval_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F22FD0D0D00D"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_1_in\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_0_in2_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[1]\,
      I3 => \po_rdval_cnt[8]_i_4_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[0]\,
      I5 => \klane_stg3_left_r[1]_i_1_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_1_in__0\(1)
    );
\po_rdval_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8FF0808080F"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[2]\,
      I1 => \po_rdval_cnt[2]_i_2_n_0\,
      I2 => \po_rdval_cnt[8]_i_6_n_0\,
      I3 => \po_rdval_cnt[8]_i_4_n_0\,
      I4 => \po_rdval_cnt[3]_i_3_n_0\,
      I5 => \klane_stg3_left_r[2]_i_1_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_1_in__0\(2)
    );
\po_rdval_cnt[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[0]\,
      I2 => \po_rdval_cnt[8]_i_4_n_0\,
      O => \po_rdval_cnt[2]_i_2_n_0\
    );
\po_rdval_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDCCCCF33100003"
    )
        port map (
      I0 => \po_rdval_cnt[3]_i_2_n_0\,
      I1 => \po_rdval_cnt[8]_i_6_n_0\,
      I2 => \po_rdval_cnt[8]_i_4_n_0\,
      I3 => \po_rdval_cnt[3]_i_3_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[3]\,
      I5 => \klane_stg3_left_r[3]_i_1_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_1_in__0\(3)
    );
\po_rdval_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[4]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[0]\,
      O => \po_rdval_cnt[3]_i_2_n_0\
    );
\po_rdval_cnt[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[1]\,
      O => \po_rdval_cnt[3]_i_3_n_0\
    );
\po_rdval_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFCACAC0C0C0CF"
    )
        port map (
      I0 => \po_rdval_cnt[4]_i_2_n_0\,
      I1 => \klane_stg3_left_r[4]_i_1_n_0\,
      I2 => \po_rdval_cnt[8]_i_6_n_0\,
      I3 => \po_rdval_cnt[8]_i_4_n_0\,
      I4 => \po_rdval_cnt[4]_i_3_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[4]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_1_in__0\(4)
    );
\po_rdval_cnt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \po_rdval_cnt[8]_i_4_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[0]\,
      O => \po_rdval_cnt[4]_i_2_n_0\
    );
\po_rdval_cnt[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[2]\,
      O => \po_rdval_cnt[4]_i_3_n_0\
    );
\po_rdval_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C300AAAAC300C300"
    )
        port map (
      I0 => \klane_stg3_left_r[5]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[5]\,
      I2 => \po_rdval_cnt[8]_i_3_n_0\,
      I3 => \po_rdval_cnt[8]_i_5_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_0_in2_in\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_1_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_1_in__0\(5)
    );
\po_rdval_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEBAAAA"
    )
        port map (
      I0 => \po_rdval_cnt[6]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[6]\,
      I2 => \po_rdval_cnt[8]_i_3_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[5]\,
      I4 => \po_rdval_cnt[7]_i_3_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_1_in__0\(6)
    );
\po_rdval_cnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000541000000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/po_counter_read_val_w[0]\(6),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg_n_0_[6]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_0_in2_in\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_1_in\,
      O => \po_rdval_cnt[6]_i_2_n_0\
    );
\po_rdval_cnt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEBAAAAAAAA"
    )
        port map (
      I0 => \po_rdval_cnt[7]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[7]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[6]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[5]\,
      I4 => \po_rdval_cnt[8]_i_3_n_0\,
      I5 => \po_rdval_cnt[7]_i_3_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_1_in__0\(7)
    );
\po_rdval_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000541000000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/po_counter_read_val_w[0]\(7),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg_n_0_[7]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_0_in2_in\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_1_in\,
      O => \po_rdval_cnt[7]_i_2_n_0\
    );
\po_rdval_cnt[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \po_rdval_cnt[8]_i_5_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_0_in2_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_1_in\,
      O => \po_rdval_cnt[7]_i_3_n_0\
    );
\po_rdval_cnt[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \po_rdval_cnt[8]_i_3_n_0\,
      I1 => \po_rdval_cnt[8]_i_4_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_cnt_dec\,
      I3 => \po_rdval_cnt[8]_i_5_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_1_in\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_0_in2_in\,
      O => \po_rdval_cnt[8]_i_1_n_0\
    );
\po_rdval_cnt[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000088A0"
    )
        port map (
      I0 => \po_rdval_cnt[8]_i_6_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg_n_0_[8]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/po_counter_read_val_w[0]\(8),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[4]\,
      I5 => \po_rdval_cnt[8]_i_7_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_1_in__0\(8)
    );
\po_rdval_cnt[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[3]\,
      O => \po_rdval_cnt[8]_i_3_n_0\
    );
\po_rdval_cnt[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[8]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[6]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[5]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[7]\,
      O => \po_rdval_cnt[8]_i_4_n_0\
    );
\po_rdval_cnt[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000FFFFFFFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[2]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[3]\,
      I5 => \po_rdval_cnt[8]_i_4_n_0\,
      O => \po_rdval_cnt[8]_i_5_n_0\
    );
\po_rdval_cnt[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_1_in\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_0_in2_in\,
      O => \po_rdval_cnt[8]_i_6_n_0\
    );
\po_rdval_cnt[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \po_rdval_cnt[7]_i_3_n_0\,
      I1 => \po_rdval_cnt[8]_i_3_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[6]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[5]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[7]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[8]\,
      O => \po_rdval_cnt[8]_i_7_n_0\
    );
po_sel_fine_oclk_delay_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_sel_fine_oclk_delay_reg_n_0\,
      I1 => \sm_cntr_r[4]_i_4_n_0\,
      I2 => init_calib_complete_i,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      O => po_sel_fine_oclk_delay_i_1_n_0
    );
po_setup_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_setup_r\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/new_command\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_su_rdy_r_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/po_en_r_reg_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      O => po_setup_r_i_1_n_0
    );
po_su_rdy_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => po_adj_done_r_i_2_n_0,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_setup_r\,
      I2 => po_adj_done_r_i_3_n_0,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_su_rdy_ns\
    );
\po_wait_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBAFFFFFFFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/new_command\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r\(3),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r\(2),
      I5 => \po_wait_r[1]_i_2_n_0\,
      O => \po_wait_r[0]_i_1_n_0\
    );
\po_wait_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBBBBBBBFFFB"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/new_command\,
      I1 => \po_wait_r[1]_i_2_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r\(3),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r\(0),
      O => \po_wait_r[1]_i_1_n_0\
    );
\po_wait_r[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_su_rdy_r_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/po_en_r_reg_n_0\,
      O => \po_wait_r[1]_i_2_n_0\
    );
\po_wait_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE00FE00"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_su_rdy_r_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/po_en_r_reg_n_0\,
      I2 => \po_wait_r[2]_i_2_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/new_command\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_ns\(2)
    );
\po_wait_r[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r\(0),
      O => \po_wait_r[2]_i_2_n_0\
    );
\po_wait_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE00FE00"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_su_rdy_r_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/po_en_r_reg_n_0\,
      I2 => \po_wait_r[3]_i_2_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/new_command\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_ns\(3)
    );
\po_wait_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r\(2),
      O => \po_wait_r[3]_i_2_n_0\
    );
\po_wait_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4554555555554554"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_adj_done_r_reg_n_0\,
      I1 => \po_wait_r[3]_i_4_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/current_command\(3),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/byte_sel_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/wrcal_stg3\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/stg3_r_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/new_command\
    );
\po_wait_r[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_byte_sel_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/inc_r_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/inc_r_reg_n_0\,
      O => \po_wait_r[3]_i_4_n_0\
    );
\poc_backup_ns0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFFF4000"
    )
        port map (
      I0 => poc_backup_ns0_carry_i_11_n_0,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[5]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[6]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[7]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[8]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/prev_r\(8),
      O => \poc_backup_ns0_carry__0_i_1_n_0\
    );
poc_backup_ns0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1171"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/prev_r\(7),
      I1 => poc_backup_ns0_carry_i_9_n_0,
      I2 => poc_backup_ns0_carry_i_10_n_0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/prev_r\(6),
      O => poc_backup_ns0_carry_i_1_n_0
    );
poc_backup_ns0_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA56AAAA56565656"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[6]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[7]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[8]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[4]\,
      I4 => diffs_eq_carry_i_4_n_0,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[5]\,
      O => poc_backup_ns0_carry_i_10_n_0
    );
poc_backup_ns0_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[4]\,
      O => poc_backup_ns0_carry_i_11_n_0
    );
poc_backup_ns0_carry_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[7]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[8]\,
      O => poc_backup_ns0_carry_i_12_n_0
    );
poc_backup_ns0_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00070000FFF0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[5]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[6]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[8]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[7]\,
      I4 => diffs_eq_carry_i_4_n_0,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[4]\,
      O => poc_backup_ns0_carry_i_13_n_0
    );
poc_backup_ns0_carry_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[0]\,
      O => poc_backup_ns0_carry_i_14_n_0
    );
poc_backup_ns0_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01111111"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[8]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[7]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[5]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[4]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[6]\,
      O => poc_backup_ns0_carry_i_15_n_0
    );
poc_backup_ns0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51045104F75D5104"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/prev_r\(5),
      I1 => poc_backup_ns0_carry_i_11_n_0,
      I2 => poc_backup_ns0_carry_i_12_n_0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[5]\,
      I4 => poc_backup_ns0_carry_i_13_n_0,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/prev_r\(4),
      O => poc_backup_ns0_carry_i_2_n_0
    );
poc_backup_ns0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55010054F515507C"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/prev_r\(3),
      I1 => poc_backup_ns0_carry_i_14_n_0,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[2]\,
      I3 => poc_backup_ns0_carry_i_15_n_0,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[3]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/prev_r\(2),
      O => poc_backup_ns0_carry_i_3_n_0
    );
poc_backup_ns0_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5104D54C"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/prev_r\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[0]\,
      I2 => poc_backup_ns0_carry_i_15_n_0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/prev_r\(0),
      O => poc_backup_ns0_carry_i_4_n_0
    );
poc_backup_ns0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => poc_backup_ns0_carry_i_9_n_0,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/prev_r\(7),
      I2 => poc_backup_ns0_carry_i_10_n_0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/prev_r\(6),
      O => poc_backup_ns0_carry_i_5_n_0
    );
poc_backup_ns0_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A65000000009A65"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[5]\,
      I1 => poc_backup_ns0_carry_i_12_n_0,
      I2 => poc_backup_ns0_carry_i_11_n_0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/prev_r\(5),
      I4 => poc_backup_ns0_carry_i_13_n_0,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/prev_r\(4),
      O => poc_backup_ns0_carry_i_6_n_0
    );
poc_backup_ns0_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9006906009600909"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/prev_r\(3),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[2]\,
      I3 => poc_backup_ns0_carry_i_15_n_0,
      I4 => poc_backup_ns0_carry_i_14_n_0,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/prev_r\(2),
      O => poc_backup_ns0_carry_i_7_n_0
    );
poc_backup_ns0_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"960000A5"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[1]\,
      I1 => poc_backup_ns0_carry_i_15_n_0,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/prev_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/prev_r\(0),
      O => poc_backup_ns0_carry_i_8_n_0
    );
poc_backup_ns0_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3FFF3FD5D555D5"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[8]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[6]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[5]\,
      I3 => diffs_eq_carry_i_4_n_0,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[4]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[7]\,
      O => poc_backup_ns0_carry_i_9_n_0
    );
poc_backup_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA303030AA000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/poc_backup_r_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/poc_backup_ns\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/done_r_reg_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/mmcm_edge_detect_rdy_r_reg_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/poc_backup_r\,
      O => poc_backup_r_i_1_n_0
    );
\poc_backup_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => edge_aligned_r_i_2_n_0,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/ktap_at_right_edge_r_reg_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/ktap_at_left_edge_r_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/done_ns\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/poc_backup_ns0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/poc_backup_ns\
    );
poc_backup_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_su_rdy_r_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/poc_backup_ns\
    );
poc_sample_pd_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/inv_poc_sample_ns0_out\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_hi0_r\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/poc_sample_pd_ns\
    );
prefetch_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22023313"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/prefetch\,
      I1 => app_rd_valid0,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/cmd_rdy_reg_n_0\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/empty\,
      I4 => \user_burst_cnt[7]_i_2_n_0\,
      O => prefetch_i_1_n_0
    );
prev_match_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000D00000F0D"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[1]\,
      O => prev_match_r_i_2_n_0
    );
push_cmd_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAEA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/wdp_valid\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(0),
      I2 => push_cmd_r_i_2_n_0,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(2),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(3),
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(1),
      O => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/push_cmd\
    );
push_cmd_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/rd_rdy\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in\(45),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/run_traffic_r\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_cmd\(0),
      O => push_cmd_r_i_2_n_0
    );
\qcntr_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/p_0_in__1\(0)
    );
\qcntr_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(1),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/p_0_in__1\(1)
    );
\qcntr_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(2),
      O => \qcntr_r[2]_i_1_n_0\
    );
\qcntr_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(3),
      O => \qcntr_r[3]_i_1_n_0\
    );
\qcntr_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(2),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(4),
      O => \qcntr_r[4]_i_1_n_0\
    );
\qcntr_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(3),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(5),
      O => \qcntr_r[5]_i_1_n_0\
    );
\qcntr_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \qcntr_r[7]_i_3_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(5),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(6),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/p_0_in__1\(6)
    );
\qcntr_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB0000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(5),
      I1 => \qcntr_r[7]_i_3_n_0\,
      I2 => \gen_mmcm.mmcm_i_i_1_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(7),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(6),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_ns\
    );
\qcntr_r[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => \qcntr_r[7]_i_3_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(5),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(6),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(7),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/p_0_in__1\(7)
    );
\qcntr_r[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(2),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(4),
      O => \qcntr_r[7]_i_3_n_0\
    );
qdr_rd_cmd_o_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A2AA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/rdcmd_in_progress\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_en_r1_reg_n_0\,
      I2 => rdcmd_in_progress_i_2_n_0,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => qdr_rd_cmd_o_i_1_n_0
    );
\qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty0_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(0),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(1),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/my_empty0\
    );
\qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F300FF02"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/my_empty0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_of_full\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_data_wr_en\,
      O => \qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty[1]_i_1_n_0\
    );
\qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full0_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(0),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(1),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/my_full0\
    );
\qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(0),
      O => \qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[0]_i_1_n_0\
    );
\qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBF40404000"
    )
        port map (
      I0 => \coarse_delay_cnt[2]_i_2__2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(3),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(2),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(0),
      O => \qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[0]_i_1__0_n_0\
    );
\qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(1),
      O => \qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[1]_i_1_n_0\
    );
\qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA98AAAAAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(3),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I5 => \coarse_delay_cnt[2]_i_2__2_n_0\,
      O => \qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[1]_i_1__0_n_0\
    );
\qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF10"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(2),
      O => \qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[2]_i_1_n_0\
    );
\qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0E0F0F0F0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(3),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I5 => \coarse_delay_cnt[2]_i_2__2_n_0\,
      O => \qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[2]_i_1__0_n_0\
    );
\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\(0),
      O => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt[0]_i_1_n_0\
    );
\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\(1),
      O => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt[1]_i_1_n_0\
    );
\qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF10"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\(2),
      O => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt[2]_i_1_n_0\
    );
\qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty0_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(0),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(1),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/my_empty0\
    );
\qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F300FF02"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/my_empty0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_of_full\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_cmd_wr_en\,
      O => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty[1]_i_1_n_0\
    );
\qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full0_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(0),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(1),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/my_full0\
    );
\qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBF40404000"
    )
        port map (
      I0 => \coarse_delay_cnt[2]_i_2__3_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg__0\(3),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt\(2),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt\(0),
      O => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt[0]_i_1_n_0\
    );
\qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA98AAAAAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg__0\(3),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I5 => \coarse_delay_cnt[2]_i_2__3_n_0\,
      O => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt[1]_i_1_n_0\
    );
\qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0E0F0F0F0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg__0\(3),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I5 => \coarse_delay_cnt[2]_i_2__3_n_0\,
      O => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt[2]_i_1_n_0\
    );
\qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty0_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(0),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(1),
      O => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty0_inferred__0/i__n_0\
    );
\qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F300FF02"
    )
        port map (
      I0 => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty0_inferred__0/i__n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_of_full\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_cmd_wr_en\,
      O => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty[1]_i_1_n_0\
    );
\qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full0_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(0),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(1),
      O => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full0_inferred__0/i__n_0\
    );
\qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBF40404000"
    )
        port map (
      I0 => \coarse_delay_cnt[2]_i_2__4_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(3),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(2),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(0),
      O => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[0]_i_1_n_0\
    );
\qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA98AAAAAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(3),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I5 => \coarse_delay_cnt[2]_i_2__4_n_0\,
      O => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[1]_i_1_n_0\
    );
\qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0E0F0F0F0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(3),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I5 => \coarse_delay_cnt[2]_i_2__4_n_0\,
      O => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[2]_i_1_n_0\
    );
\rd_data_counts_asked[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[0]\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/p_1_out\(0)
    );
\rd_data_counts_asked[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[1]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[0]\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in__1\(1)
    );
\rd_data_counts_asked[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[2]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[0]\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[1]\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in__1\(2)
    );
\rd_data_counts_asked[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[3]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[2]\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[1]\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[0]\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in__1\(3)
    );
\rd_data_counts_asked[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[4]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[3]\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[0]\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[1]\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[2]\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in__1\(4)
    );
\rd_data_counts_asked[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[5]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[4]\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[2]\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[1]\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[0]\,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[3]\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in__1\(5)
    );
\rd_data_counts_asked[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_en_r1_reg_n_0\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_o_reg_n_0_[0]\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked0\
    );
\rd_data_counts_asked[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/p_0_in\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[5]\,
      I2 => \rd_data_counts_asked[6]_i_3_n_0\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in__1\(6)
    );
\rd_data_counts_asked[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[3]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[0]\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[1]\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[2]\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[4]\,
      O => \rd_data_counts_asked[6]_i_3_n_0\
    );
\rd_data_lane_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_1\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_1\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_1\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_1\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(0)
    );
\rd_data_lane_r[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(10)
    );
\rd_data_lane_r[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_3\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_3\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_3\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_3\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(11)
    );
\rd_data_lane_r[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_2\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_2\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_2\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_2\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(12)
    );
\rd_data_lane_r[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_1\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_1\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_1\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_1\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(13)
    );
\rd_data_lane_r[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(14)
    );
\rd_data_lane_r[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_3\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_3\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_3\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_3\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(15)
    );
\rd_data_lane_r[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_2\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_2\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_2\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_2\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(16)
    );
\rd_data_lane_r[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_5\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_5\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_5\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_5\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(17)
    );
\rd_data_lane_r[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_1\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_1\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_1\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_1\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(18)
    );
\rd_data_lane_r[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(19)
    );
\rd_data_lane_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(1)
    );
\rd_data_lane_r[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_3\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_3\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_3\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_3\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(20)
    );
\rd_data_lane_r[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_2\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_2\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_2\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_2\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(21)
    );
\rd_data_lane_r[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_1\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_1\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_1\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_1\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(22)
    );
\rd_data_lane_r[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(23)
    );
\rd_data_lane_r[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_3\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_3\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_3\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_3\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(24)
    );
\rd_data_lane_r[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_2\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_2\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_2\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_2\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(25)
    );
\rd_data_lane_r[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_5\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_5\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_5\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_5\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(26)
    );
\rd_data_lane_r[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_1\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_1\,
      O => \rd_data_lane_r[27]_i_1_n_0\
    );
\rd_data_lane_r[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_0\,
      O => \rd_data_lane_r[28]_i_1_n_0\
    );
\rd_data_lane_r[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_3\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_3\,
      O => \rd_data_lane_r[29]_i_1_n_0\
    );
\rd_data_lane_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_3\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_3\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_3\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_3\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(2)
    );
\rd_data_lane_r[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_2\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_2\,
      O => \rd_data_lane_r[30]_i_1_n_0\
    );
\rd_data_lane_r[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_1\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_1\,
      O => \rd_data_lane_r[31]_i_1_n_0\
    );
\rd_data_lane_r[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_0\,
      O => \rd_data_lane_r[32]_i_1_n_0\
    );
\rd_data_lane_r[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_3\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_3\,
      O => \rd_data_lane_r[33]_i_1_n_0\
    );
\rd_data_lane_r[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_2\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_2\,
      O => \rd_data_lane_r[34]_i_1_n_0\
    );
\rd_data_lane_r[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_5\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_5\,
      O => \rd_data_lane_r[35]_i_1_n_0\
    );
\rd_data_lane_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_2\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_2\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_2\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_2\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(3)
    );
\rd_data_lane_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_1\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_1\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_1\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_1\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(4)
    );
\rd_data_lane_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(5)
    );
\rd_data_lane_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_3\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_3\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_3\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_3\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(6)
    );
\rd_data_lane_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_2\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_2\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_2\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_2\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(7)
    );
\rd_data_lane_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_5\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_5\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_5\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_5\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(8)
    );
\rd_data_lane_r[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_1\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_1\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_1\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_1\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(9)
    );
\rd_data_received_counts[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[0]\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in__2\(0)
    );
\rd_data_received_counts[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[0]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[1]\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in__2\(1)
    );
\rd_data_received_counts[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[2]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[1]\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[0]\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in__2\(2)
    );
\rd_data_received_counts[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[3]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[0]\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[1]\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[2]\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in__2\(3)
    );
\rd_data_received_counts[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[4]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[2]\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[1]\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[0]\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[3]\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in__2\(4)
    );
\rd_data_received_counts[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[5]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[3]\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[0]\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[1]\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[2]\,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[4]\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in__2\(5)
    );
\rd_data_received_counts[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/p_1_in\,
      I1 => \rd_data_received_counts[6]_i_2_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[5]\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in__2\(6)
    );
\rd_data_received_counts[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[4]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[2]\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[1]\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[0]\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[3]\,
      O => \rd_data_received_counts[6]_i_2_n_0\
    );
rd_en_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/prefetch\,
      I1 => app_rd_valid0,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/cmd_rdy_reg_n_0\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/empty\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmd_start\
    );
\rd_ptr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_of_full\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(0),
      O => \rd_ptr[0]_i_1_n_0\
    );
\rd_ptr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/if_empty_2r\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(0),
      O => \rd_ptr[0]_i_1__0_n_0\
    );
\rd_ptr[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/if_empty_2r\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(0),
      O => \rd_ptr[0]_i_1__1_n_0\
    );
\rd_ptr[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_of_full\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(0),
      O => \rd_ptr[0]_i_1__2_n_0\
    );
\rd_ptr[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_of_full\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(0),
      O => \rd_ptr[0]_i_1__3_n_0\
    );
\rd_ptr[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_of_full\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(0),
      O => \rd_ptr[0]_i_1__4_n_0\
    );
\rd_ptr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(0),
      O => \rd_ptr[0]_i_1__5_n_0\
    );
\rd_ptr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD02"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_of_full\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(1),
      O => \rd_ptr[1]_i_1_n_0\
    );
\rd_ptr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD02"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/if_empty_2r\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1),
      O => \rd_ptr[1]_i_1__0_n_0\
    );
\rd_ptr[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD02"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/if_empty_2r\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1),
      O => \rd_ptr[1]_i_1__1_n_0\
    );
\rd_ptr[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD02"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_of_full\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(1),
      O => \rd_ptr[1]_i_1__2_n_0\
    );
\rd_ptr[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD02"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_of_full\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(1),
      O => \rd_ptr[1]_i_1__3_n_0\
    );
\rd_ptr[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD02"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_of_full\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(1),
      O => \rd_ptr[1]_i_1__4_n_0\
    );
\rd_ptr[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(0),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(1),
      O => \rd_ptr[1]_i_1__5_n_0\
    );
\rd_ptr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70008"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_of_full\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2),
      O => \rd_ptr[2]_i_1_n_0\
    );
\rd_ptr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70008"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_of_full\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2),
      O => \rd_ptr[2]_i_1__0_n_0\
    );
\rd_ptr[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70008"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_of_full\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2),
      O => \rd_ptr[2]_i_1__1_n_0\
    );
\rd_ptr[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70008"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_of_full\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2),
      O => \rd_ptr[2]_i_1__2_n_0\
    );
\rd_ptr[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(2),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(0),
      O => \rd_ptr[2]_i_1__3_n_0\
    );
\rd_ptr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(3),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(0),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(1),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(2),
      O => \rd_ptr[3]_i_1_n_0\
    );
\rd_ptr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_mdata_en\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/empty\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_strobe\
    );
\rd_ptr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(4),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(2),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(1),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(0),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(3),
      O => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in__0\(4)
    );
\rd_r_ptr_rep[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(0),
      O => \rd_r_ptr_rep[0]_i_1_n_0\
    );
\rd_r_ptr_rep[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/max_lat_done_r\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].inc_latency_reg_n_0_[0]\,
      O => \rd_r_ptr_rep[0]_i_1__0_n_0\
    );
\rd_r_ptr_rep[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(0),
      O => \rd_r_ptr_rep[0]_i_2_n_0\
    );
\rd_r_ptr_rep[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(1),
      O => \rd_r_ptr_rep[1]_i_1_n_0\
    );
\rd_r_ptr_rep[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(1),
      O => \rd_r_ptr_rep[1]_i_1__0_n_0\
    );
\rd_r_ptr_rep[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(2),
      O => \rd_r_ptr_rep[2]_i_1_n_0\
    );
\rd_r_ptr_rep[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(2),
      O => \rd_r_ptr_rep[2]_i_1__0_n_0\
    );
\rd_r_ptr_rep[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3),
      O => \rd_r_ptr_rep[3]_i_1_n_0\
    );
\rd_r_ptr_rep[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/max_lat_done_r\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].inc_latency_reg_n_0_[1]\,
      O => \rd_r_ptr_rep[3]_i_1__0_n_0\
    );
\rd_r_ptr_rep[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3),
      O => \rd_r_ptr_rep[3]_i_2_n_0\
    );
rdcmd_in_progress_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_cmd\(0),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/run_traffic_r\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in\(45),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/flow2cmd_rdy\,
      I4 => rdcmd_in_progress_i_2_n_0,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/rdcmd_in_progress\,
      O => rdcmd_in_progress_i_1_n_0
    );
rdcmd_in_progress_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[3]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[2]\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[1]\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[4]\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[5]\,
      I5 => rdcmd_in_progress_i_3_n_0,
      O => rdcmd_in_progress_i_2_n_0
    );
rdcmd_in_progress_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[9]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[10]\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[6]\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[7]\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[8]\,
      O => rdcmd_in_progress_i_3_n_0
    );
rdlvl_pi_en_stg2_f_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_ns\(1),
      I1 => \pi_wait_r[0]_i_1_n_0\,
      I2 => \pi_wait_r[2]_i_1_n_0\,
      I3 => \pi_wait_r[3]_i_1_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_pi_en_stg2_f_ns\
    );
rdlvl_pi_en_stg2_f_r_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04400770"
    )
        port map (
      I0 => \pi_step_r[5]_i_3_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I2 => \pi_wait_r[0]_i_3_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[1]\,
      I4 => \pi_wait_r[3]_i_7_n_0\,
      O => rdlvl_pi_en_stg2_f_r_i_3_n_0
    );
rdlvl_pi_en_stg2_f_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7007700770077000"
    )
        port map (
      I0 => \pi_wait_r[3]_i_6_n_0\,
      I1 => \pi_wait_r[3]_i_5_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[2]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[3]\,
      O => rdlvl_pi_en_stg2_f_r_i_4_n_0
    );
rdlvl_pi_en_stg2_f_r_reg_i_2: unisim.vcomponents.MUXF7
     port map (
      I0 => rdlvl_pi_en_stg2_f_r_i_3_n_0,
      I1 => rdlvl_pi_en_stg2_f_r_i_4_n_0,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_ns\(1),
      S => \pi_wait_r[3]_i_3_n_0\
    );
rdlvl_pi_stg2_f_incdec_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003BB3300038800"
    )
        port map (
      I0 => \pi_step_r[5]_i_3_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I2 => \samps_match_r[5]_i_4_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I5 => rdlvl_pi_stg2_f_incdec_r_i_3_n_0,
      O => rdlvl_pi_stg2_f_incdec_r_i_2_n_0
    );
rdlvl_pi_stg2_f_incdec_r_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8B8"
    )
        port map (
      I0 => \pi_step_r[5]_i_5_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/stg2_2_zero_r\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\(1),
      O => rdlvl_pi_stg2_f_incdec_r_i_3_n_0
    );
rdlvl_stg1_done_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg1\,
      I3 => rdlvl_stg1_done_r_i_2_n_0,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_stg1_done_ns\
    );
rdlvl_stg1_done_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r\(4),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r\(3),
      O => rdlvl_stg1_done_r_i_2_n_0
    );
rdlvl_stg1_start_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF20"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[0]\,
      I2 => rdlvl_stg1_start_r_i_2_n_0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rdlvl_stg1_start\,
      O => rdlvl_stg1_start_r_i_1_n_0
    );
rdlvl_stg1_start_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \init_wr_cmd_r[1]_i_5_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[14]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[5]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[4]\,
      O => rdlvl_stg1_start_r_i_2_n_0
    );
\rdlvl_work_lane_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE01000100"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_ns\(0)
    );
\rdlvl_work_lane_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rdlvl_stg1_start\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_stg1_start_r\,
      O => \rdlvl_work_lane_r[1]_i_1_n_0\
    );
\rdlvl_work_lane_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0100FFFE0000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\(0),
      O => \rdlvl_work_lane_r[1]_i_2_n_0\
    );
rdp_valid_o_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(1),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(3),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(2),
      I3 => push_cmd_r_i_2_n_0,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(0),
      O => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/rdp_valid\
    );
\right_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF1000BFFF1055"
    )
        port map (
      I0 => \right_r[5]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(0),
      I2 => \right_r[5]_i_4_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I5 => \right_r[5]_i_5_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_ns\(0)
    );
\right_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF4000EFFF4055"
    )
        port map (
      I0 => \right_r[5]_i_2_n_0\,
      I1 => \right_r[1]_i_2_n_0\,
      I2 => \right_r[5]_i_4_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I5 => \right_r[5]_i_5_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_ns\(1)
    );
\right_r[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(0),
      O => \right_r[1]_i_2_n_0\
    );
\right_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF4000EFFF4055"
    )
        port map (
      I0 => \right_r[5]_i_2_n_0\,
      I1 => \right_r[2]_i_2_n_0\,
      I2 => \right_r[5]_i_4_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I5 => \right_r[5]_i_5_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_ns\(2)
    );
\right_r[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(2),
      O => \right_r[2]_i_2_n_0\
    );
\right_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF4000EFFF4055"
    )
        port map (
      I0 => \right_r[5]_i_2_n_0\,
      I1 => \right_r[3]_i_2_n_0\,
      I2 => \right_r[5]_i_4_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I5 => \right_r[5]_i_5_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_ns\(3)
    );
\right_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(3),
      O => \right_r[3]_i_2_n_0\
    );
\right_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF4000EFFF4055"
    )
        port map (
      I0 => \right_r[5]_i_2_n_0\,
      I1 => \right_r[4]_i_2_n_0\,
      I2 => \right_r[5]_i_4_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[4]\,
      I5 => \right_r[5]_i_5_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_ns\(4)
    );
\right_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(3),
      O => \right_r[4]_i_2_n_0\
    );
\right_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF4000EFFF4055"
    )
        port map (
      I0 => \right_r[5]_i_2_n_0\,
      I1 => \right_r[5]_i_3_n_0\,
      I2 => \right_r[5]_i_4_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[5]\,
      I5 => \right_r[5]_i_5_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_ns\(5)
    );
\right_r[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      O => \right_r[5]_i_2_n_0\
    );
\right_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(4),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(3),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(2),
      O => \right_r[5]_i_3_n_0\
    );
\right_r[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_result_r\,
      O => \right_r[5]_i_4_n_0\
    );
\right_r[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\(0),
      O => \right_r[5]_i_5_n_0\
    );
\rise_lead_center_offset_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1555EAAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset_return3\(7),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset_return3\(6),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset_return3\(4),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset_return3\(5),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_0\(4),
      O => \rise_lead_center_offset_r[4]_i_2_n_0\
    );
\rise_lead_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/ktap_at_right_edge_r_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_polarity_r_reg_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I3 => \tap_r[6]_i_1_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_one_r_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/fall_trail_r0\
    );
\rise_lead_r[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_polarity_r_reg_n_0\,
      I1 => \gen_mmcm.mmcm_i_i_1_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_one_r_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/ktap_at_right_edge_r_reg_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/ktap_at_left_edge_r_reg_n_0\,
      O => \rise_lead_r[6]_i_1__0_n_0\
    );
\rise_trail_center_offset_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1555EAAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset0_return3\(7),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset0_return3\(6),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset0_return3\(4),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset0_return3\(5),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_0\(4),
      O => \rise_trail_center_offset_r[4]_i_2_n_0\
    );
\rise_trail_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge00_in\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge1\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge0\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge\(0)
    );
\rise_trail_r[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge00_in\(0)
    );
\rise_trail_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge00_in\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge1\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge0\(1),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge\(1)
    );
\rise_trail_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge00_in\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge1\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge0\(2),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge\(2)
    );
\rise_trail_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge00_in\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge1\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge0\(3),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge\(3)
    );
\rise_trail_r[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[3]\,
      O => \rise_trail_r[3]_i_3_n_0\
    );
\rise_trail_r[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[2]\,
      O => \rise_trail_r[3]_i_4_n_0\
    );
\rise_trail_r[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[1]\,
      O => \rise_trail_r[3]_i_5_n_0\
    );
\rise_trail_r[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[0]\,
      O => \rise_trail_r[3]_i_6_n_0\
    );
\rise_trail_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge00_in\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge1\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge0\(4),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge\(4)
    );
\rise_trail_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge00_in\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge1\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge0\(5),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge\(5)
    );
\rise_trail_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/ktap_at_right_edge_r_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/ktap_at_left_edge_r_reg_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I3 => \tap_r[6]_i_1_n_0\,
      I4 => \rise_trail_r[6]_i_3_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_polarity_r_reg_n_0\,
      O => \rise_trail_r[6]_i_1_n_0\
    );
\rise_trail_r[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/ktap_at_left_edge_r_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_zero_r_reg_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_polarity_r_reg_n_0\,
      I3 => \tap_r[6]_i_1_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      O => \rise_trail_r[6]_i_1__0_n_0\
    );
\rise_trail_r[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge00_in\(6),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge1\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge0\(6),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge\(6)
    );
\rise_trail_r[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2F7FFAAAAF7FF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_one_r_reg_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_polarity_r_reg_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_zero_r_reg_n_0\,
      O => \rise_trail_r[6]_i_3_n_0\
    );
\rise_trail_r[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[6]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[6]\,
      O => \rise_trail_r[6]_i_5_n_0\
    );
\rise_trail_r[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[5]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[5]\,
      O => \rise_trail_r[6]_i_6_n_0\
    );
\rise_trail_r[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[4]\,
      O => \rise_trail_r[6]_i_7_n_0\
    );
\rst_phaser_ref_sync_r[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_n_16\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/iodelay_ctrl_rdy\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sys_rst_o\,
      O => \rst_phaser_ref_sync_r[12]_i_1_n_0\
    );
\rst_ref_sync_r[0][14]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sys_rst_o\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/sys_rst_act_hi\
    );
rst_stg1_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_adj_done_r_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/rst_stg1_ns\
    );
\rstdiv2_sync_r[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sys_rst_o\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/iodelay_ctrl_rdy\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_n_16\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/ref_dll_lock_w_1\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/ref_dll_lock_w_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/ref_dll_lock_w_2\,
      O => \rstdiv2_sync_r[11]_i_1_n_0\
    );
run_end_r2_reg_srl3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8000000000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_zero_r_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_polarity_r_reg_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_one_r_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      O => run_end_r2_reg_srl3_i_1_n_0
    );
\run_ends_r[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_too_small_r3\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/mmcm_edge_detect_rdy_r_reg_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/reset_run_ends\
    );
run_polarity_held_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFFFF88000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_zero_r_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_polarity_r_reg_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_one_r_reg_n_0\,
      I3 => \tap_r[6]_i_1_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_polarity_held_r\,
      O => run_polarity_held_r_i_1_n_0
    );
run_polarity_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A20800AAAA0800"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_one_r_reg_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_polarity_r_reg_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_zero_r_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_polarity_ns2_out\
    );
\run_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000047FF3333"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_zero_r_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_polarity_r_reg_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_one_r_reg_n_0\,
      I3 => \tap_r[6]_i_1_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in__0\(0)
    );
\run_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \rise_trail_r[6]_i_3_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in__0\(1)
    );
\run_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \rise_trail_r[6]_i_3_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[2]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in__0\(2)
    );
\run_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \rise_trail_r[6]_i_3_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[2]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[3]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in__0\(3)
    );
\run_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \rise_trail_r[6]_i_3_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[2]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[4]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in__0\(4)
    );
\run_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAA00800000"
    )
        port map (
      I0 => \rise_trail_r[6]_i_3_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[3]\,
      I3 => \run_r[5]_i_2_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[4]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[5]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in__0\(5)
    );
\run_r[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[0]\,
      O => \run_r[5]_i_2_n_0\
    );
\run_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => \rise_trail_r[6]_i_3_n_0\,
      I1 => \run_r[6]_i_2_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[5]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[6]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in__0\(6)
    );
\run_r[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[4]\,
      O => \run_r[6]_i_2_n_0\
    );
run_too_small_r2_reg_srl2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_too_small_r_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_ends_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_ends_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_too_small_r10\
    );
run_too_small_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002020202020202"
    )
        port map (
      I0 => run_end_r2_reg_srl3_i_1_n_0,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[5]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[6]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[4]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[3]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[2]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_too_small_ns\
    );
run_traffic_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(3),
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(0),
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(1),
      O => run_traffic_i_1_n_0
    );
\samp_cnt_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8CCDDCCC8CC88"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I5 => \samp_cnt_r[0]_i_2_n_0\,
      O => \samp_cnt_r[0]_i_1_n_0\
    );
\samp_cnt_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFE0001000100"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[0]\,
      I1 => \samp_cnt_r[0]_i_3_n_0\,
      I2 => rdlvl_stg1_done_r_i_2_n_0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I4 => \right_r[5]_i_5_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[0]\,
      O => \samp_cnt_r[0]_i_2_n_0\
    );
\samp_cnt_r[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[3]\,
      O => \samp_cnt_r[0]_i_3_n_0\
    );
\samp_cnt_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8CCDDCCC8CC88"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I5 => \samp_cnt_r[1]_i_2_n_0\,
      O => \samp_cnt_r[1]_i_1_n_0\
    );
\samp_cnt_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFD0002000200"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[0]\,
      I1 => rdlvl_stg1_done_r_i_2_n_0,
      I2 => \samp_cnt_r[1]_i_3_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I4 => \right_r[5]_i_5_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[1]\,
      O => \samp_cnt_r[1]_i_2_n_0\
    );
\samp_cnt_r[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[1]\,
      O => \samp_cnt_r[1]_i_3_n_0\
    );
\samp_cnt_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8CCDDCCC8CC88"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I5 => \samp_cnt_r[2]_i_2_n_0\,
      O => \samp_cnt_r[2]_i_1_n_0\
    );
\samp_cnt_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFDF0020002000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[1]\,
      I1 => \samps_match_r[5]_i_4_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I4 => \right_r[5]_i_5_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[2]\,
      O => \samp_cnt_r[2]_i_2_n_0\
    );
\samp_cnt_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8CCDDCCC8CC88"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I5 => \samp_cnt_r[3]_i_2_n_0\,
      O => \samp_cnt_r[3]_i_1_n_0\
    );
\samp_cnt_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBF0040004000"
    )
        port map (
      I0 => \samp_cnt_r[3]_i_3_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I4 => \right_r[5]_i_5_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[3]\,
      O => \samp_cnt_r[3]_i_2_n_0\
    );
\samp_cnt_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[1]\,
      I4 => rdlvl_stg1_done_r_i_2_n_0,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[0]\,
      O => \samp_cnt_r[3]_i_3_n_0\
    );
\samp_cnt_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8CCDDCCC8CC88"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[4]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I5 => \samp_cnt_r[4]_i_2_n_0\,
      O => \samp_cnt_r[4]_i_1_n_0\
    );
\samp_cnt_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70807F8070807080"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[3]\,
      I1 => \samp_cnt_r[4]_i_3_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[4]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\(0),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\(1),
      O => \samp_cnt_r[4]_i_2_n_0\
    );
\samp_cnt_r[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[0]\,
      I3 => \samp_cnt_r[0]_i_3_n_0\,
      I4 => rdlvl_stg1_done_r_i_2_n_0,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[0]\,
      O => \samp_cnt_r[4]_i_3_n_0\
    );
\samp_cnt_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8CCDDCCC8CC88"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[5]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I5 => \samp_cnt_r[5]_i_3_n_0\,
      O => \samp_cnt_r[5]_i_1_n_0\
    );
\samp_cnt_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF1000FE001000"
    )
        port map (
      I0 => rdlvl_stg1_done_r_i_2_n_0,
      I1 => \samp_cnt_r[1]_i_3_n_0\,
      I2 => \samp_cnt_r[5]_i_4_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[5]\,
      I5 => \right_r[5]_i_5_n_0\,
      O => \samp_cnt_r[5]_i_3_n_0\
    );
\samp_cnt_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[5]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[3]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[4]\,
      O => \samp_cnt_r[5]_i_4_n_0\
    );
\samp_cntr_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[0]\,
      O => \samp_cntr_r[0]_i_1_n_0\
    );
\samp_cntr_r[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_ns0\(10),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      O => \samp_cntr_r[10]_i_1_n_0\
    );
\samp_cntr_r[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500000040"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/poc_sample_pd\,
      I2 => \samp_wait_r[7]_i_3_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(6),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(7),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      O => \samp_cntr_r[11]_i_1_n_0\
    );
\samp_cntr_r[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_ns0\(11),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      O => \samp_cntr_r[11]_i_2_n_0\
    );
\samp_cntr_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_ns0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      O => \samp_cntr_r[1]_i_1_n_0\
    );
\samp_cntr_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_ns0\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      O => \samp_cntr_r[2]_i_1_n_0\
    );
\samp_cntr_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_ns0\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      O => \samp_cntr_r[3]_i_1_n_0\
    );
\samp_cntr_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_ns0\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      O => \samp_cntr_r[4]_i_1_n_0\
    );
\samp_cntr_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_ns0\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      O => \samp_cntr_r[5]_i_1_n_0\
    );
\samp_cntr_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_ns0\(6),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      O => \samp_cntr_r[6]_i_1_n_0\
    );
\samp_cntr_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_ns0\(7),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      O => \samp_cntr_r[7]_i_1_n_0\
    );
\samp_cntr_r[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_ns0\(8),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      O => \samp_cntr_r[8]_i_1_n_0\
    );
\samp_cntr_r[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_ns0\(9),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      O => \samp_cntr_r[9]_i_1_n_0\
    );
samp_result_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => samp_result_r_i_2_n_0,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/prev_match_r_reg_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[5]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[4]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_result_ns\
    );
samp_result_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAAAAAAAAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[5]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[4]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[3]\,
      O => samp_result_r_i_2_n_0
    );
\samp_wait_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_1_in\(0)
    );
\samp_wait_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F88F"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_1_in\(1)
    );
\samp_wait_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8888F"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(2),
      O => \samp_wait_r[2]_i_1_n_0\
    );
\samp_wait_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF88888888F"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(0),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(3),
      O => \samp_wait_r[3]_i_1_n_0\
    );
\samp_wait_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAB"
    )
        port map (
      I0 => \samp_wait_r[4]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(3),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(2),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(4),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_1_in\(4)
    );
\samp_wait_r[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      O => \samp_wait_r[4]_i_2_n_0\
    );
\samp_wait_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FF8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[0]\,
      I2 => \samp_wait_r[5]_i_2_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(5),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_1_in\(5)
    );
\samp_wait_r[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(3),
      O => \samp_wait_r[5]_i_2_n_0\
    );
\samp_wait_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FF8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[0]\,
      I2 => \samp_wait_r[7]_i_3_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(6),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_1_in\(6)
    );
\samp_wait_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF8F"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[0]\,
      I2 => \samp_wait_r[7]_i_3_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(6),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(7),
      O => \samp_wait_r[7]_i_1_n_0\
    );
\samp_wait_r[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F88F8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[0]\,
      I2 => \samp_wait_r[7]_i_3_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(6),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(7),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_1_in\(7)
    );
\samp_wait_r[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(2),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(4),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(5),
      O => \samp_wait_r[7]_i_3_n_0\
    );
\samps_hi_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_ns0\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      O => \samps_hi_r[0]_i_1_n_0\
    );
\samps_hi_r[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_ns0\(10),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      O => \samps_hi_r[10]_i_1_n_0\
    );
\samps_hi_r[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_ns0\(11),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      O => \samps_hi_r[11]_i_1_n_0\
    );
\samps_hi_r[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_ns0\(12),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      O => \samps_hi_r[12]_i_1_n_0\
    );
\samps_hi_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_ns0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      O => \samps_hi_r[1]_i_1_n_0\
    );
\samps_hi_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_ns0\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      O => \samps_hi_r[2]_i_1_n_0\
    );
\samps_hi_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_ns0\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      O => \samps_hi_r[3]_i_1_n_0\
    );
\samps_hi_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_ns0\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      O => \samps_hi_r[4]_i_1_n_0\
    );
\samps_hi_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_ns0\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      O => \samps_hi_r[5]_i_1_n_0\
    );
\samps_hi_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_ns0\(6),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      O => \samps_hi_r[6]_i_1_n_0\
    );
\samps_hi_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_ns0\(7),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      O => \samps_hi_r[7]_i_1_n_0\
    );
\samps_hi_r[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_ns0\(8),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      O => \samps_hi_r[8]_i_1_n_0\
    );
\samps_hi_r[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_ns0\(9),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      O => \samps_hi_r[9]_i_1_n_0\
    );
\samps_lo_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[9]\,
      O => \samps_lo_carry__0_i_1_n_0\
    );
\samps_lo_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[8]\,
      O => \samps_lo_carry__0_i_2_n_0\
    );
\samps_lo_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[7]\,
      O => \samps_lo_carry__0_i_3_n_0\
    );
\samps_lo_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[6]\,
      O => \samps_lo_carry__0_i_4_n_0\
    );
\samps_lo_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[12]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[11]\,
      O => \samps_lo_carry__1_i_1_n_0\
    );
\samps_lo_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[10]\,
      O => \samps_lo_carry__1_i_3_n_0\
    );
samps_lo_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[1]\,
      O => samps_lo_carry_i_1_n_0
    );
samps_lo_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[5]\,
      O => samps_lo_carry_i_2_n_0
    );
samps_lo_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[4]\,
      O => samps_lo_carry_i_3_n_0
    );
samps_lo_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[3]\,
      O => samps_lo_carry_i_4_n_0
    );
samps_lo_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[2]\,
      O => samps_lo_carry_i_5_n_0
    );
\samps_match_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_r_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_r_reg_n_0_[0]\,
      O => \samps_match_r[0]_i_1_n_0\
    );
\samps_match_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_r_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[0]\,
      O => \samps_match_r[1]_i_1_n_0\
    );
\samps_match_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \samps_match_r[5]_i_5_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[2]\,
      O => \samps_match_r[2]_i_1_n_0\
    );
\samps_match_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[3]\,
      I1 => \samps_match_r[5]_i_5_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[2]\,
      O => \samps_match_r[3]_i_1_n_0\
    );
\samps_match_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[2]\,
      I2 => \samps_match_r[5]_i_5_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[3]\,
      O => \samps_match_r[4]_i_1_n_0\
    );
\samps_match_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000045"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I2 => \right_r[5]_i_5_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      O => \samps_match_r[5]_i_1_n_0\
    );
\samps_match_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000005010551"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I1 => \right_r[5]_i_5_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \samps_match_r[5]_i_4_n_0\,
      I5 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      O => \samps_match_r[5]_i_2_n_0\
    );
\samps_match_r[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[5]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[2]\,
      I2 => \samps_match_r[5]_i_5_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[4]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[3]\,
      O => \samps_match_r[5]_i_3_n_0\
    );
\samps_match_r[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rdlvl_stg1_done_r_i_2_n_0,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[0]\,
      O => \samps_match_r[5]_i_4_n_0\
    );
\samps_match_r[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_r_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_r_reg_n_0_[2]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[1]\,
      O => \samps_match_r[5]_i_5_n_0\
    );
\samps_one_r0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[12]\,
      O => \samps_one_r0_carry__0_i_1_n_0\
    );
\samps_one_r0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[10]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[11]\,
      O => \samps_one_r0_carry__0_i_2_n_0\
    );
\samps_one_r0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[9]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[8]\,
      O => \samps_one_r0_carry__0_i_3_n_0\
    );
samps_one_r0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[7]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[6]\,
      O => samps_one_r0_carry_i_1_n_0
    );
samps_one_r0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[2]\,
      O => samps_one_r0_carry_i_2_n_0
    );
samps_one_r0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[7]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[6]\,
      O => samps_one_r0_carry_i_3_n_0
    );
samps_one_r0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[5]\,
      O => samps_one_r0_carry_i_4_n_0
    );
samps_one_r0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[2]\,
      O => samps_one_r0_carry_i_5_n_0
    );
samps_one_r0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[0]\,
      O => samps_one_r0_carry_i_6_n_0
    );
\samps_zero_r0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_lo\(12),
      O => \samps_zero_r0_carry__0_i_1_n_0\
    );
\samps_zero_r0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_lo\(10),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_lo\(11),
      O => \samps_zero_r0_carry__0_i_2_n_0\
    );
\samps_zero_r0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_lo\(9),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_lo\(8),
      O => \samps_zero_r0_carry__0_i_3_n_0\
    );
samps_zero_r0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_lo\(7),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_lo\(6),
      O => samps_zero_r0_carry_i_1_n_0
    );
samps_zero_r0_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_lo\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[1]\,
      O => samps_zero_r0_carry_i_2_n_0
    );
samps_zero_r0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_lo\(7),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_lo\(6),
      O => samps_zero_r0_carry_i_3_n_0
    );
samps_zero_r0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_lo\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_lo\(5),
      O => samps_zero_r0_carry_i_4_n_0
    );
samps_zero_r0_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_lo\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[1]\,
      O => samps_zero_r0_carry_i_5_n_0
    );
samps_zero_r0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[0]\,
      O => samps_zero_r0_carry_i_6_n_0
    );
\seq_addr_gen.addr_counts[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \seq_addr_gen.addr_counts_next_r_reg[12]_i_1_n_6\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts1\,
      O => \seq_addr_gen.addr_counts[10]_i_1_n_0\
    );
\seq_addr_gen.addr_counts[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \seq_addr_gen.addr_counts_next_r_reg[12]_i_1_n_5\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts1\,
      O => \seq_addr_gen.addr_counts[11]_i_1_n_0\
    );
\seq_addr_gen.addr_counts[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \seq_addr_gen.addr_counts_next_r_reg[12]_i_1_n_4\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts1\,
      O => \seq_addr_gen.addr_counts[12]_i_1_n_0\
    );
\seq_addr_gen.addr_counts[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \seq_addr_gen.addr_counts_next_r_reg[16]_i_1_n_7\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts1\,
      O => \seq_addr_gen.addr_counts[13]_i_1_n_0\
    );
\seq_addr_gen.addr_counts[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \seq_addr_gen.addr_counts_next_r_reg[16]_i_1_n_6\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts1\,
      O => \seq_addr_gen.addr_counts[14]_i_1_n_0\
    );
\seq_addr_gen.addr_counts[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \seq_addr_gen.addr_counts_next_r_reg[16]_i_1_n_5\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts1\,
      O => \seq_addr_gen.addr_counts[15]_i_1_n_0\
    );
\seq_addr_gen.addr_counts[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \seq_addr_gen.addr_counts_next_r_reg[16]_i_1_n_4\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts1\,
      O => \seq_addr_gen.addr_counts[16]_i_1_n_0\
    );
\seq_addr_gen.addr_counts[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \seq_addr_gen.addr_counts_next_r_reg[20]_i_1_n_7\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts1\,
      O => \seq_addr_gen.addr_counts[17]_i_1_n_0\
    );
\seq_addr_gen.addr_counts[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \seq_addr_gen.addr_counts_next_r_reg[20]_i_1_n_6\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts1\,
      O => \seq_addr_gen.addr_counts[18]_i_1_n_0\
    );
\seq_addr_gen.addr_counts[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \seq_addr_gen.addr_counts_next_r_reg[20]_i_1_n_5\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts1\,
      O => \seq_addr_gen.addr_counts[19]_i_1_n_0\
    );
\seq_addr_gen.addr_counts[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \seq_addr_gen.addr_counts_next_r_reg[20]_i_1_n_4\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts1\,
      O => \seq_addr_gen.addr_counts[20]_i_1_n_0\
    );
\seq_addr_gen.addr_counts[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \seq_addr_gen.addr_counts_next_r_reg[24]_i_1_n_7\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts1\,
      O => \seq_addr_gen.addr_counts[21]_i_1_n_0\
    );
\seq_addr_gen.addr_counts[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \seq_addr_gen.addr_counts_next_r_reg[24]_i_1_n_6\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts1\,
      O => \seq_addr_gen.addr_counts[22]_i_1_n_0\
    );
\seq_addr_gen.addr_counts[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \seq_addr_gen.addr_counts_next_r_reg[24]_i_1_n_5\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts1\,
      O => \seq_addr_gen.addr_counts[23]_i_1_n_0\
    );
\seq_addr_gen.addr_counts[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \seq_addr_gen.addr_counts_next_r_reg[24]_i_1_n_4\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts1\,
      O => \seq_addr_gen.addr_counts[24]_i_1_n_0\
    );
\seq_addr_gen.addr_counts[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \seq_addr_gen.addr_counts_next_r_reg[28]_i_1_n_7\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts1\,
      O => \seq_addr_gen.addr_counts[25]_i_1_n_0\
    );
\seq_addr_gen.addr_counts[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \seq_addr_gen.addr_counts_next_r_reg[28]_i_1_n_6\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts1\,
      O => \seq_addr_gen.addr_counts[26]_i_1_n_0\
    );
\seq_addr_gen.addr_counts[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \seq_addr_gen.addr_counts_next_r_reg[28]_i_1_n_5\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts1\,
      O => \seq_addr_gen.addr_counts[27]_i_1_n_0\
    );
\seq_addr_gen.addr_counts[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \seq_addr_gen.addr_counts_next_r_reg[28]_i_1_n_4\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts1\,
      O => \seq_addr_gen.addr_counts[28]_i_1_n_0\
    );
\seq_addr_gen.addr_counts[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \seq_addr_gen.addr_counts_next_r_reg[31]_i_1_n_7\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts1\,
      O => \seq_addr_gen.addr_counts[29]_i_1_n_0\
    );
\seq_addr_gen.addr_counts[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \seq_addr_gen.addr_counts_next_r_reg[31]_i_1_n_6\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts1\,
      O => \seq_addr_gen.addr_counts[30]_i_1_n_0\
    );
\seq_addr_gen.addr_counts[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/first_mode_load_pulse_r1\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/cmd_clk_en_r\,
      O => \seq_addr_gen.addr_counts[31]_i_1_n_0\
    );
\seq_addr_gen.addr_counts[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(28),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(29),
      O => \seq_addr_gen.addr_counts[31]_i_10_n_0\
    );
\seq_addr_gen.addr_counts[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(26),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(27),
      O => \seq_addr_gen.addr_counts[31]_i_11_n_0\
    );
\seq_addr_gen.addr_counts[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(24),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(25),
      O => \seq_addr_gen.addr_counts[31]_i_12_n_0\
    );
\seq_addr_gen.addr_counts[31]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(22),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(23),
      O => \seq_addr_gen.addr_counts[31]_i_14_n_0\
    );
\seq_addr_gen.addr_counts[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(20),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(21),
      O => \seq_addr_gen.addr_counts[31]_i_15_n_0\
    );
\seq_addr_gen.addr_counts[31]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(18),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(19),
      O => \seq_addr_gen.addr_counts[31]_i_16_n_0\
    );
\seq_addr_gen.addr_counts[31]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(16),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(17),
      O => \seq_addr_gen.addr_counts[31]_i_17_n_0\
    );
\seq_addr_gen.addr_counts[31]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(22),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(23),
      O => \seq_addr_gen.addr_counts[31]_i_18_n_0\
    );
\seq_addr_gen.addr_counts[31]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(20),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(21),
      O => \seq_addr_gen.addr_counts[31]_i_19_n_0\
    );
\seq_addr_gen.addr_counts[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \seq_addr_gen.addr_counts_next_r_reg[31]_i_1_n_5\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts1\,
      O => \seq_addr_gen.addr_counts[31]_i_2_n_0\
    );
\seq_addr_gen.addr_counts[31]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(18),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(19),
      O => \seq_addr_gen.addr_counts[31]_i_20_n_0\
    );
\seq_addr_gen.addr_counts[31]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(16),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(17),
      O => \seq_addr_gen.addr_counts[31]_i_21_n_0\
    );
\seq_addr_gen.addr_counts[31]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(14),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(15),
      O => \seq_addr_gen.addr_counts[31]_i_23_n_0\
    );
\seq_addr_gen.addr_counts[31]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(12),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(13),
      O => \seq_addr_gen.addr_counts[31]_i_24_n_0\
    );
\seq_addr_gen.addr_counts[31]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(14),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(15),
      O => \seq_addr_gen.addr_counts[31]_i_25_n_0\
    );
\seq_addr_gen.addr_counts[31]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(12),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(13),
      O => \seq_addr_gen.addr_counts[31]_i_26_n_0\
    );
\seq_addr_gen.addr_counts[31]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(10),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(11),
      O => \seq_addr_gen.addr_counts[31]_i_27_n_0\
    );
\seq_addr_gen.addr_counts[31]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(8),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(9),
      O => \seq_addr_gen.addr_counts[31]_i_28_n_0\
    );
\seq_addr_gen.addr_counts[31]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(6),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(7),
      O => \seq_addr_gen.addr_counts[31]_i_29_n_0\
    );
\seq_addr_gen.addr_counts[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(30),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(31),
      O => \seq_addr_gen.addr_counts[31]_i_5_n_0\
    );
\seq_addr_gen.addr_counts[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(28),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(29),
      O => \seq_addr_gen.addr_counts[31]_i_6_n_0\
    );
\seq_addr_gen.addr_counts[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(26),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(27),
      O => \seq_addr_gen.addr_counts[31]_i_7_n_0\
    );
\seq_addr_gen.addr_counts[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(24),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(25),
      O => \seq_addr_gen.addr_counts[31]_i_8_n_0\
    );
\seq_addr_gen.addr_counts[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(30),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(31),
      O => \seq_addr_gen.addr_counts[31]_i_9_n_0\
    );
\seq_addr_gen.addr_counts[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS\(8),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(5),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts1\,
      O => \seq_addr_gen.addr_counts[5]_i_1_n_0\
    );
\seq_addr_gen.addr_counts[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \seq_addr_gen.addr_counts_next_r_reg[8]_i_1_n_6\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts1\,
      O => \seq_addr_gen.addr_counts[6]_i_1_n_0\
    );
\seq_addr_gen.addr_counts[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \seq_addr_gen.addr_counts_next_r_reg[8]_i_1_n_5\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts1\,
      O => \seq_addr_gen.addr_counts[7]_i_1_n_0\
    );
\seq_addr_gen.addr_counts[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \seq_addr_gen.addr_counts_next_r_reg[8]_i_1_n_4\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts1\,
      O => \seq_addr_gen.addr_counts[8]_i_1_n_0\
    );
\seq_addr_gen.addr_counts[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \seq_addr_gen.addr_counts_next_r_reg[12]_i_1_n_7\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts1\,
      O => \seq_addr_gen.addr_counts[9]_i_1_n_0\
    );
\seq_addr_gen.addr_counts_next_r[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(8),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS\(8),
      O => \seq_addr_gen.addr_counts_next_r[8]_i_2_n_0\
    );
\seq_addr_gen.addr_counts_next_r[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(6),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS\(6),
      O => \seq_addr_gen.addr_counts_next_r[8]_i_4_n_0\
    );
\seq_addr_gen.addr_counts_next_r[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(5),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS\(8),
      O => \seq_addr_gen.addr_counts_next_r[8]_i_5_n_0\
    );
\seq_addr_gen.addr_counts_next_r_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seq_addr_gen.addr_counts_next_r_reg[8]_i_1_n_0\,
      CO(3) => \seq_addr_gen.addr_counts_next_r_reg[12]_i_1_n_0\,
      CO(2 downto 0) => \NLW_seq_addr_gen.addr_counts_next_r_reg[12]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(9),
      O(3) => \seq_addr_gen.addr_counts_next_r_reg[12]_i_1_n_4\,
      O(2) => \seq_addr_gen.addr_counts_next_r_reg[12]_i_1_n_5\,
      O(1) => \seq_addr_gen.addr_counts_next_r_reg[12]_i_1_n_6\,
      O(0) => \seq_addr_gen.addr_counts_next_r_reg[12]_i_1_n_7\,
      S(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(12 downto 9)
    );
\seq_addr_gen.addr_counts_next_r_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seq_addr_gen.addr_counts_next_r_reg[12]_i_1_n_0\,
      CO(3) => \seq_addr_gen.addr_counts_next_r_reg[16]_i_1_n_0\,
      CO(2 downto 0) => \NLW_seq_addr_gen.addr_counts_next_r_reg[16]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seq_addr_gen.addr_counts_next_r_reg[16]_i_1_n_4\,
      O(2) => \seq_addr_gen.addr_counts_next_r_reg[16]_i_1_n_5\,
      O(1) => \seq_addr_gen.addr_counts_next_r_reg[16]_i_1_n_6\,
      O(0) => \seq_addr_gen.addr_counts_next_r_reg[16]_i_1_n_7\,
      S(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(16 downto 13)
    );
\seq_addr_gen.addr_counts_next_r_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seq_addr_gen.addr_counts_next_r_reg[16]_i_1_n_0\,
      CO(3) => \seq_addr_gen.addr_counts_next_r_reg[20]_i_1_n_0\,
      CO(2 downto 0) => \NLW_seq_addr_gen.addr_counts_next_r_reg[20]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seq_addr_gen.addr_counts_next_r_reg[20]_i_1_n_4\,
      O(2) => \seq_addr_gen.addr_counts_next_r_reg[20]_i_1_n_5\,
      O(1) => \seq_addr_gen.addr_counts_next_r_reg[20]_i_1_n_6\,
      O(0) => \seq_addr_gen.addr_counts_next_r_reg[20]_i_1_n_7\,
      S(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(20 downto 17)
    );
\seq_addr_gen.addr_counts_next_r_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seq_addr_gen.addr_counts_next_r_reg[20]_i_1_n_0\,
      CO(3) => \seq_addr_gen.addr_counts_next_r_reg[24]_i_1_n_0\,
      CO(2 downto 0) => \NLW_seq_addr_gen.addr_counts_next_r_reg[24]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seq_addr_gen.addr_counts_next_r_reg[24]_i_1_n_4\,
      O(2) => \seq_addr_gen.addr_counts_next_r_reg[24]_i_1_n_5\,
      O(1) => \seq_addr_gen.addr_counts_next_r_reg[24]_i_1_n_6\,
      O(0) => \seq_addr_gen.addr_counts_next_r_reg[24]_i_1_n_7\,
      S(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(24 downto 21)
    );
\seq_addr_gen.addr_counts_next_r_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seq_addr_gen.addr_counts_next_r_reg[24]_i_1_n_0\,
      CO(3) => \seq_addr_gen.addr_counts_next_r_reg[28]_i_1_n_0\,
      CO(2 downto 0) => \NLW_seq_addr_gen.addr_counts_next_r_reg[28]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seq_addr_gen.addr_counts_next_r_reg[28]_i_1_n_4\,
      O(2) => \seq_addr_gen.addr_counts_next_r_reg[28]_i_1_n_5\,
      O(1) => \seq_addr_gen.addr_counts_next_r_reg[28]_i_1_n_6\,
      O(0) => \seq_addr_gen.addr_counts_next_r_reg[28]_i_1_n_7\,
      S(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(28 downto 25)
    );
\seq_addr_gen.addr_counts_next_r_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seq_addr_gen.addr_counts_next_r_reg[28]_i_1_n_0\,
      CO(3 downto 0) => \NLW_seq_addr_gen.addr_counts_next_r_reg[31]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_seq_addr_gen.addr_counts_next_r_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2) => \seq_addr_gen.addr_counts_next_r_reg[31]_i_1_n_5\,
      O(1) => \seq_addr_gen.addr_counts_next_r_reg[31]_i_1_n_6\,
      O(0) => \seq_addr_gen.addr_counts_next_r_reg[31]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(31 downto 29)
    );
\seq_addr_gen.addr_counts_next_r_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \seq_addr_gen.addr_counts_next_r_reg[8]_i_1_n_0\,
      CO(2 downto 0) => \NLW_seq_addr_gen.addr_counts_next_r_reg[8]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(8 downto 5),
      O(3) => \seq_addr_gen.addr_counts_next_r_reg[8]_i_1_n_4\,
      O(2) => \seq_addr_gen.addr_counts_next_r_reg[8]_i_1_n_5\,
      O(1) => \seq_addr_gen.addr_counts_next_r_reg[8]_i_1_n_6\,
      O(0) => \NLW_seq_addr_gen.addr_counts_next_r_reg[8]_i_1_O_UNCONNECTED\(0),
      S(3) => \seq_addr_gen.addr_counts_next_r[8]_i_2_n_0\,
      S(2) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(7),
      S(1) => \seq_addr_gen.addr_counts_next_r[8]_i_4_n_0\,
      S(0) => \seq_addr_gen.addr_counts_next_r[8]_i_5_n_0\
    );
\seq_addr_gen.addr_counts_reg[31]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \seq_addr_gen.addr_counts_reg[31]_i_22_n_0\,
      CO(3) => \seq_addr_gen.addr_counts_reg[31]_i_13_n_0\,
      CO(2 downto 0) => \NLW_seq_addr_gen.addr_counts_reg[31]_i_13_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \seq_addr_gen.addr_counts[31]_i_23_n_0\,
      DI(2) => \seq_addr_gen.addr_counts[31]_i_24_n_0\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_seq_addr_gen.addr_counts_reg[31]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \seq_addr_gen.addr_counts[31]_i_25_n_0\,
      S(2) => \seq_addr_gen.addr_counts[31]_i_26_n_0\,
      S(1) => \seq_addr_gen.addr_counts[31]_i_27_n_0\,
      S(0) => \seq_addr_gen.addr_counts[31]_i_28_n_0\
    );
\seq_addr_gen.addr_counts_reg[31]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \seq_addr_gen.addr_counts_reg[31]_i_22_n_0\,
      CO(2 downto 0) => \NLW_seq_addr_gen.addr_counts_reg[31]_i_22_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_seq_addr_gen.addr_counts_reg[31]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \seq_addr_gen.addr_counts[31]_i_29_n_0\,
      S(2 downto 0) => B"000"
    );
\seq_addr_gen.addr_counts_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \seq_addr_gen.addr_counts_reg[31]_i_4_n_0\,
      CO(3) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts1\,
      CO(2 downto 0) => \NLW_seq_addr_gen.addr_counts_reg[31]_i_3_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \seq_addr_gen.addr_counts[31]_i_5_n_0\,
      DI(2) => \seq_addr_gen.addr_counts[31]_i_6_n_0\,
      DI(1) => \seq_addr_gen.addr_counts[31]_i_7_n_0\,
      DI(0) => \seq_addr_gen.addr_counts[31]_i_8_n_0\,
      O(3 downto 0) => \NLW_seq_addr_gen.addr_counts_reg[31]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \seq_addr_gen.addr_counts[31]_i_9_n_0\,
      S(2) => \seq_addr_gen.addr_counts[31]_i_10_n_0\,
      S(1) => \seq_addr_gen.addr_counts[31]_i_11_n_0\,
      S(0) => \seq_addr_gen.addr_counts[31]_i_12_n_0\
    );
\seq_addr_gen.addr_counts_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \seq_addr_gen.addr_counts_reg[31]_i_13_n_0\,
      CO(3) => \seq_addr_gen.addr_counts_reg[31]_i_4_n_0\,
      CO(2 downto 0) => \NLW_seq_addr_gen.addr_counts_reg[31]_i_4_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \seq_addr_gen.addr_counts[31]_i_14_n_0\,
      DI(2) => \seq_addr_gen.addr_counts[31]_i_15_n_0\,
      DI(1) => \seq_addr_gen.addr_counts[31]_i_16_n_0\,
      DI(0) => \seq_addr_gen.addr_counts[31]_i_17_n_0\,
      O(3 downto 0) => \NLW_seq_addr_gen.addr_counts_reg[31]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \seq_addr_gen.addr_counts[31]_i_18_n_0\,
      S(2) => \seq_addr_gen.addr_counts[31]_i_19_n_0\,
      S(1) => \seq_addr_gen.addr_counts[31]_i_20_n_0\,
      S(0) => \seq_addr_gen.addr_counts[31]_i_21_n_0\
    );
\seq_addr_gen.cmd_clk_en_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in\(45),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/run_traffic_r\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/flow2cmd_rdy\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/run_traffic_reg\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/cmd_clk_en\
    );
\seq_addr_gen.first_mode_load_pulse_r1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/mode_load_pulse\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/first_mode_load_pulse_set\,
      O => \seq_addr_gen.first_mode_load_pulse_r1_i_1_n_0\
    );
\seq_addr_gen.first_mode_load_pulse_set_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/mode_load_pulse_r1\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/first_mode_load_pulse_set\,
      O => \seq_addr_gen.first_mode_load_pulse_set_i_1_n_0\
    );
\seq_addr_gen.mem_init_done_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts1\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/cmd_clk_en_r\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/first_mode_load_pulse_r1\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.mem_init_done_reg_n_0\,
      O => \seq_addr_gen.mem_init_done_i_1_n_0\
    );
\seq_sm_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222FFFF22A20000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I1 => \seq_sm_r[0]_i_2_n_0\,
      I2 => \seq_sm_r[1]_i_3_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[1]\,
      I4 => \seq_sm_r[1]_i_4_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[0]\,
      O => \seq_sm_r[0]_i_1_n_0\
    );
\seq_sm_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/min_eye_r\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[5]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[4]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[1]\,
      O => \seq_sm_r[0]_i_2_n_0\
    );
\seq_sm_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222FFFF22020000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I1 => \seq_sm_r[1]_i_2_n_0\,
      I2 => \seq_sm_r[1]_i_3_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[0]\,
      I4 => \seq_sm_r[1]_i_4_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[1]\,
      O => \seq_sm_r[1]_i_1_n_0\
    );
\seq_sm_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4777777744444444"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_zero_r\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/min_eye_r\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[5]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[4]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[1]\,
      O => \seq_sm_r[1]_i_2_n_0\
    );
\seq_sm_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(3),
      I2 => \match_out_r[4]_i_5_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[5]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[4]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/prev_match_r_reg_n_0\,
      O => \seq_sm_r[1]_i_3_n_0\
    );
\seq_sm_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200023"
    )
        port map (
      I0 => \seq_sm_r[1]_i_5_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I4 => \right_r[5]_i_5_n_0\,
      I5 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      O => \seq_sm_r[1]_i_4_n_0\
    );
\seq_sm_r[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0054"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[1]\,
      I1 => \seq_sm_r[1]_i_3_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_zero_r\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[0]\,
      I4 => \simp_min_eye_r[1]_i_5_n_0\,
      I5 => \pi_step_r[5]_i_5_n_0\,
      O => \seq_sm_r[1]_i_5_n_0\
    );
\simp_min_eye_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F440FFF00440000"
    )
        port map (
      I0 => \simp_min_eye_r[1]_i_2_n_0\,
      I1 => \simp_min_eye_r[0]_i_2_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0\,
      I3 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      I4 => \simp_min_eye_r[0]_i_3_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/simp_min_eye_r_reg_n_0_[0]\,
      O => \simp_min_eye_r[0]_i_1_n_0\
    );
\simp_min_eye_r[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \simp_min_eye_r[1]_i_5_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      O => \simp_min_eye_r[0]_i_2_n_0\
    );
\simp_min_eye_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FF40FF40FF45"
    )
        port map (
      I0 => \right_r[5]_i_2_n_0\,
      I1 => \simp_min_eye_r[0]_i_2_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\(0),
      O => \simp_min_eye_r[0]_i_3_n_0\
    );
\simp_min_eye_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F440FFF00440000"
    )
        port map (
      I0 => \simp_min_eye_r[1]_i_2_n_0\,
      I1 => \simp_min_eye_r[1]_i_3_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0\,
      I3 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      I4 => \simp_min_eye_r[1]_i_4_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/simp_min_eye_r_reg_n_0_[1]\,
      O => \simp_min_eye_r[1]_i_1_n_0\
    );
\simp_min_eye_r[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      O => \simp_min_eye_r[1]_i_2_n_0\
    );
\simp_min_eye_r[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \simp_min_eye_r[1]_i_5_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1),
      O => \simp_min_eye_r[1]_i_3_n_0\
    );
\simp_min_eye_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FF45FF40FF40"
    )
        port map (
      I0 => \right_r[5]_i_2_n_0\,
      I1 => \simp_min_eye_r[1]_i_3_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\(0),
      O => \simp_min_eye_r[1]_i_4_n_0\
    );
\simp_min_eye_r[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \FSM_sequential_sm_r[1]_i_5_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[4]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[5]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/min_eye_r\,
      O => \simp_min_eye_r[1]_i_5_n_0\
    );
\sm_cntr_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \sm_cntr_r[0]_i_2_n_0\,
      I1 => \sm_cntr_r[3]_i_3_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/sm_cntr_ns\(0)
    );
\sm_cntr_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \sm_cntr_r[8]_i_4_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/edge_adv_cal_done_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[14]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[0]\,
      I5 => \phy_init_r[1]_i_2_n_0\,
      O => \sm_cntr_r[0]_i_2_n_0\
    );
\sm_cntr_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEB"
    )
        port map (
      I0 => \sm_cntr_r[3]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(0),
      I3 => \sm_cntr_r[3]_i_3_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/sm_cntr_ns\(1)
    );
\sm_cntr_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEBAAAA"
    )
        port map (
      I0 => \sm_cntr_r[4]_i_9_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(1),
      I4 => \sm_cntr_r[4]_i_8_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/sm_cntr_ns\(2)
    );
\sm_cntr_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABABABAAB"
    )
        port map (
      I0 => \sm_cntr_r[3]_i_2_n_0\,
      I1 => \sm_cntr_r[3]_i_3_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(3),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(0),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(2),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/sm_cntr_ns\(3)
    );
\sm_cntr_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000380000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/edge_adv_cal_done_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[14]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[3]\,
      I3 => \init_wr_cmd_r[1]_i_4_n_0\,
      I4 => \sm_cntr_r[8]_i_4_n_0\,
      I5 => \sm_cntr_r[4]_i_6_n_0\,
      O => \sm_cntr_r[3]_i_2_n_0\
    );
\sm_cntr_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200020200"
    )
        port map (
      I0 => \sm_cntr_r[8]_i_4_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[14]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[4]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[5]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[0]\,
      O => \sm_cntr_r[3]_i_3_n_0\
    );
\sm_cntr_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF40"
    )
        port map (
      I0 => \sm_cntr_r[4]_i_3_n_0\,
      I1 => \sm_cntr_r[4]_i_4_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I3 => \sm_cntr_r[4]_i_5_n_0\,
      I4 => \sm_cntr_r[4]_i_6_n_0\,
      O => \sm_cntr_r[4]_i_1_n_0\
    );
\sm_cntr_r[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF90"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(4),
      I1 => \sm_cntr_r[4]_i_7_n_0\,
      I2 => \sm_cntr_r[4]_i_8_n_0\,
      I3 => \sm_cntr_r[4]_i_9_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/sm_cntr_ns\(4)
    );
\sm_cntr_r[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFB"
    )
        port map (
      I0 => \init_wr_cmd_r[1]_i_3_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[4]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[5]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[14]\,
      O => \sm_cntr_r[4]_i_3_n_0\
    );
\sm_cntr_r[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_po_delay_done\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_po_delay_done\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_po_delay_done\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_po_delay_done\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_po_delay_done\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_delay_done\,
      O => \sm_cntr_r[4]_i_4_n_0\
    );
\sm_cntr_r[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000222088"
    )
        port map (
      I0 => \sm_cntr_r[8]_i_4_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/edge_adv_cal_done_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[14]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[0]\,
      I5 => \phy_init_r[1]_i_2_n_0\,
      O => \sm_cntr_r[4]_i_5_n_0\
    );
\sm_cntr_r[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sm_cntr_r[8]_i_5_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(6),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(8),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(7),
      O => \sm_cntr_r[4]_i_6_n_0\
    );
\sm_cntr_r[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(2),
      O => \sm_cntr_r[4]_i_7_n_0\
    );
\sm_cntr_r[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[4]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[5]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[14]\,
      I5 => \sm_cntr_r[8]_i_4_n_0\,
      O => \sm_cntr_r[4]_i_8_n_0\
    );
\sm_cntr_r[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => \sm_cntr_r[4]_i_3_n_0\,
      I1 => \sm_cntr_r[4]_i_4_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I3 => \sm_cntr_r[3]_i_2_n_0\,
      O => \sm_cntr_r[4]_i_9_n_0\
    );
\sm_cntr_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \sm_cntr_r[8]_i_6_n_0\,
      I1 => \sm_cntr_r[5]_i_2_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(5),
      O => \sm_cntr_r[5]_i_1_n_0\
    );
\sm_cntr_r[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(3),
      O => \sm_cntr_r[5]_i_2_n_0\
    );
\sm_cntr_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \sm_cntr_r[8]_i_6_n_0\,
      I1 => \sm_cntr_r[8]_i_5_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(6),
      O => \sm_cntr_r[6]_i_1_n_0\
    );
\sm_cntr_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E010"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(6),
      I1 => \sm_cntr_r[8]_i_5_n_0\,
      I2 => \sm_cntr_r[8]_i_6_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(7),
      O => \sm_cntr_r[7]_i_1_n_0\
    );
\sm_cntr_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440000000000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[0]\,
      I1 => \sm_cntr_r[8]_i_3_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[4]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[5]\,
      I4 => \sm_cntr_r[8]_i_4_n_0\,
      I5 => \sm_cntr_r[4]_i_1_n_0\,
      O => \sm_cntr_r[8]_i_1_n_0\
    );
\sm_cntr_r[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E00010"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(6),
      I1 => \sm_cntr_r[8]_i_5_n_0\,
      I2 => \sm_cntr_r[8]_i_6_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(7),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(8),
      O => \sm_cntr_r[8]_i_2_n_0\
    );
\sm_cntr_r[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[14]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[3]\,
      O => \sm_cntr_r[8]_i_3_n_0\
    );
\sm_cntr_r[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I1 => \sm_cntr_r[4]_i_4_n_0\,
      I2 => \init_wr_cmd_r[1]_i_3_n_0\,
      O => \sm_cntr_r[8]_i_4_n_0\
    );
\sm_cntr_r[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(3),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(2),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(4),
      O => \sm_cntr_r[8]_i_5_n_0\
    );
\sm_cntr_r[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \sm_cntr_r[8]_i_7_n_0\,
      I1 => \sm_cntr_r[8]_i_4_n_0\,
      I2 => \sm_cntr_r[4]_i_6_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[3]\,
      O => \sm_cntr_r[8]_i_6_n_0\
    );
\sm_cntr_r[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000300020300"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/edge_adv_cal_done_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[5]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[4]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[14]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[0]\,
      O => \sm_cntr_r[8]_i_7_n_0\
    );
sm_ns0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[10]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[11]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[9]\,
      O => sm_ns0_carry_i_1_n_0
    );
sm_ns0_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[7]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[8]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[6]\,
      O => sm_ns0_carry_i_2_n_0
    );
sm_ns0_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[5]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[3]\,
      O => sm_ns0_carry_i_3_n_0
    );
sm_ns0_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[0]\,
      O => sm_ns0_carry_i_4_n_0
    );
\sm_r[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/poc_sample_pd\,
      I1 => \samp_wait_r[7]_i_3_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(6),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(7),
      O => \sm_r[0]_i_2_n_0\
    );
\sm_r[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      O => rst_clk
    );
\sm_wait_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEE1000FEFF1000"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      I1 => \sm_wait_r[1]_i_2_n_0\,
      I2 => \sm_wait_r[0]_i_2_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \sm_wait_r[0]_i_3_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_pi_stg2_f_incdec_ns4_out\,
      O => \sm_wait_r[0]_i_1_n_0\
    );
\sm_wait_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7474747400003000"
    )
        port map (
      I0 => \sm_wait_r[4]_i_8_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I2 => \sm_wait_r[1]_i_6_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[1]\,
      I4 => \FSM_sequential_sm_r[1]_i_5_n_0\,
      I5 => \sm_wait_r[0]_i_3_n_0\,
      O => \sm_wait_r[0]_i_2_n_0\
    );
\sm_wait_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00F1FFFFFFFF"
    )
        port map (
      I0 => \sm_wait_r[4]_i_7_n_0\,
      I1 => \simp_min_eye_r[1]_i_2_n_0\,
      I2 => hyst_warmup_r_i_3_n_0,
      I3 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/pi_fine_enable\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r\(0),
      O => \sm_wait_r[0]_i_3_n_0\
    );
\sm_wait_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEE1000FEFF1000"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      I1 => \sm_wait_r[1]_i_2_n_0\,
      I2 => \sm_wait_r[1]_i_3_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \sm_wait_r[1]_i_4_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_pi_stg2_f_incdec_ns4_out\,
      O => \sm_wait_r[1]_i_1_n_0\
    );
\sm_wait_r[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      O => \sm_wait_r[1]_i_2_n_0\
    );
\sm_wait_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7703770347037703"
    )
        port map (
      I0 => \sm_wait_r[4]_i_8_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I2 => \sm_wait_r[1]_i_6_n_0\,
      I3 => \sm_wait_r[1]_i_4_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[1]\,
      I5 => \FSM_sequential_sm_r[1]_i_5_n_0\,
      O => \sm_wait_r[1]_i_3_n_0\
    );
\sm_wait_r[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F10000000000F1"
    )
        port map (
      I0 => \sm_wait_r[1]_i_7_n_0\,
      I1 => hyst_warmup_r_i_3_n_0,
      I2 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/pi_fine_enable\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r\(0),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r\(1),
      O => \sm_wait_r[1]_i_4_n_0\
    );
\sm_wait_r[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/stg2_2_zero_r\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\(1),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_pi_stg2_f_incdec_ns4_out\
    );
\sm_wait_r[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \FSM_sequential_sm_r[1]_i_5_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_result_r\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[1]\,
      O => \sm_wait_r[1]_i_6_n_0\
    );
\sm_wait_r[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000023012323"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[1]\,
      I2 => \seq_sm_r[1]_i_3_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/min_eye_r\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_result_r\,
      I5 => \simp_min_eye_r[1]_i_2_n_0\,
      O => \sm_wait_r[1]_i_7_n_0\
    );
\sm_wait_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCDDCDCCCC88C8"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      I1 => \sm_wait_r[2]_i_2_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I5 => \sm_wait_r[2]_i_3_n_0\,
      O => \sm_wait_r[2]_i_1_n_0\
    );
\sm_wait_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D0D000000000D"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/new_dlyval_r\,
      I1 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/pi_fine_enable\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r\(0),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r\(2),
      O => \sm_wait_r[2]_i_2_n_0\
    );
\sm_wait_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700000047FF0000"
    )
        port map (
      I0 => \sm_wait_r[4]_i_8_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I2 => \sm_wait_r[4]_i_9_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \sm_wait_r[2]_i_2_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_pi_stg2_f_incdec_ns4_out\,
      O => \sm_wait_r[2]_i_3_n_0\
    );
\sm_wait_r[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABABABABB"
    )
        port map (
      I0 => hyst_warmup_r_i_3_n_0,
      I1 => \simp_min_eye_r[1]_i_2_n_0\,
      I2 => \pi_step_r[5]_i_5_n_0\,
      I3 => \seq_sm_r[1]_i_3_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/new_dlyval_r\
    );
\sm_wait_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCDDCDCCCC88C8"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      I1 => \sm_wait_r[3]_i_2_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I5 => \sm_wait_r[3]_i_3_n_0\,
      O => \sm_wait_r[3]_i_1_n_0\
    );
\sm_wait_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF0E"
    )
        port map (
      I0 => \sm_wait_r[4]_i_7_n_0\,
      I1 => \simp_min_eye_r[1]_i_2_n_0\,
      I2 => hyst_warmup_r_i_3_n_0,
      I3 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/pi_fine_enable\,
      I5 => \sm_wait_r[3]_i_4_n_0\,
      O => \sm_wait_r[3]_i_2_n_0\
    );
\sm_wait_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFCFFF88FF8800"
    )
        port map (
      I0 => \sm_wait_r[4]_i_8_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I2 => \sm_wait_r[4]_i_9_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_pi_stg2_f_incdec_ns4_out\,
      I5 => \sm_wait_r[3]_i_2_n_0\,
      O => \sm_wait_r[3]_i_3_n_0\
    );
\sm_wait_r[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r\(2),
      O => \sm_wait_r[3]_i_4_n_0\
    );
\sm_wait_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCDDCDCCCC88C8"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      I1 => \sm_wait_r[4]_i_3_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I5 => \sm_wait_r[4]_i_4_n_0\,
      O => \sm_wait_r[4]_i_1_n_0\
    );
\sm_wait_r[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r\(3),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r\(0),
      O => \sm_wait_r[4]_i_10_n_0\
    );
\sm_wait_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCDDCDCCCC88C8"
    )
        port map (
      I0 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      I1 => \sm_wait_r[4]_i_5_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I5 => \sm_wait_r[4]_i_6_n_0\,
      O => \sm_wait_r[4]_i_2_n_0\
    );
\sm_wait_r[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAFFAB"
    )
        port map (
      I0 => rdlvl_stg1_done_r_i_2_n_0,
      I1 => \sm_wait_r[4]_i_7_n_0\,
      I2 => \simp_min_eye_r[1]_i_2_n_0\,
      I3 => hyst_warmup_r_i_3_n_0,
      I4 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/pi_fine_enable\,
      O => \sm_wait_r[4]_i_3_n_0\
    );
\sm_wait_r[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FFFFFFB800"
    )
        port map (
      I0 => \sm_wait_r[4]_i_8_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I2 => \sm_wait_r[4]_i_9_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \sm_wait_r[4]_i_3_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_pi_stg2_f_incdec_ns4_out\,
      O => \sm_wait_r[4]_i_4_n_0\
    );
\sm_wait_r[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00F1"
    )
        port map (
      I0 => \sm_wait_r[4]_i_7_n_0\,
      I1 => \simp_min_eye_r[1]_i_2_n_0\,
      I2 => hyst_warmup_r_i_3_n_0,
      I3 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/pi_fine_enable\,
      I5 => \sm_wait_r[4]_i_10_n_0\,
      O => \sm_wait_r[4]_i_5_n_0\
    );
\sm_wait_r[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700000047FF0000"
    )
        port map (
      I0 => \sm_wait_r[4]_i_8_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I2 => \sm_wait_r[4]_i_9_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I4 => \sm_wait_r[4]_i_5_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_pi_stg2_f_incdec_ns4_out\,
      O => \sm_wait_r[4]_i_6_n_0\
    );
\sm_wait_r[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF22FFF0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_result_r\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/min_eye_r\,
      I2 => \seq_sm_r[1]_i_3_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[0]\,
      O => \sm_wait_r[4]_i_7_n_0\
    );
\sm_wait_r[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\(1),
      I2 => \samps_match_r[5]_i_4_n_0\,
      O => \sm_wait_r[4]_i_8_n_0\
    );
\sm_wait_r[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F00"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_result_r\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[0]\,
      I2 => \FSM_sequential_sm_r[1]_i_5_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[1]\,
      O => \sm_wait_r[4]_i_9_n_0\
    );
solid_valid_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      I2 => solid_valid_r_i_2_n_0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/solid_valid_ns28_out\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/solid_valid_r\,
      O => solid_valid_r_i_1_n_0
    );
solid_valid_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \eye_sz_cnt_r[7]_i_10_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      O => solid_valid_r_i_2_n_0
    );
solid_valid_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000280800000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      I3 => solid_valid_r_i_2_n_0,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/solid_valid_ns28_out\
    );
\start_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg__0\(0),
      O => \start_cnt[0]_i_1_n_0\
    );
\start_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg__0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg__0\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_in\(1)
    );
\start_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg__0\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg__0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg__0\(1),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_in\(2)
    );
\start_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg__0\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg__0\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg__0\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg__0\(2),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_in\(3)
    );
\start_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA8AAAAAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/edge_adv_cal_start\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg__0\(3),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg__0\(4),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg__0\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg__0\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg__0\(2),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt0\
    );
\start_cnt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg__0\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg__0\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg__0\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg__0\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg__0\(3),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_in\(4)
    );
stg2_2_zero_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000400043004"
    )
        port map (
      I0 => rdlvl_stg1_done_r_i_2_n_0,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I4 => \samps_match_r[5]_i_4_n_0\,
      I5 => \right_r[5]_i_5_n_0\,
      O => stg2_2_zero_r_i_2_n_0
    );
\stg3_0_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/stg3_r_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_byte_sel_r_reg_n_0_[0]\,
      O => \stg3_0_r[5]_i_1_n_0\
    );
\stg3_1_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_byte_sel_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/stg3_r_reg_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      O => \stg3_1_r[5]_i_1_n_0\
    );
stg3_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/byte_sel_ns117_in\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/stg3_ns\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/stg3_r_reg_n_0\,
      O => stg3_r_i_1_n_0
    );
stg3_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(0),
      I4 => \eye_sz_cnt_r[7]_i_11_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/byte_sel_ns117_in\
    );
stg3_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0410001004000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      I4 => \eye_sz_cnt_r[7]_i_7_n_0\,
      I5 => \klane_stg3_left_r[5]_i_3_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/stg3_ns\
    );
\tap_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tap_r[4]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in\(0)
    );
\tap_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \tap_r[4]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in\(1)
    );
\tap_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \tap_r[4]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[2]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in\(2)
    );
\tap_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \tap_r[4]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[2]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[3]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in\(3)
    );
\tap_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \tap_r[4]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[4]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in\(4)
    );
\tap_r[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFF"
    )
        port map (
      I0 => \tap_r[6]_i_3_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[4]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[6]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[5]\,
      O => \tap_r[4]_i_2_n_0\
    );
\tap_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[6]\,
      I1 => \tap_r[6]_i_3_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[4]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[5]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in\(5)
    );
\tap_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[0]\,
      O => \tap_r[6]_i_1_n_0\
    );
\tap_r[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F80"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[4]\,
      I1 => \tap_r[6]_i_3_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[5]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[6]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in\(6)
    );
\tap_r[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[0]\,
      O => \tap_r[6]_i_3_n_0\
    );
trailing_edge1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[6]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[6]\,
      O => trailing_edge1_carry_i_1_n_0
    );
trailing_edge1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D44"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[5]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[5]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[4]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[4]\,
      O => trailing_edge1_carry_i_2_n_0
    );
trailing_edge1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[2]\,
      O => trailing_edge1_carry_i_3_n_0
    );
trailing_edge1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[0]\,
      O => trailing_edge1_carry_i_4_n_0
    );
trailing_edge1_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[6]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[6]\,
      O => trailing_edge1_carry_i_5_n_0
    );
trailing_edge1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[5]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[5]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[4]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[4]\,
      O => trailing_edge1_carry_i_6_n_0
    );
trailing_edge1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[2]\,
      O => trailing_edge1_carry_i_7_n_0
    );
trailing_edge1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[0]\,
      O => trailing_edge1_carry_i_8_n_0
    );
u_bcount_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(0),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(1),
      I2 => \user_burst_cnt[1]_i_2_n_0\,
      O => u_bcount_2_i_1_n_0
    );
u_dll_off_n_obuf_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/rst_r\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_dll_off_n\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk\: unisim.vcomponents.IBUFDS
    generic map(
      DQS_BIAS => "FALSE",
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => sys_clk_p,
      IB => sys_clk_n,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/PHY_CONTROL_INST.phy_control_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_locked_i\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_n_16\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/pll_locked\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk\,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_ns\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_r\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i\: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "HIGH",
      CLKFBOUT_MULT_F => 4.000000,
      CLKFBOUT_PHASE => 0.000000,
      CLKFBOUT_USE_FINE_PS => false,
      CLKIN1_PERIOD => 5.331200,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE_F => 8.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_USE_FINE_PS => true,
      CLKOUT1_DIVIDE => 2,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_USE_FINE_PS => false,
      CLKOUT2_DIVIDE => 1,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_USE_FINE_PS => false,
      CLKOUT3_DIVIDE => 1,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_USE_FINE_PS => false,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT4_USE_FINE_PS => false,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT5_USE_FINE_PS => false,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      CLKOUT6_USE_FINE_PS => false,
      COMPENSATION => "BUF_IN",
      DIVCLK_DIVIDE => 1,
      IS_CLKINSEL_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '1',
      REF_JITTER1 => 0.000000,
      REF_JITTER2 => 0.010000,
      SS_EN => "FALSE",
      SS_MODE => "CENTER_HIGH",
      SS_MOD_PERIOD => 10000,
      STARTUP_WAIT => false
    )
        port map (
      CLKFBIN => clk,
      CLKFBOUT => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i\,
      CLKFBOUTB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_CLKFBOUTB_UNCONNECTED\,
      CLKFBSTOPPED => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_CLKFBSTOPPED_UNCONNECTED\,
      CLKIN1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3\,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_CLKINSTOPPED_UNCONNECTED\,
      CLKOUT0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in\,
      CLKOUT0B => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_CLKOUT0B_UNCONNECTED\,
      CLKOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_CLKOUT1_UNCONNECTED\,
      CLKOUT1B => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_CLKOUT1B_UNCONNECTED\,
      CLKOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_CLKOUT2_UNCONNECTED\,
      CLKOUT2B => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_CLKOUT2B_UNCONNECTED\,
      CLKOUT3 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_CLKOUT3_UNCONNECTED\,
      CLKOUT3B => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_CLKOUT3B_UNCONNECTED\,
      CLKOUT4 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_CLKOUT4_UNCONNECTED\,
      CLKOUT5 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_CLKOUT5_UNCONNECTED\,
      CLKOUT6 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_CLKOUT6_UNCONNECTED\,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_DO_UNCONNECTED\(15 downto 0),
      DRDY => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_DRDY_UNCONNECTED\,
      DWE => '0',
      LOCKED => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i_n_16\,
      PSCLK => clk,
      PSDONE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/psdone\,
      PSEN => \gen_mmcm.mmcm_i_i_1_n_0\,
      PSINCDEC => '1',
      PWRDWN => '0',
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_locked_i\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk\: unisim.vcomponents.BUFG
     port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/inv_poc_sample_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/inv_poc_sample_ns0_out\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/inv_poc_sample_r\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_hi0_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => mmcm_hi0_r_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_hi0_r\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i\: unisim.vcomponents.PLLE2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT => 15,
      CLKFBOUT_PHASE => 0.000000,
      CLKIN1_PERIOD => 4.998000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE => 2,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 45.000000,
      CLKOUT1_DIVIDE => 4,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT2_DIVIDE => 64,
      CLKOUT2_DUTY_CYCLE => 0.062500,
      CLKOUT2_PHASE => 9.843750,
      CLKOUT3_DIVIDE => 8,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT4_DIVIDE => 8,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 168.750000,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      COMPENSATION => "INTERNAL",
      DIVCLK_DIVIDE => 2,
      IS_CLKINSEL_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '1',
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.010000,
      STARTUP_WAIT => "FALSE"
    )
        port map (
      CLKFBIN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clkfbout\,
      CLKFBOUT => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clkfbout\,
      CLKIN1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg\,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKOUT0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/freq_refclk\,
      CLKOUT1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk\,
      CLKOUT2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse\,
      CLKOUT3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out\,
      CLKOUT4 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i_CLKOUT4_UNCONNECTED\,
      CLKOUT5 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i_CLKOUT5_UNCONNECTED\,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i_DO_UNCONNECTED\(15 downto 0),
      DRDY => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i_DRDY_UNCONNECTED\,
      DWE => '0',
      LOCKED => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_locked_i\,
      PWRDWN => '0',
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sys_rst_o\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/poc_sample_pd_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/poc_sample_pd_ns\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/poc_sample_pd\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_mmcm.mmcm_i_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/p_0_in__1\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_ns\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_mmcm.mmcm_i_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/p_0_in__1\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_ns\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_mmcm.mmcm_i_i_1_n_0\,
      D => \qcntr_r[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_ns\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_mmcm.mmcm_i_i_1_n_0\,
      D => \qcntr_r[3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(3),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_ns\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_mmcm.mmcm_i_i_1_n_0\,
      D => \qcntr_r[4]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(4),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_ns\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_mmcm.mmcm_i_i_1_n_0\,
      D => \qcntr_r[5]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(5),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_ns\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_mmcm.mmcm_i_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/p_0_in__1\(6),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(6),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_ns\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen_mmcm.mmcm_i_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/p_0_in__1\(7),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_r_reg__0\(7),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/qcntr_ns\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => \rst_phaser_ref_sync_r[12]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r\(0)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[10]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r\(9),
      PRE => \rst_phaser_ref_sync_r[12]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r\(10)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[11]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r\(10),
      PRE => \rst_phaser_ref_sync_r[12]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r\(11)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[12]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r\(11),
      PRE => \rst_phaser_ref_sync_r[12]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r\(12)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r\(0),
      PRE => \rst_phaser_ref_sync_r[12]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r\(1)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r\(1),
      PRE => \rst_phaser_ref_sync_r[12]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r\(2)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r\(2),
      PRE => \rst_phaser_ref_sync_r[12]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r\(3)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r\(3),
      PRE => \rst_phaser_ref_sync_r[12]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r\(4)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[5]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r\(4),
      PRE => \rst_phaser_ref_sync_r[12]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r\(5)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[6]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r\(5),
      PRE => \rst_phaser_ref_sync_r[12]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r\(6)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[7]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r\(6),
      PRE => \rst_phaser_ref_sync_r[12]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r\(7)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[8]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r\(7),
      PRE => \rst_phaser_ref_sync_r[12]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r\(8)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r_reg[9]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r\(8),
      PRE => \rst_phaser_ref_sync_r[12]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r\(9)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk\,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r\(11),
      PRE => \rstdiv2_sync_r[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk\,
      CE => '1',
      D => '0',
      PRE => \rstdiv2_sync_r[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r\(0)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[10]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk\,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r\(9),
      PRE => \rstdiv2_sync_r[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r\(10)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[11]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk\,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r\(10),
      PRE => \rstdiv2_sync_r[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r\(11)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk\,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r\(0),
      PRE => \rstdiv2_sync_r[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r\(1)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk\,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r\(1),
      PRE => \rstdiv2_sync_r[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r\(2)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk\,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r\(2),
      PRE => \rstdiv2_sync_r[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r\(3)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk\,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r\(3),
      PRE => \rstdiv2_sync_r[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r\(4)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[5]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk\,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r\(4),
      PRE => \rstdiv2_sync_r[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r\(5)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[6]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk\,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r\(5),
      PRE => \rstdiv2_sync_r[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r\(6)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[7]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk\,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r\(6),
      PRE => \rstdiv2_sync_r[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r\(7)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[8]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk\,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r\(7),
      PRE => \rstdiv2_sync_r[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r\(8)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[9]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk\,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r\(8),
      PRE => \rstdiv2_sync_r[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r\(9)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r\(11),
      PRE => \rstdiv2_sync_r[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r\(11),
      PRE => \rstdiv2_sync_r[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r\(11),
      PRE => \rstdiv2_sync_r[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r\(11),
      PRE => \rstdiv2_sync_r[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r\(11),
      PRE => \rstdiv2_sync_r[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => \rstdiv2_sync_r[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r\(0)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[10]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r\(9),
      PRE => \rstdiv2_sync_r[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r\(10)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[11]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r\(10),
      PRE => \rstdiv2_sync_r[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r\(11)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r\(0),
      PRE => \rstdiv2_sync_r[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r\(1)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r\(1),
      PRE => \rstdiv2_sync_r[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r\(2)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r\(2),
      PRE => \rstdiv2_sync_r[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r\(3)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r\(3),
      PRE => \rstdiv2_sync_r[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r\(4)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[5]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r\(4),
      PRE => \rstdiv2_sync_r[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r\(5)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[6]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r\(5),
      PRE => \rstdiv2_sync_r[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r\(6)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[7]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r\(6),
      PRE => \rstdiv2_sync_r[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r\(7)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[8]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r\(7),
      PRE => \rstdiv2_sync_r[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r\(8)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r_reg[9]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r\(8),
      PRE => \rstdiv2_sync_r[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r\(9)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufg_clkdiv0\: unisim.vcomponents.BUFG
     port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i\,
      O => clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3\: unisim.vcomponents.BUFH
     port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref\: unisim.vcomponents.BUFG
     port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_ibufg\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/diff_clk_ref.u_ibufg_clk_ref\: unisim.vcomponents.IBUFDS
    generic map(
      DQS_BIAS => "FALSE",
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => clk_ref_p,
      IB => clk_ref_n,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_ibufg\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => '0',
      PRE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/sys_rst_act_hi\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/p_0_in\(1)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/p_0_in\(10),
      PRE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/sys_rst_act_hi\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/p_0_in\(11)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/p_0_in\(11),
      PRE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/sys_rst_act_hi\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/p_0_in\(12)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/p_0_in\(12),
      PRE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/sys_rst_act_hi\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/p_0_in\(13)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/p_0_in\(13),
      PRE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/sys_rst_act_hi\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/p_0_in\(14)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/p_0_in\(14),
      PRE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/sys_rst_act_hi\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref\(0)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/p_0_in\(1),
      PRE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/sys_rst_act_hi\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/p_0_in\(2)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/p_0_in\(2),
      PRE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/sys_rst_act_hi\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/p_0_in\(3)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/p_0_in\(3),
      PRE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/sys_rst_act_hi\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/p_0_in\(4)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/p_0_in\(4),
      PRE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/sys_rst_act_hi\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/p_0_in\(5)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/p_0_in\(5),
      PRE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/sys_rst_act_hi\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/p_0_in\(6)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/p_0_in\(6),
      PRE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/sys_rst_act_hi\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/p_0_in\(7)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/p_0_in\(7),
      PRE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/sys_rst_act_hi\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/p_0_in\(8)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/p_0_in\(8),
      PRE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/sys_rst_act_hi\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/p_0_in\(9)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0\,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/p_0_in\(9),
      PRE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/sys_rst_act_hi\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/p_0_in\(10)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200\: unisim.vcomponents.IDELAYCTRL
    generic map(
      SIM_DEVICE => "7SERIES"
    )
        port map (
      RDY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200_2\,
      REFCLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0\,
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref\(0)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200_REPLICATED_0\: unisim.vcomponents.IDELAYCTRL
    generic map(
      SIM_DEVICE => "7SERIES"
    )
        port map (
      RDY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200_REPLICATED_0_1\,
      REFCLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0\,
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref\(0)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200_REPLICATED_0_2\: unisim.vcomponents.IDELAYCTRL
    generic map(
      SIM_DEVICE => "7SERIES"
    )
        port map (
      RDY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200_REPLICATED_0_2_3\,
      REFCLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0\,
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref\(0)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200_TOP_AND\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200_REPLICATED_0_1\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/iodelay_ctrl_rdy\(0)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200_TOP_AND_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200_2\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200_REPLICATED_0_2_3\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_sys_rst_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => sys_rst,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sys_rst_o\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/byte_sel_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \byte_sel_cnt[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/byte_sel_cnt_reg_n_0_[0]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/byte_sel_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \byte_sel_cnt[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/byte_sel_cnt_reg_n_0_[1]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/byte_sel_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \byte_sel_cnt[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/byte_sel_cnt_reg_n_0_[2]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_in_common_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => calib_in_common_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_in_common_reg_n_0\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \calib_sel[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[0]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \calib_sel[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[1]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \calib_sel[3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[3]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \calib_sel[4]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_sel_reg_n_0_[4]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_zero_inputs_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \calib_zero_inputs[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_zero_inputs__0\(0),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_zero_inputs_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \calib_zero_inputs[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_zero_inputs__0__0\(1),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_zero_inputs_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \calib_zero_inputs[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_zero_inputs\(2),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/pi_edge_adv_2r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/pi_edge_adv_r\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/pi_edge_adv_2r\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/pi_edge_adv_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_reg_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/pi_edge_adv_r\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_fine_enable_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => po_fine_enable_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_fine_enable\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_sel_fine_oclk_delay_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => po_sel_fine_oclk_delay_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_sel_fine_oclk_delay_reg_n_0\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_bw_obuf[0].u_bw_n_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(33),
      O => qdriip_bw_n(0)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_bw_obuf[1].u_bw_n_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(32),
      O => qdriip_bw_n(1)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[0].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(45),
      O => qdriip_d(0)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[0].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(141)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[10].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(30),
      O => qdriip_d(10)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[10].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(10),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(128)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[11].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(35),
      O => qdriip_d(11)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[11].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(11),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(127)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[12].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(34),
      O => qdriip_d(12)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[12].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(12),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(126)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[13].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(29),
      O => qdriip_d(13)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[13].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(13),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(131)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[14].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(28),
      O => qdriip_d(14)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[14].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(14),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(130)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[15].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(27),
      O => qdriip_d(15)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[15].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(15),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(125)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[16].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(26),
      O => qdriip_d(16)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[16].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(16),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(124)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[17].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(25),
      O => qdriip_d(17)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[17].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(17),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(120)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[1].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(44),
      O => qdriip_d(1)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[1].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(1),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(140)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[2].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(43),
      O => qdriip_d(2)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[2].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(2),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(139)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[3].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(42),
      O => qdriip_d(3)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[3].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(3),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(138)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[4].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(41),
      O => qdriip_d(4)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[4].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(4),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(143)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[5].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(40),
      O => qdriip_d(5)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[5].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(5),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(142)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[6].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(39),
      O => qdriip_d(6)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[6].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(6),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(137)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[7].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(38),
      O => qdriip_d(7)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[7].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(7),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(136)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[8].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(37),
      O => qdriip_d(8)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[8].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(8),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(135)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[9].u_d_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(31),
      O => qdriip_d(9)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_d_q_buf.loop_d_q[9].u_q_ibuf\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_q(9),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(129)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[0].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(52),
      O => qdriip_sa(0)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[10].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(74),
      O => qdriip_sa(10)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[11].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(75),
      O => qdriip_sa(11)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[12].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(76),
      O => qdriip_sa(12)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[13].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(77),
      O => qdriip_sa(13)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[14].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(82),
      O => qdriip_sa(14)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[15].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(83),
      O => qdriip_sa(15)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[16].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(78),
      O => qdriip_sa(16)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[17].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(79),
      O => qdriip_sa(17)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[18].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(80),
      O => qdriip_sa(18)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[19].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(81),
      O => qdriip_sa(19)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[1].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(53),
      O => qdriip_sa(1)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[2].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(58),
      O => qdriip_sa(2)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[3].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(59),
      O => qdriip_sa(3)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[4].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(54),
      O => qdriip_sa(4)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[5].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(55),
      O => qdriip_sa(5)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[6].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(56),
      O => qdriip_sa(6)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[7].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(57),
      O => qdriip_sa(7)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[8].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(72),
      O => qdriip_sa(8)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/gen_sa_obuf[9].u_sa_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(73),
      O => qdriip_sa(9)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/u_dll_off_n_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_dll_off_n\,
      O => qdriip_dll_off_n
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/u_r_n_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(50),
      O => qdriip_r_n
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_byte_lane_map/u_w_n_obuf\: unisim.vcomponents.OBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(51),
      O => qdriip_w_n
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/FSM_sequential_sm_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_sequential_sm_r[3]_i_2_n_0\,
      D => \FSM_sequential_sm_r[0]_i_1__0_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      R => \FSM_sequential_sm_r[3]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/FSM_sequential_sm_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_sequential_sm_r[3]_i_2_n_0\,
      D => \FSM_sequential_sm_r[1]_i_1__0_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      R => \FSM_sequential_sm_r[3]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/FSM_sequential_sm_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_sequential_sm_r[3]_i_2_n_0\,
      D => \FSM_sequential_sm_r[2]_i_1__0_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      R => \FSM_sequential_sm_r[3]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/FSM_sequential_sm_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_sequential_sm_r[3]_i_2_n_0\,
      D => \FSM_sequential_sm_r[3]_i_3_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      R => \FSM_sequential_sm_r[3]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/byte_sel_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \byte_sel_r_reg[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/byte_sel_r_reg_n_0_[1]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \eye_sz_cnt_r[3]_i_1_n_0\,
      D => \eye_sz_cnt_r[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[0]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \eye_sz_cnt_r[3]_i_1_n_0\,
      D => \eye_sz_cnt_r[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[1]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \eye_sz_cnt_r[3]_i_1_n_0\,
      D => \eye_sz_cnt_r[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[2]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \eye_sz_cnt_r[3]_i_1_n_0\,
      D => \eye_sz_cnt_r[3]_i_2_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg_n_0_[3]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \eye_sz_cnt_r[7]_i_1_n_0\,
      D => \eye_sz_cnt_r[4]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(0),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \eye_sz_cnt_r[7]_i_1_n_0\,
      D => \eye_sz_cnt_r[5]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(1),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \eye_sz_cnt_r[7]_i_1_n_0\,
      D => \eye_sz_cnt_r[6]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(2),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_cnt_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \eye_sz_cnt_r[7]_i_1_n_0\,
      D => \eye_sz_cnt_r[7]_i_2_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(3),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_byte_sel_r_reg_n_0_[0]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/eye_sz_indx_r_reg_n_0_[2]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/inc_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => inc_r_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/inc_r_reg_n_0\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \k_left_cnt_r[5]_i_2_n_0\,
      D => \k_left_cnt_r[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r\(0),
      R => \k_left_cnt_r[5]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \k_left_cnt_r[5]_i_2_n_0\,
      D => \k_left_cnt_r[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r\(1),
      R => \k_left_cnt_r[5]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \k_left_cnt_r[5]_i_2_n_0\,
      D => \k_left_cnt_r[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r\(2),
      R => \k_left_cnt_r[5]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \k_left_cnt_r[5]_i_2_n_0\,
      D => \k_left_cnt_r[3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r\(3),
      R => \k_left_cnt_r[5]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \k_left_cnt_r[5]_i_2_n_0\,
      D => \k_left_cnt_r[4]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r\(4),
      R => \k_left_cnt_r[5]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \k_left_cnt_r[5]_i_2_n_0\,
      D => \k_left_cnt_r[5]_i_3_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/k_left_cnt_r\(5),
      R => \k_left_cnt_r[5]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \klane_stg3_left_r[5]_i_1_n_0\,
      D => \klane_stg3_left_r[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg_n_0_[0]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \klane_stg3_left_r[5]_i_1_n_0\,
      D => \klane_stg3_left_r[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg_n_0_[1]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \klane_stg3_left_r[5]_i_1_n_0\,
      D => \klane_stg3_left_r[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg_n_0_[2]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \klane_stg3_left_r[5]_i_1_n_0\,
      D => \klane_stg3_left_r[3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg_n_0_[3]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \klane_stg3_left_r[5]_i_1_n_0\,
      D => \klane_stg3_left_r[4]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg_n_0_[4]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \klane_stg3_left_r[5]_i_1_n_0\,
      D => \klane_stg3_left_r[5]_i_2_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/klane_stg3_left_r_reg_n_0_[5]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/ktap_at_left_edge_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ktap_at_left_edge_r_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/ktap_at_left_edge_r_reg_n_0\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/ktap_at_right_edge_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ktap_at_right_edge_r_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/ktap_at_right_edge_r_reg_n_0\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/mmcm_edge_detect_rdy_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => mmcm_edge_detect_rdy_r_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/mmcm_edge_detect_rdy_r_reg_n_0\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/po_en_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => po_en_r_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/po_en_r_reg_n_0\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/poc_backup_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => poc_backup_r_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/poc_backup_r\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/solid_valid_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => solid_valid_r_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/solid_valid_r\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/stg3_r_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => stg3_r_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/stg3_r_reg_n_0\,
      S => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/inc_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/inc_r_reg_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/inc_r_reg_n_0\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_ns\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_setup_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => po_setup_r_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_setup_r\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_su_rdy_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_su_rdy_ns\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_su_rdy_r_reg_n_0\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_wait_r[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r\(0),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_wait_r[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r\(1),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_ns\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r\(2),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_ns\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_wait_r\(3),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \stg3_0_r[5]_i_1_n_0\,
      D => \klane_stg3_left_r[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg_n_0_[0]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \stg3_0_r[5]_i_1_n_0\,
      D => \klane_stg3_left_r[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg_n_0_[1]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \stg3_0_r[5]_i_1_n_0\,
      D => \klane_stg3_left_r[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg_n_0_[2]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \stg3_0_r[5]_i_1_n_0\,
      D => \klane_stg3_left_r[3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg_n_0_[3]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \stg3_0_r[5]_i_1_n_0\,
      D => \klane_stg3_left_r[4]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg_n_0_[4]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \stg3_0_r[5]_i_1_n_0\,
      D => \klane_stg3_left_r[5]_i_2_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_0_r_reg_n_0_[5]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \stg3_1_r[5]_i_1_n_0\,
      D => \klane_stg3_left_r[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg_n_0_[0]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \stg3_1_r[5]_i_1_n_0\,
      D => \klane_stg3_left_r[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg_n_0_[1]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \stg3_1_r[5]_i_1_n_0\,
      D => \klane_stg3_left_r[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg_n_0_[2]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \stg3_1_r[5]_i_1_n_0\,
      D => \klane_stg3_left_r[3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg_n_0_[3]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \stg3_1_r[5]_i_1_n_0\,
      D => \klane_stg3_left_r[4]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg_n_0_[4]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \stg3_1_r[5]_i_1_n_0\,
      D => \klane_stg3_left_r[5]_i_2_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_1_r_reg_n_0_[5]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/stg3_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/stg3_r_reg_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/wrcal_stg3\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_adj_done_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => wrcal_adj_done_r_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_adj_done_r_reg_n_0\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_byte_sel_r2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/byte_sel_r_reg_n_0_[1]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/current_command\(3),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_byte_sel_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/byte_sel_ns\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_byte_sel_r_reg_n_0_[0]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg_n_0_[6]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(6),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_2_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007FFFFFFF800000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return3\(6),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return3\(5),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return3\(7),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return3\(8),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg_n_0_[5]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_7_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_3_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA955555556AAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg_n_0_[5]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return3\(6),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return3\(5),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return3\(7),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return3\(8),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(4),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_4_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg_n_0_[4]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_5_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__1_carry__0_n_0\,
      CO(3 downto 1) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return3\(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg_n_0_[6]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_7_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg_n_0_[3]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg_n_0_[2]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry_i_2_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry_i_3_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg_n_0_[6]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry__0_i_2_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg_n_0_[5]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry__0_i_3_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg_n_0_[4]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry__0_i_4_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg_n_0_[3]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg_n_0_[2]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry_i_2_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry_i_3_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(6),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff\(6),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(7),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_2_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007FFFFFFF800000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return3\(6),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return3\(5),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return3\(7),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return3\(8),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff\(5),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_7_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_3_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA955555556AAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return3\(6),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return3\(5),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return3\(7),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return3\(8),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(5),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_4_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff\(4),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_5_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__1_carry__0_n_0\,
      CO(3 downto 1) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return3\(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(6),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff\(6),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_7_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff\(3),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff\(2),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry_i_2_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff\(1),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry_i_3_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(6),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff\(6),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry__0_i_2_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff\(5),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry__0_i_3_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff\(4),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry__0_i_4_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff\(3),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff\(2),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry_i_2_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff\(1),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry_i_3_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(6),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(6),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns0_carry__0_i_2_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(5),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns0_carry__0_i_5_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(6),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(6),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(7),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(7),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(4),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(5),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(5),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_2_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(3),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(3),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_3_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(1),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_4_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(6),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(6),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(7),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(7),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_5_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(4),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(5),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(5),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_6_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(3),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(3),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_7_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(1),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_8_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_r_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_inferred__0/i__carry__0_n_0\,
      CO(3 downto 1) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_r_reg[8]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_r_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_r_reg[8]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[5]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return0_carry__0_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(4),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return0_carry__0_i_4_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(4),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(5),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[5]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_2_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(3),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[3]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_3_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_4_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(6),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[6]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_5_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(4),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[5]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(5),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_6_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(3),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_7_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(1),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_8_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(6),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[5]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return0_carry__0_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(5),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return0_carry__0_i_4_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(5),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(6),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[5]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_2_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(3),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(4),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[3]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_3_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_4_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(7),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[6]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_5_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(5),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[5]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(6),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_6_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(3),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(4),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_7_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(2),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_8_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/poc_backup_ns0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA65555555"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/prev_r\(8),
      I1 => poc_backup_ns0_carry_i_11_n_0,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[5]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[6]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[7]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[8]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/poc_backup_ns0_carry__0_i_2_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[1]_i_1_n_0\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[1]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_0\(4 downto 2),
      DI(0) => '0',
      O(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset_return3\(4),
      O(2 downto 1) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[1]_i_1_O_UNCONNECTED\(2 downto 1),
      O(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset_return0\(1),
      S(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_0\(4 downto 1)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[4]_i_1_n_0\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[4]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_0\(4 downto 2),
      DI(0) => '0',
      O(3 downto 1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset_return0\(4 downto 2),
      O(0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \rise_lead_center_offset_r[4]_i_2_n_0\,
      S(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_0\(3 downto 1)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[4]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[1]_i_1_n_0\,
      CO(3) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[4]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset_return3\(7),
      CO(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[4]_i_6_CO_UNCONNECTED\(1 downto 0),
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_0\(6 downto 5),
      O(3 downto 2) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[4]_i_6_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset_return3\(6 downto 5),
      S(3 downto 2) => B"01",
      S(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_0\(6 downto 5)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[4]_i_1_n_0\,
      CO(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[6]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_offset_r_reg[6]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset_return0\(6 downto 5),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_0\(6 downto 5)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[1]_i_1_n_0\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[1]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_0\(4 downto 2),
      DI(0) => '0',
      O(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset0_return3\(4),
      O(2 downto 1) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[1]_i_1_O_UNCONNECTED\(2 downto 1),
      O(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset0_return0\(1),
      S(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_0\(4 downto 1)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[4]_i_1_n_0\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[4]_i_1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_0\(4 downto 2),
      DI(0) => '0',
      O(3 downto 1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset0_return0\(4 downto 2),
      O(0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \rise_trail_center_offset_r[4]_i_2_n_0\,
      S(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_0\(3 downto 1)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[4]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[1]_i_1_n_0\,
      CO(3) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[4]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset0_return3\(7),
      CO(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[4]_i_6_CO_UNCONNECTED\(1 downto 0),
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_0\(6 downto 5),
      O(3 downto 2) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[4]_i_6_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset0_return3\(6 downto 5),
      S(3 downto 2) => B"01",
      S(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_0\(6 downto 5)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[4]_i_1_n_0\,
      CO(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[6]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_offset_r_reg[6]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset0_return0\(6 downto 5),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_0\(6 downto 5)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_r_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_r_reg[3]_i_2_n_0\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_r_reg[3]_i_2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[3]\,
      DI(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[2]\,
      DI(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[1]\,
      DI(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[0]\,
      O(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge0\(3 downto 0),
      S(3) => \rise_trail_r[3]_i_3_n_0\,
      S(2) => \rise_trail_r[3]_i_4_n_0\,
      S(1) => \rise_trail_r[3]_i_5_n_0\,
      S(0) => \rise_trail_r[3]_i_6_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_r_reg[6]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_r_reg[3]_i_2_n_0\,
      CO(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_r_reg[6]_i_4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[5]\,
      DI(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[4]\,
      O(3) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_r_reg[6]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge0\(6 downto 4),
      S(3) => '0',
      S(2) => \rise_trail_r[6]_i_5_n_0\,
      S(1) => \rise_trail_r[6]_i_6_n_0\,
      S(0) => \rise_trail_r[6]_i_7_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_r_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_r_reg[8]_i_2_n_0\,
      CO(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_r_reg[11]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_r_reg[11]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_ns0\(11 downto 9),
      S(3) => '0',
      S(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[11]\,
      S(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[10]\,
      S(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[9]\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_r_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_r_reg[4]_i_2_n_0\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_r_reg[4]_i_2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_ns0\(4 downto 1),
      S(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[4]\,
      S(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[3]\,
      S(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[2]\,
      S(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[1]\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_r_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_r_reg[4]_i_2_n_0\,
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_r_reg[8]_i_2_n_0\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_r_reg[8]_i_2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_cntr_ns0\(8 downto 5),
      S(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[8]\,
      S(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[7]\,
      S(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[6]\,
      S(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[5]\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/pd_out_r_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r[3]_i_6_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r_reg[7]_i_2_n_0\,
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r_reg[11]_i_2_n_0\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r_reg[11]_i_2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_ns0\(11 downto 8),
      S(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[11]\,
      S(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[10]\,
      S(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[9]\,
      S(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[8]\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r_reg[11]_i_2_n_0\,
      CO(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r_reg[12]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r_reg[12]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_ns0\(12),
      S(3 downto 1) => B"000",
      S(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[12]\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r_reg[3]_i_2_n_0\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r_reg[3]_i_2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[0]\,
      O(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_ns0\(3 downto 0),
      S(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[3]\,
      S(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[2]\,
      S(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[1]\,
      S(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r[3]_i_6_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r_reg[3]_i_2_n_0\,
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r_reg[7]_i_2_n_0\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_r_reg[7]_i_2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_hi_ns0\(7 downto 4),
      S(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[7]\,
      S(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[6]\,
      S(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[5]\,
      S(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[4]\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_lead_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rise_lead_r[6]_i_1__0_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[0]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_0\(0),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_lead_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rise_lead_r[6]_i_1__0_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[1]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_0\(1),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_lead_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rise_lead_r[6]_i_1__0_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[2]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_0\(2),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_lead_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rise_lead_r[6]_i_1__0_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[3]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_0\(3),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_lead_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rise_lead_r[6]_i_1__0_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[4]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_0\(4),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_lead_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rise_lead_r[6]_i_1__0_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[5]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_0\(5),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_lead_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rise_lead_r[6]_i_1__0_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[6]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_0\(6),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_trail_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rise_trail_r[6]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_0\(0),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_trail_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rise_trail_r[6]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_0\(1),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_trail_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rise_trail_r[6]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_0\(2),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_trail_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rise_trail_r[6]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_0\(3),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_trail_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rise_trail_r[6]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_0\(4),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_trail_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rise_trail_r[6]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge\(5),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_0\(5),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_center/rise_trail_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rise_trail_r[6]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge\(6),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_0\(6),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_left/rise_trail_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rise_trail_r[6]_i_1__0_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(0),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_left/rise_trail_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rise_trail_r[6]_i_1__0_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(1),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_left/rise_trail_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rise_trail_r[6]_i_1__0_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(2),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_left/rise_trail_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rise_trail_r[6]_i_1__0_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(3),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_left/rise_trail_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rise_trail_r[6]_i_1__0_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(4),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_left/rise_trail_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rise_trail_r[6]_i_1__0_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge\(5),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(5),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_left/rise_trail_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rise_trail_r[6]_i_1__0_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge\(6),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(6),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/fall_trail_r0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[0]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[0]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/fall_trail_r0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[1]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[1]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/fall_trail_r0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[2]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[2]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/fall_trail_r0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[3]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[3]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/fall_trail_r0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[4]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[4]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/fall_trail_r0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[5]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[5]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/fall_trail_r0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[6]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[6]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/trailing_edge0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/trailing_edge0_inferred__0/i__carry_n_0\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/trailing_edge0_inferred__0/i__carry_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[3]\,
      DI(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[2]\,
      DI(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[1]\,
      DI(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[0]\,
      O(3 downto 1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge00_in\(3 downto 1),
      O(0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/trailing_edge0_inferred__0/i__carry_O_UNCONNECTED\(0),
      S(3) => \i__carry_i_1_n_0\,
      S(2) => \i__carry_i_2_n_0\,
      S(1) => \i__carry_i_3_n_0\,
      S(0) => \i__carry_i_4_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/trailing_edge0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/trailing_edge0_inferred__0/i__carry_n_0\,
      CO(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/trailing_edge0_inferred__0/i__carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \i__carry__0_i_1_n_0\,
      DI(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[4]\,
      O(3) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/trailing_edge0_inferred__0/i__carry__0_O_UNCONNECTED\(3),
      O(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge00_in\(6 downto 4),
      S(3) => '0',
      S(2) => \i__carry__0_i_2_n_0\,
      S(1) => \i__carry__0_i_3_n_0\,
      S(0) => \i__carry__0_i_4_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/trailing_edge1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/trailing_edge1\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/trailing_edge1_carry_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => trailing_edge1_carry_i_1_n_0,
      DI(2) => trailing_edge1_carry_i_2_n_0,
      DI(1) => trailing_edge1_carry_i_3_n_0,
      DI(0) => trailing_edge1_carry_i_4_n_0,
      O(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/trailing_edge1_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => trailing_edge1_carry_i_5_n_0,
      S(2) => trailing_edge1_carry_i_6_n_0,
      S(1) => trailing_edge1_carry_i_7_n_0,
      S(0) => trailing_edge1_carry_i_8_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__0_carry_n_0\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__0_carry_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return0\(3 downto 1),
      O(0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__0_carry_O_UNCONNECTED\(0),
      S(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry_i_1_n_0\,
      S(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry_i_2_n_0\,
      S(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry_i_3_n_0\,
      S(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg_n_0_[0]\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__0_carry_n_0\,
      CO(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__0_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \center0_return1__0_carry__0_i_1_n_0\,
      DI(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(4 downto 3),
      O(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return0\(7 downto 4),
      S(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_2_n_0\,
      S(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_3_n_0\,
      S(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_4_n_0\,
      S(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__0_carry__0_i_5_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__1_carry_n_0\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__1_carry_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__1_carry_O_UNCONNECTED\(3 downto 1),
      O(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return0\(0),
      S(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry_i_1_n_0\,
      S(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry_i_2_n_0\,
      S(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry_i_3_n_0\,
      S(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg_n_0_[0]\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__1_carry_n_0\,
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__1_carry__0_n_0\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__1_carry__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(5 downto 3),
      O(3 downto 1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return3\(7 downto 5),
      O(0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center0_return1__1_carry__0_O_UNCONNECTED\(0),
      S(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(6),
      S(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry__0_i_2_n_0\,
      S(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry__0_i_3_n_0\,
      S(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return1__1_carry__0_i_4_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg_n_0_[0]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg_n_0_[1]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg_n_0_[2]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg_n_0_[3]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg_n_0_[4]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return\(5),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg_n_0_[5]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return\(6),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_diff_r_reg_n_0_[6]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__0_carry_n_0\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__0_carry_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(3 downto 1),
      DI(0) => '0',
      O(3 downto 1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return0\(3 downto 1),
      O(0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__0_carry_O_UNCONNECTED\(0),
      S(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry_i_1_n_0\,
      S(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry_i_2_n_0\,
      S(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry_i_3_n_0\,
      S(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff\(0)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__0_carry_n_0\,
      CO(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__0_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \center_return1__0_carry__0_i_1_n_0\,
      DI(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(5 downto 4),
      O(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return0\(7 downto 4),
      S(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_2_n_0\,
      S(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_3_n_0\,
      S(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_4_n_0\,
      S(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__0_carry__0_i_5_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__1_carry_n_0\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__1_carry_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(3 downto 1),
      DI(0) => '0',
      O(3 downto 1) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__1_carry_O_UNCONNECTED\(3 downto 1),
      O(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return0\(0),
      S(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry_i_1_n_0\,
      S(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry_i_2_n_0\,
      S(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry_i_3_n_0\,
      S(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff\(0)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__1_carry_n_0\,
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__1_carry__0_n_0\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__1_carry__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(6 downto 4),
      O(3 downto 1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return3\(7 downto 5),
      O(0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/center_return1__1_carry__0_O_UNCONNECTED\(0),
      S(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(7),
      S(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry__0_i_2_n_0\,
      S(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry__0_i_3_n_0\,
      S(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return1__1_carry__0_i_4_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_carry_n_0\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_carry_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(3 downto 0),
      O(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns0\(3 downto 0),
      S(3) => diff_ns0_carry_i_1_n_0,
      S(2) => diff_ns0_carry_i_2_n_0,
      S(1) => diff_ns0_carry_i_3_n_0,
      S(0) => diff_ns0_carry_i_4_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_carry_n_0\,
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_carry__0_n_0\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_carry__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \diff_ns0_carry__0_i_1_n_0\,
      DI(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns0_carry__0_i_2_n_0\,
      DI(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(5),
      DI(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(4),
      O(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns0\(7 downto 4),
      S(3) => \diff_ns0_carry__0_i_3_n_0\,
      S(2) => \diff_ns0_carry__0_i_4_n_0\,
      S(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns0_carry__0_i_5_n_0\,
      S(0) => \diff_ns0_carry__0_i_6_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_carry__0_n_0\,
      CO(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns0\(8),
      S(3 downto 1) => B"000",
      S(0) => \diff_ns0_carry__1_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_inferred__0/i__carry_n_0\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_inferred__0/i__carry_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(3 downto 0),
      O(3 downto 1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns00_in\(3 downto 1),
      O(0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_inferred__0/i__carry_O_UNCONNECTED\(0),
      S(3) => \i__carry_i_1__0_n_0\,
      S(2) => \i__carry_i_2__0_n_0\,
      S(1) => \i__carry_i_3__0_n_0\,
      S(0) => \i__carry_i_4__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_inferred__0/i__carry_n_0\,
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_inferred__0/i__carry__0_n_0\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns0_inferred__0/i__carry__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(7 downto 4),
      O(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns00_in\(7 downto 4),
      S(3) => \i__carry__0_i_1__0_n_0\,
      S(2) => \i__carry__0_i_2__0_n_0\,
      S(1) => \i__carry__0_i_3__0_n_0\,
      S(0) => \i__carry__0_i_4__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns1_carry_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_1_n_0\,
      DI(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_2_n_0\,
      DI(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_3_n_0\,
      DI(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_4_n_0\,
      O(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_ns1_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_5_n_0\,
      S(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_6_n_0\,
      S(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_7_n_0\,
      S(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1_carry_i_8_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[0]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[1]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[2]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[3]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[4]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns\(5),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[5]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns\(6),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[6]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns\(7),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[7]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns\(8),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[8]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diffs_eq_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diffs_eq_carry_CO_UNCONNECTED\(3),
      CO(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diffs_eq\,
      CO(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diffs_eq_carry_CO_UNCONNECTED\(1 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diffs_eq_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => diffs_eq_carry_i_1_n_0,
      S(1) => diffs_eq_carry_i_2_n_0,
      S(0) => diffs_eq_carry_i_3_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diffs_eq_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => diffs_eq_r_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diffs_eq_r\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/done_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/done_ns\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/done_r_reg_n_0\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_aligned_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_aligned_ns\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_aligned_r_reg_n_0\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_center_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return0\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(0),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_center_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return0\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(1),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_center_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return0\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(2),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_center_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return0\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(3),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_center_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return0\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(4),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_center_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return0\(5),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(5),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_center_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return0\(6),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(6),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_center_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_return0\(7),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_center\(7),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_diff_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff\(0),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_diff_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff\(1),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_diff_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff\(2),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_diff_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff\(3),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_diff_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff\(4),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_diff_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return\(5),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff\(5),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/edge_diff_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return\(6),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff\(6),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry_n_0\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[3]\,
      DI(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[2]\,
      DI(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[1]\,
      DI(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[0]\,
      O(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry_n_4\,
      O(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry_n_5\,
      O(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry_n_6\,
      O(0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry_O_UNCONNECTED\(0),
      S(3) => \mod_sub0_return0__0_carry_i_1_n_0\,
      S(2) => \mod_sub0_return0__0_carry_i_2_n_0\,
      S(1) => \mod_sub0_return0__0_carry_i_3_n_0\,
      S(0) => \mod_sub0_return0__0_carry_i_4_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry_n_0\,
      CO(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[5]\,
      DI(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[4]\,
      O(3) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry__0_O_UNCONNECTED\(3),
      O(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry__0_n_5\,
      O(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry__0_n_6\,
      O(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry__0_n_7\,
      S(3) => '0',
      S(2) => \mod_sub0_return0__0_carry__0_i_1_n_0\,
      S(1) => \mod_sub0_return0__0_carry__0_i_2_n_0\,
      S(0) => \mod_sub0_return0__0_carry__0_i_3_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry_n_0\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[3]\,
      DI(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[2]\,
      DI(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[1]\,
      DI(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_edge_right/rise_lead_r_reg_n_0_[0]\,
      O(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry_n_4\,
      O(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry_n_5\,
      O(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry_n_6\,
      O(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry_n_7\,
      S(3) => mod_sub0_return0_carry_i_1_n_0,
      S(2) => mod_sub0_return0_carry_i_2_n_0,
      S(1) => mod_sub0_return0_carry_i_3_n_0,
      S(0) => mod_sub0_return0_carry_i_4_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry_n_0\,
      CO(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return0_carry__0_i_1_n_0\,
      DI(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_left_0\(4),
      O(3) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry__0_O_UNCONNECTED\(3),
      O(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry__0_n_5\,
      O(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry__0_n_6\,
      O(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry__0_n_7\,
      S(3) => '0',
      S(2) => \mod_sub0_return0_carry__0_i_2_n_0\,
      S(1) => \mod_sub0_return0_carry__0_i_3_n_0\,
      S(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return0_carry__0_i_4_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return1_carry_n_0\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return1_carry_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3) => mod_sub0_return1_carry_i_1_n_0,
      DI(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_2_n_0\,
      DI(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_3_n_0\,
      DI(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_4_n_0\,
      O(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return1_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_5_n_0\,
      S(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_6_n_0\,
      S(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_7_n_0\,
      S(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub0_return1_carry_i_8_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry_n_0\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[3]\,
      DI(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[2]\,
      DI(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[1]\,
      DI(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[0]\,
      O(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry_n_4\,
      O(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry_n_5\,
      O(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry_n_6\,
      O(0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry_O_UNCONNECTED\(0),
      S(3) => \mod_sub_return0__0_carry_i_1_n_0\,
      S(2) => \mod_sub_return0__0_carry_i_2_n_0\,
      S(1) => \mod_sub_return0__0_carry_i_3_n_0\,
      S(0) => \mod_sub_return0__0_carry_i_4_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry_n_0\,
      CO(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[5]\,
      DI(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[4]\,
      O(3) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry__0_O_UNCONNECTED\(3),
      O(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry__0_n_5\,
      O(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry__0_n_6\,
      O(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry__0_n_7\,
      S(3) => '0',
      S(2) => \mod_sub_return0__0_carry__0_i_1_n_0\,
      S(1) => \mod_sub_return0__0_carry__0_i_2_n_0\,
      S(0) => \mod_sub_return0__0_carry__0_i_3_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry_n_0\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[3]\,
      DI(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[2]\,
      DI(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[1]\,
      DI(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[0]\,
      O(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry_n_4\,
      O(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry_n_5\,
      O(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry_n_6\,
      O(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry_n_7\,
      S(3) => mod_sub_return0_carry_i_1_n_0,
      S(2) => mod_sub_return0_carry_i_2_n_0,
      S(1) => mod_sub_return0_carry_i_3_n_0,
      S(0) => mod_sub_return0_carry_i_4_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry_n_0\,
      CO(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return0_carry__0_i_1_n_0\,
      DI(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(5),
      O(3) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry__0_O_UNCONNECTED\(3),
      O(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry__0_n_5\,
      O(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry__0_n_6\,
      O(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry__0_n_7\,
      S(3) => '0',
      S(2) => \mod_sub_return0_carry__0_i_2_n_0\,
      S(1) => \mod_sub_return0_carry__0_i_3_n_0\,
      S(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return0_carry__0_i_4_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return1_carry_n_0\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return1_carry_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3) => mod_sub_return1_carry_i_1_n_0,
      DI(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_2_n_0\,
      DI(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_3_n_0\,
      DI(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_4_n_0\,
      O(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return1_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_5_n_0\,
      S(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_6_n_0\,
      S(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_7_n_0\,
      S(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/mod_sub_return1_carry_i_8_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/poc_backup_ns0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/poc_backup_ns0_carry_n_0\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/poc_backup_ns0_carry_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => poc_backup_ns0_carry_i_1_n_0,
      DI(2) => poc_backup_ns0_carry_i_2_n_0,
      DI(1) => poc_backup_ns0_carry_i_3_n_0,
      DI(0) => poc_backup_ns0_carry_i_4_n_0,
      O(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/poc_backup_ns0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => poc_backup_ns0_carry_i_5_n_0,
      S(2) => poc_backup_ns0_carry_i_6_n_0,
      S(1) => poc_backup_ns0_carry_i_7_n_0,
      S(0) => poc_backup_ns0_carry_i_8_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/poc_backup_ns0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/poc_backup_ns0_carry_n_0\,
      CO(3 downto 1) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/poc_backup_ns0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/poc_backup_ns0\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \poc_backup_ns0_carry__0_i_1_n_0\,
      O(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/poc_backup_ns0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/poc_backup_ns0_carry__0_i_2_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/poc_backup_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/poc_backup_ns\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/poc_backup_r_reg_n_0\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/prev_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/done_ns\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[0]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/prev_r\(0),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/prev_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/done_ns\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[1]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/prev_r\(1),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/prev_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/done_ns\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[2]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/prev_r\(2),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/prev_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/done_ns\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[3]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/prev_r\(3),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/prev_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/done_ns\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[4]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/prev_r\(4),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/prev_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/done_ns\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[5]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/prev_r\(5),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/prev_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/done_ns\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[6]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/prev_r\(6),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/prev_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/done_ns\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[7]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/prev_r\(7),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/prev_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/done_ns\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/diff_r_reg_n_0_[8]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/prev_r\(8),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_lead_center_offset_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_lead_center_0\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(1),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_lead_center_offset_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset_return0\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(2),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_lead_center_offset_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset_return0\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(3),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_lead_center_offset_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset_return0\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(4),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_lead_center_offset_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset_return0\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(5),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_lead_center_offset_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset_return0\(5),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(6),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_lead_center_offset_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset_return0\(6),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in1_in\(7),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/rise_trail_center_0\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[0]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset0_return0\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[1]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset0_return0\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[2]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset0_return0\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[3]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset0_return0\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[4]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset0_return0\(5),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[5]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/offset0_return0\(6),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/rise_trail_center_offset_r_reg_n_0_[6]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_end_r2_reg_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => run_end_r2_reg_srl3_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_end_r2_reg_srl3_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_end_r3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_end_r2_reg_srl3_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_end_r3\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_ends_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_poc_meta/run_ends_r[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_ends_r_reg_n_0_[0]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_ends_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_poc_meta/run_ends_r[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_ends_r_reg_n_0_[1]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_polarity_held_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => run_polarity_held_r_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_polarity_held_r\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_too_small_r2_reg_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_too_small_r10\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_too_small_r2_reg_srl2_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_too_small_r3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_too_small_r2_reg_srl2_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_too_small_r3\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/window_center_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return0\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(0),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/window_center_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return0\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(1),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/window_center_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return0\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(2),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/window_center_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return0\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(3),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/window_center_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return0\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(4),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/window_center_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return0\(5),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(5),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/window_center_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return0\(6),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(6),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/window_center_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center0_return0\(7),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/window_center\(7),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_polarity_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_polarity_ns2_out\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_polarity_r_reg_n_0\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \tap_r[6]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in__0\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[0]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \tap_r[6]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in__0\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[1]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \tap_r[6]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in__0\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[2]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \tap_r[6]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in__0\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[3]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \tap_r[6]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in__0\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[4]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \tap_r[6]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in__0\(5),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[5]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \tap_r[6]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in__0\(6),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_r_reg_n_0_[6]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_too_small_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_too_small_ns\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/run_too_small_r_reg_n_0\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samp_cntr_r[11]_i_1_n_0\,
      D => \samp_cntr_r[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[0]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samp_cntr_r[11]_i_1_n_0\,
      D => \samp_cntr_r[10]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[10]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samp_cntr_r[11]_i_1_n_0\,
      D => \samp_cntr_r[11]_i_2_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[11]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samp_cntr_r[11]_i_1_n_0\,
      D => \samp_cntr_r[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[1]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samp_cntr_r[11]_i_1_n_0\,
      D => \samp_cntr_r[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[2]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samp_cntr_r[11]_i_1_n_0\,
      D => \samp_cntr_r[3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[3]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samp_cntr_r[11]_i_1_n_0\,
      D => \samp_cntr_r[4]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[4]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samp_cntr_r[11]_i_1_n_0\,
      D => \samp_cntr_r[5]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[5]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samp_cntr_r[11]_i_1_n_0\,
      D => \samp_cntr_r[6]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[6]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samp_cntr_r[11]_i_1_n_0\,
      D => \samp_cntr_r[7]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[7]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samp_cntr_r[11]_i_1_n_0\,
      D => \samp_cntr_r[8]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[8]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samp_cntr_r[11]_i_1_n_0\,
      D => \samp_cntr_r[9]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_cntr_r_reg_n_0_[9]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_wait_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samp_wait_r[7]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_1_in\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(0),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_wait_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samp_wait_r[7]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_1_in\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(1),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_wait_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samp_wait_r[7]_i_1_n_0\,
      D => \samp_wait_r[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(2),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_wait_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samp_wait_r[7]_i_1_n_0\,
      D => \samp_wait_r[3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(3),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_wait_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samp_wait_r[7]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_1_in\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(4),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_wait_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samp_wait_r[7]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_1_in\(5),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(5),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_wait_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samp_wait_r[7]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_1_in\(6),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(6),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samp_wait_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samp_wait_r[7]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_1_in\(7),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samp_wait_r\(7),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samp_cntr_r[11]_i_1_n_0\,
      D => \samps_hi_r[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[0]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samp_cntr_r[11]_i_1_n_0\,
      D => \samps_hi_r[10]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[10]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samp_cntr_r[11]_i_1_n_0\,
      D => \samps_hi_r[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[11]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samp_cntr_r[11]_i_1_n_0\,
      D => \samps_hi_r[12]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[12]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samp_cntr_r[11]_i_1_n_0\,
      D => \samps_hi_r[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[1]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samp_cntr_r[11]_i_1_n_0\,
      D => \samps_hi_r[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[2]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samp_cntr_r[11]_i_1_n_0\,
      D => \samps_hi_r[3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[3]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samp_cntr_r[11]_i_1_n_0\,
      D => \samps_hi_r[4]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[4]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samp_cntr_r[11]_i_1_n_0\,
      D => \samps_hi_r[5]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[5]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samp_cntr_r[11]_i_1_n_0\,
      D => \samps_hi_r[6]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[6]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samp_cntr_r[11]_i_1_n_0\,
      D => \samps_hi_r[7]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[7]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samp_cntr_r[11]_i_1_n_0\,
      D => \samps_hi_r[8]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[8]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samp_cntr_r[11]_i_1_n_0\,
      D => \samps_hi_r[9]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[9]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_lo_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_lo_carry_n_0\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_lo_carry_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => samps_lo_carry_i_1_n_0,
      O(3 downto 1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_lo\(5 downto 3),
      O(0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_lo_carry_O_UNCONNECTED\(0),
      S(3) => samps_lo_carry_i_2_n_0,
      S(2) => samps_lo_carry_i_3_n_0,
      S(1) => samps_lo_carry_i_4_n_0,
      S(0) => samps_lo_carry_i_5_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_lo_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_lo_carry_n_0\,
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_lo_carry__0_n_0\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_lo_carry__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_lo\(9 downto 6),
      S(3) => \samps_lo_carry__0_i_1_n_0\,
      S(2) => \samps_lo_carry__0_i_2_n_0\,
      S(1) => \samps_lo_carry__0_i_3_n_0\,
      S(0) => \samps_lo_carry__0_i_4_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_lo_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_lo_carry__0_n_0\,
      CO(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_lo_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_lo_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_lo\(12 downto 10),
      S(3) => '0',
      S(2) => \samps_lo_carry__1_i_1_n_0\,
      S(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[11]\,
      S(0) => \samps_lo_carry__1_i_3_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_one_r0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_one_r0_carry_n_0\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_one_r0_carry_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3) => samps_one_r0_carry_i_1_n_0,
      DI(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[5]\,
      DI(1) => samps_one_r0_carry_i_2_n_0,
      DI(0) => '0',
      O(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_one_r0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => samps_one_r0_carry_i_3_n_0,
      S(2) => samps_one_r0_carry_i_4_n_0,
      S(1) => samps_one_r0_carry_i_5_n_0,
      S(0) => samps_one_r0_carry_i_6_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_one_r0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_one_r0_carry_n_0\,
      CO(3) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_one_r0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_one_ns\,
      CO(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_one_r0_carry__0_CO_UNCONNECTED\(1 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[12]\,
      DI(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_hi_r_reg_n_0_[11]\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_one_r0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \samps_one_r0_carry__0_i_1_n_0\,
      S(1) => \samps_one_r0_carry__0_i_2_n_0\,
      S(0) => \samps_one_r0_carry__0_i_3_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_one_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_one_ns\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_one_r_reg_n_0\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_zero_r0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_zero_r0_carry_n_0\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_zero_r0_carry_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3) => samps_zero_r0_carry_i_1_n_0,
      DI(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_lo\(5),
      DI(1) => samps_zero_r0_carry_i_2_n_0,
      DI(0) => '0',
      O(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_zero_r0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => samps_zero_r0_carry_i_3_n_0,
      S(2) => samps_zero_r0_carry_i_4_n_0,
      S(1) => samps_zero_r0_carry_i_5_n_0,
      S(0) => samps_zero_r0_carry_i_6_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_zero_r0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_zero_r0_carry_n_0\,
      CO(3) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_zero_r0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_zero_ns\,
      CO(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_zero_r0_carry__0_CO_UNCONNECTED\(1 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_lo\(12 downto 11),
      DI(0) => '0',
      O(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_zero_r0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \samps_zero_r0_carry__0_i_1_n_0\,
      S(1) => \samps_zero_r0_carry__0_i_2_n_0\,
      S(0) => \samps_zero_r0_carry__0_i_3_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_zero_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/samps_zero_ns\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/samps_zero_r_reg_n_0\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_ns0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_ns0_carry_n_0\,
      CO(2 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_ns0_carry_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_ns0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => sm_ns0_carry_i_1_n_0,
      S(2) => sm_ns0_carry_i_2_n_0,
      S(1) => sm_ns0_carry_i_3_n_0,
      S(0) => sm_ns0_carry_i_4_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_poc_tap_base/sm_r[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[0]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_poc_tap_base/sm_r[1]_i_2_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \tap_r[6]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[0]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \tap_r[6]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[1]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \tap_r[6]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[2]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \tap_r[6]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[3]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \tap_r[6]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[4]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \tap_r[6]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in\(5),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[5]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \tap_r[6]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/p_0_in\(6),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/tap_r_reg_n_0_[6]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/no_eXes.pos_edge_samp_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/q1\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/pos_edge_samp\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/pd_out_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/pos_edge_samp\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/pd_out_r_reg_n_0\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/u_phase_detector\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "OPPOSITE_EDGE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk\,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/tmp_lb_clk\(3),
      Q1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/q1\,
      Q2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/u_phase_detector_Q2_UNCONNECTED\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r1\,
      S => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/int_rd_cmd_n_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/p_1_out\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/int_rd_cmd_n\(0),
      S => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/int_wr_cmd_n_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_control/p_1_out_inferred__0/i__n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wr_n\(3),
      S => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \iob_addr_rise1[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(3),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \iob_addr_rise1[10]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(43),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \iob_addr_rise1[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(47),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \iob_addr_rise1[12]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(51),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \iob_addr_rise1[13]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(55),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \iob_addr_rise1[14]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(59),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \iob_addr_rise1[15]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(63),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \iob_addr_rise1[16]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(67),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \iob_addr_rise1[17]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(71),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \iob_addr_rise1[18]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(75),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \iob_addr_rise1[19]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(79),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \iob_addr_rise1[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(7),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \iob_addr_rise1[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(11),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \iob_addr_rise1[3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(15),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \iob_addr_rise1[4]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(19),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \iob_addr_rise1[5]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(23),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \iob_addr_rise1[6]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(27),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \iob_addr_rise1[7]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(31),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \iob_addr_rise1[8]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(35),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/iob_addr_rise1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \iob_addr_rise1[9]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(39),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_bw_rise0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_fall1_2r\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_bw\(4),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise0_r\(16),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(65),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise0_r\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(5),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise0_r\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(13),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise0_r\(5),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(21),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise0_r\(7),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(29),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(3),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(10),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(43),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(11),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(47),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(12),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(51),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(13),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(55),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(14),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(59),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(15),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(63),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(16),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(67),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(17),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(71),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(7),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(11),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(15),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(19),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(5),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(23),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(6),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(27),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(7),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(31),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(8),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(35),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_fall1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(9),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(39),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(0),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(10),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(40),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(11),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(44),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(12),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(48),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(13),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(52),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(14),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(56),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(15),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(60),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(16),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(64),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(17),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(68),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(4),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(8),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(12),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(16),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(5),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(20),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(6),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(24),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(7),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(28),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(8),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(32),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(9),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(36),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(2),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(10),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(42),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(11),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(46),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(12),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(50),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(13),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(54),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(14),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(58),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(15),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(62),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(16),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(66),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(17),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(70),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(6),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(10),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(14),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(18),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(5),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(22),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(6),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(26),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(7),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(30),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(8),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(34),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/iob_data_rise1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(9),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(38),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_fall1_2r_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_fall1_2r\(1),
      S => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      S => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mux_data_fall0_r[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(0),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_fall0_r[10]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(10),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mux_data_fall0_r[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(11),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_fall0_r[12]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(12),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mux_data_fall0_r[13]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(13),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_fall0_r[14]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(14),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_fall0_r[15]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(15),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_fall0_r[16]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(16),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_fall0_r[17]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(17),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_fall0_r[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(1),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mux_data_fall0_r[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(2),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_fall0_r[3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(3),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mux_data_fall0_r[4]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(4),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_fall0_r[5]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(5),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mux_data_fall0_r[6]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(6),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_fall0_r[7]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(7),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mux_data_fall0_r[8]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(8),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mux_data_fall0_r[9]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(9),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(0),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(6),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(10),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r\(11),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(11),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(8),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(12),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(9),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(13),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r\(14),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(14),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(11),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(15),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r\(16),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(16),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(13),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(17),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(1),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(2),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(3),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(4),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r\(5),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(5),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(6),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r\(7),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(7),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall0_r\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(8),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r\(9),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_2r\(9),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_fall1_r[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r\(0),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_fall1_r[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r\(11),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_fall1_r[14]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r\(14),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_fall1_r[16]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r\(16),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_fall1_r[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r\(1),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_fall1_r[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r\(2),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_fall1_r[3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r\(3),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_fall1_r[5]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r\(5),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_fall1_r[7]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r\(7),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_fall1_r[9]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_fall1_r\(9),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise0_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mux_data_rise0_r[16]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise0_r\(16),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise0_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_rise0_r[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise0_r\(1),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise0_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_rise0_r[3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise0_r\(3),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise0_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_rise0_r[5]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise0_r\(5),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise0_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_rise0_r[7]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise0_r\(7),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_rise1_r[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(0),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mux_data_rise1_r[10]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(10),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_rise1_r[11]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(11),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mux_data_rise1_r[12]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(12),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mux_data_rise1_r[13]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(13),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_rise1_r[14]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(14),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_rise1_r[15]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(15),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_rise1_r[16]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(16),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_rise1_r[17]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(17),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_rise1_r[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(1),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_rise1_r[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(2),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_rise1_r[3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(3),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mux_data_rise1_r[4]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(4),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_rise1_r[5]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(5),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mux_data_rise1_r[6]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(6),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_rise1_r[7]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(7),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mux_data_rise1_r[8]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(8),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_phy_wr_data/mux_data_rise1_r[9]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_data_rise1_r\(9),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cal_stage2_start_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => cal_stage2_start_r_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/cal_stage2_start\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/seen_valid_r0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sel\,
      D => \cq_cnt_r_reg[0]_i_2_n_7\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sel\,
      D => \cq_cnt_r_reg[8]_i_1_n_5\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg\(10),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sel\,
      D => \cq_cnt_r_reg[8]_i_1_n_4\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg\(11),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sel\,
      D => \cq_cnt_r_reg[0]_i_2_n_6\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sel\,
      D => \cq_cnt_r_reg[0]_i_2_n_5\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sel\,
      D => \cq_cnt_r_reg[0]_i_2_n_4\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg\(3),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sel\,
      D => \cq_cnt_r_reg[4]_i_1_n_7\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg\(4),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sel\,
      D => \cq_cnt_r_reg[4]_i_1_n_6\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg\(5),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sel\,
      D => \cq_cnt_r_reg[4]_i_1_n_5\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg\(6),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sel\,
      D => \cq_cnt_r_reg[4]_i_1_n_4\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg\(7),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sel\,
      D => \cq_cnt_r_reg[8]_i_1_n_7\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg\(8),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sel\,
      D => \cq_cnt_r_reg[8]_i_1_n_6\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_cnt_r_reg\(9),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => cq_stable_r_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/edge_adv_cal_start_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \edge_adv_cal_start_r_i_1__0_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/edge_adv_cal_start\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/seen_valid_r0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/init_calib_complete_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/init_calib_complete_ns\,
      Q => init_calib_complete_i,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/seen_valid_r0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/init_rd_cmd_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/init_rd_cmd_ns\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_rd_cmd\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/seen_valid_r0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/init_wr_cmd_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/init_wr_cmd_ns\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/seen_valid_r0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/init_wr_data0_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/idelay_ld\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_data0\(16),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/init_wr_data0_r_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_stg1_done_r_reg_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_data0\(34),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[4]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i__n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[4]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010012"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i__n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___0_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___2_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___3_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___4_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___5_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[5]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[7]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[8]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[9]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___2_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[5]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[7]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[8]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[9]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___3_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"16"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[12]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[13]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[14]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___4_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[12]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[13]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[14]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns_inferred__1/i___5_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns\,
      D => '0',
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[0]\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/seen_valid_r0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns0_in\(12),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[12]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/seen_valid_r0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns0_in\(13),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[13]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/seen_valid_r0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[4]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[14]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/seen_valid_r0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns0_in\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[1]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/seen_valid_r0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[1]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[2]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/seen_valid_r0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns0_in\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[3]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/seen_valid_r0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[3]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[4]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/seen_valid_r0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[7]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[5]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/seen_valid_r0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns0_in\(7),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[7]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/seen_valid_r0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns0_in\(8),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[8]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/seen_valid_r0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_ns\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[5]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/phy_init_r_reg_n_0_[9]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/seen_valid_r0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/rdlvl_stg1_start_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => rdlvl_stg1_start_r_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rdlvl_stg1_start\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/seen_valid_r0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/rst_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/rst_r\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/rst_stg1_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/rst_stg1_ns\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg1\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/rst_stg2_r_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/seen_valid_r0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sm_cntr_r[4]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/sm_cntr_ns\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(0),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sm_cntr_r[4]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/sm_cntr_ns\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(1),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sm_cntr_r[4]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/sm_cntr_ns\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(2),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sm_cntr_r[4]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/sm_cntr_ns\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(3),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sm_cntr_r[4]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/sm_cntr_ns\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(4),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \sm_cntr_r[4]_i_1_n_0\,
      D => \sm_cntr_r[5]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(5),
      S => \sm_cntr_r[8]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \sm_cntr_r[4]_i_1_n_0\,
      D => \sm_cntr_r[6]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(6),
      S => \sm_cntr_r[8]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \sm_cntr_r[4]_i_1_n_0\,
      D => \sm_cntr_r[7]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(7),
      S => \sm_cntr_r[8]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \sm_cntr_r[4]_i_1_n_0\,
      D => \sm_cntr_r[8]_i_2_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/sm_cntr_r_reg\(8),
      S => \sm_cntr_r[8]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/io_fifo_rden_cal_done_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/io_fifo_rden_cal_done_r_reg_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_0_in\(1),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/io_fifo_rden_cal_done_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_0_in\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_1_in\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/io_fifo_rden_cal_done_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_1_in\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_0_in2_in\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_cnt_dec_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => po_cnt_dec_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_cnt_dec\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_dec_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => po_dec_done_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_gap_enforcer[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer\(0),
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_gap_enforcer[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer\(1),
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_gap_enforcer[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer\(2),
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_gap_enforcer[3]_i_2_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer\(3),
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_gap_enforcer0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \po_rdval_cnt[8]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_1_in__0\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[0]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \po_rdval_cnt[8]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_1_in__0\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[1]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \po_rdval_cnt[8]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_1_in__0\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[2]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \po_rdval_cnt[8]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_1_in__0\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[3]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \po_rdval_cnt[8]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_1_in__0\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[4]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \po_rdval_cnt[8]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_1_in__0\(5),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[5]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \po_rdval_cnt[8]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_1_in__0\(6),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[6]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \po_rdval_cnt[8]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_1_in__0\(7),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[7]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \po_rdval_cnt[8]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/p_1_in__0\(8),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_po_init/po_rdval_cnt_reg_n_0_[8]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/FSM_sequential_pc_ctl_ns_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FSM_sequential_pc_ctl_ns[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_ctl_ns\(0),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/FSM_sequential_pc_ctl_ns_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FSM_sequential_pc_ctl_ns[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cmd\(0),
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/io_fifo_rden_cal_done_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => io_fifo_rden_cal_done_r_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/io_fifo_rden_cal_done_r_reg_n_0\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/of_cmd_wr_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_rld_phy_cntrl_init/of_cmd_wr_en_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_cmd_wr_en\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/of_data_wr_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_rld_phy_cntrl_init/of_data_wr_en_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_data_wr_en\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cmd_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \pc_command_offset[4]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cmd\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cmd_reg_n_0_[0]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cmd_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \pc_command_offset[4]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cmd\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cmd_reg_n_0_[2]\,
      S => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cntr_cmd_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \pc_command_offset[4]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cntr_cmd\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cntr_cmd_reg_n_0_[4]\,
      S => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_command_offset_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \pc_command_offset[4]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_command_offset\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_command_offset_reg_n_0_[4]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_data_offset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \pc_command_offset[4]_i_1_n_0\,
      D => \pc_data_offset[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_data_offset_reg_n_0_[0]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_data_offset_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \pc_command_offset[4]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_data_offset\(5),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_data_offset_reg_n_0_[5]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_seq_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_rld_phy_cntrl_init/pc_seq[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_seq_reg_n_0_[0]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_seq_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_qdr_rld_phy_cntrl_init/pc_seq[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_seq_reg_n_0_[1]\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/phy_ctl_wr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \pc_command_offset[4]_i_1_n_0\,
      D => \u_qdr_rld_phy_cntrl_init/__0/i__n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/phy_ctl_wr_reg_n_0\,
      R => rst_clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/A_calib_in_common_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_in_common_reg_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/A_calib_in_common\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/drive_on_calib_in_common_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/p_1_out\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/drive_on_calib_in_common_0\(3),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/drive_on_calib_in_common_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \drive_on_calib_in_common_2[3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/drive_on_calib_in_common_2_reg_n_0_[3]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_po_fine_enable_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \C_po_fine_enable_i_1__0_n_0\,
      D => C_po_fine_enable_i_2_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_po_fine_enable\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_zero_inputs__0\(0)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_po_sel_fine_oclk_delay_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \C_po_fine_enable_i_1__0_n_0\,
      D => \C_po_sel_fine_oclk_delay_i_1__0_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_po_sel_fine_oclk_delay_reg_n_0\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_zero_inputs__0\(0)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_po_fine_enable_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \C_po_fine_enable_i_1__0_n_0\,
      D => D_po_fine_enable_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_po_fine_enable\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_zero_inputs__0\(0)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_po_sel_fine_oclk_delay_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \C_po_fine_enable_i_1__0_n_0\,
      D => D_po_sel_fine_oclk_delay_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_po_sel_fine_oclk_delay_reg_n_0\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_zero_inputs__0\(0)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i\: unisim.vcomponents.PHY_CONTROL
    generic map(
      AO_TOGGLE => 5,
      AO_WRLVL_EN => B"0000",
      BURST_MODE => "TRUE",
      CLK_RATIO => 2,
      CMD_OFFSET => 0,
      CO_DURATION => 1,
      DATA_CTL_A_N => "TRUE",
      DATA_CTL_B_N => "TRUE",
      DATA_CTL_C_N => "TRUE",
      DATA_CTL_D_N => "TRUE",
      DISABLE_SEQ_MATCH => "TRUE",
      DI_DURATION => 1,
      DO_DURATION => 1,
      EVENTS_DELAY => 18,
      FOUR_WINDOW_CLOCKS => 63,
      MULTI_REGION => "TRUE",
      PHY_COUNT_ENABLE => "TRUE",
      RD_CMD_OFFSET_0 => 0,
      RD_CMD_OFFSET_1 => 0,
      RD_CMD_OFFSET_2 => 0,
      RD_CMD_OFFSET_3 => 0,
      RD_DURATION_0 => 0,
      RD_DURATION_1 => 0,
      RD_DURATION_2 => 0,
      RD_DURATION_3 => 0,
      SYNC_MODE => "FALSE",
      WR_CMD_OFFSET_0 => 5,
      WR_CMD_OFFSET_1 => 5,
      WR_CMD_OFFSET_2 => 5,
      WR_CMD_OFFSET_3 => 5,
      WR_DURATION_0 => 6,
      WR_DURATION_1 => 6,
      WR_DURATION_2 => 6,
      WR_DURATION_3 => 6
    )
        port map (
      AUXOUTPUT(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_AUXOUTPUT_UNCONNECTED\(3 downto 0),
      INBURSTPENDING(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_INBURSTPENDING_UNCONNECTED\(3 downto 0),
      INRANKA(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_INRANKA_UNCONNECTED\(1 downto 0),
      INRANKB(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_INRANKB_UNCONNECTED\(1 downto 0),
      INRANKC(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_INRANKC_UNCONNECTED\(1 downto 0),
      INRANKD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_INRANKD_UNCONNECTED\(1 downto 0),
      MEMREFCLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk\,
      OUTBURSTPENDING(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_n_22\,
      OUTBURSTPENDING(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_n_23\,
      OUTBURSTPENDING(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_OUTBURSTPENDING_UNCONNECTED\(1 downto 0),
      PCENABLECALIB(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_PCENABLECALIB_UNCONNECTED\(1 downto 0),
      PHYCLK => clk,
      PHYCTLALMOSTFULL => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/_phy_ctl_a_full_p\(0),
      PHYCTLEMPTY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_n_1\,
      PHYCTLFULL => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_PHYCTLFULL_UNCONNECTED\,
      PHYCTLMSTREMPTY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_n_1\,
      PHYCTLREADY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_n_3\,
      PHYCTLWD(31 downto 30) => B"01",
      PHYCTLWD(29) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cntr_cmd_reg_n_0_[4]\,
      PHYCTLWD(28) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cntr_cmd_reg_n_0_[4]\,
      PHYCTLWD(27) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cntr_cmd_reg_n_0_[4]\,
      PHYCTLWD(26) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cntr_cmd_reg_n_0_[4]\,
      PHYCTLWD(25) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cntr_cmd_reg_n_0_[4]\,
      PHYCTLWD(24) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_seq_reg_n_0_[1]\,
      PHYCTLWD(23) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_seq_reg_n_0_[0]\,
      PHYCTLWD(22) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_data_offset_reg_n_0_[5]\,
      PHYCTLWD(21 downto 19) => B"000",
      PHYCTLWD(18) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_data_offset_reg_n_0_[5]\,
      PHYCTLWD(17) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_data_offset_reg_n_0_[0]\,
      PHYCTLWD(16 downto 8) => B"000000000",
      PHYCTLWD(7) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_command_offset_reg_n_0_[4]\,
      PHYCTLWD(6) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_command_offset_reg_n_0_[4]\,
      PHYCTLWD(5) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_command_offset_reg_n_0_[4]\,
      PHYCTLWD(4) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_command_offset_reg_n_0_[4]\,
      PHYCTLWD(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_command_offset_reg_n_0_[4]\,
      PHYCTLWD(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cmd_reg_n_0_[2]\,
      PHYCTLWD(1) => '0',
      PHYCTLWD(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cmd_reg_n_0_[0]\,
      PHYCTLWRENABLE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/phy_ctl_wr_reg_n_0\,
      PLLLOCK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/pll_locked\,
      READCALIBENABLE => '0',
      REFDLLLOCK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/ref_dll_lock_w_0\,
      RESET => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\,
      SYNCIN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse\,
      WRITECALIBENABLE => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/phaser_ref_i\: unisim.vcomponents.PHASER_REF
    generic map(
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0'
    )
        port map (
      CLKIN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/freq_refclk\,
      LOCKED => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/ref_dll_lock_w_0\,
      PWRDWN => '0',
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r\(12)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_counter_read_val[0]_i_1__0_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/po_counter_read_val_w[0]\(0),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_counter_read_val[1]_i_1__0_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/po_counter_read_val_w[0]\(1),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_counter_read_val[2]_i_1__0_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/po_counter_read_val_w[0]\(2),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_counter_read_val[3]_i_1__0_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/po_counter_read_val_w[0]\(3),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_counter_read_val[4]_i_1__0_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/po_counter_read_val_w[0]\(4),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_counter_read_val[5]_i_1__0_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/po_counter_read_val_w[0]\(5),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_counter_read_val[6]_i_1__0_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/po_counter_read_val_w[0]\(6),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_counter_read_val[7]_i_1__0_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/po_counter_read_val_w[0]\(7),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_counter_read_val[8]_i_1__0_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/po_counter_read_val_w[0]\(8),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(1 downto 0),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(3 downto 2),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(5 downto 4),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \mem_reg_0_7_0_5_i_1__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_12_17\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(65 downto 64),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(13 downto 12),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(15 downto 14),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(17 downto 16),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \mem_reg_0_7_0_5_i_1__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_18_23\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(67 downto 66),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(19 downto 18),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(21 downto 20),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(23 downto 22),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \mem_reg_0_7_0_5_i_1__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_24_29\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1) => '0',
      DIA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(60),
      DIB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(63 downto 62),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(25 downto 24),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(27 downto 26),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(29 downto 28),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \mem_reg_0_7_0_5_i_1__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_30_35\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(65),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(56),
      DIC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(59 downto 58),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(31 downto 30),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(33 downto 32),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(35 downto 34),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_30_35_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \mem_reg_0_7_0_5_i_1__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_36_41\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => '0',
      DIC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(52),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(37 downto 36),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(39 downto 38),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(41 downto 40),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_36_41_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \mem_reg_0_7_0_5_i_1__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_42_47\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(55 downto 54),
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(65),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(48),
      DIC(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(51),
      DIC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(50),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(43 downto 42),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(45 downto 44),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(47 downto 46),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_42_47_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \mem_reg_0_7_0_5_i_1__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_48_53\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(65),
      DIA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(40),
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(43),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(42),
      DIC(1) => '0',
      DIC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(44),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(49 downto 48),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(51 downto 50),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(53 downto 52),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_48_53_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \mem_reg_0_7_0_5_i_1__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_54_59\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(47 downto 46),
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(55),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(36),
      DIC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(39 downto 38),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(55 downto 54),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(57 downto 56),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(59 downto 58),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_54_59_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \mem_reg_0_7_0_5_i_1__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_60_65\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS\(8),
      DIC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_bw\(4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(61 downto 60),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(63 downto 62),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(65 downto 64),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_60_65_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \mem_reg_0_7_0_5_i_1__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_66_71\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS\(8),
      DIA(0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS\(8),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(67 downto 66),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(69 downto 68),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(71 downto 70),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_66_71_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \mem_reg_0_7_0_5_i_1__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_6_11\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => '0',
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(68),
      DIC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata__0\(71 downto 70),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(7 downto 6),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(9 downto 8),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(11 downto 10),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \mem_reg_0_7_0_5_i_1__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_72_77\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS\(8),
      DIA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_bw\(4),
      DIB(1) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS\(8),
      DIB(0) => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS\(8),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(73 downto 72),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(75 downto 74),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(77 downto 76),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_72_77_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \mem_reg_0_7_0_5_i_1__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \my_full[3]_i_1__0_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg_n_0_[3]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rd_ptr[0]_i_1__2_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rd_ptr[1]_i_1__2_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rd_ptr[2]_i_1__0_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \wr_ptr[0]_i_1__3_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \wr_ptr[1]_i_1__3_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \wr_ptr[2]_i_1__1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out\: unisim.vcomponents.PHASER_OUT_PHY
    generic map(
      CLKOUT_DIV => 2,
      COARSE_BYPASS => "FALSE",
      COARSE_DELAY => 0,
      DATA_CTL_N => "TRUE",
      DATA_RD_CYCLES => "FALSE",
      FINE_DELAY => 60,
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 2.665600,
      OCLKDELAY_INV => "FALSE",
      OCLK_DELAY => 8,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 2.666000,
      PO => B"111",
      REFCLK_PERIOD => 1.333000,
      SYNC_IN_DIV_RST => "TRUE"
    )
        port map (
      BURSTPENDINGPHY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_n_23\,
      COARSEENABLE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_enable_w\,
      COARSEINC => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_inc_w\,
      COARSEOVERFLOW => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out_COARSEOVERFLOW_UNCONNECTED\,
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(8 downto 0) => B"000000000",
      COUNTERREADEN => '1',
      COUNTERREADVAL(8 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_po_counter_read_val\(8 downto 0),
      CTSBUS(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out_CTSBUS_UNCONNECTED\(1 downto 0),
      DQSBUS(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out_DQSBUS_UNCONNECTED\(1 downto 0),
      DTSBUS(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out_DTSBUS_UNCONNECTED\(1 downto 0),
      ENCALIBPHY(1 downto 0) => B"00",
      FINEENABLE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_enable_w\,
      FINEINC => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_inc_w\,
      FINEOVERFLOW => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out_FINEOVERFLOW_UNCONNECTED\,
      FREQREFCLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/freq_refclk\,
      MEMREFCLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk\,
      OCLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk\,
      OCLKDELAYED => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out_OCLKDELAYED_UNCONNECTED\,
      OCLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv\,
      OSERDESRST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/os_rst\,
      PHASEREFCLK => '0',
      RDENABLE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_rd_enable\,
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\,
      SELFINEOCLKDELAY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_po_sel_fine_oclk_delay_reg_n_0\,
      SYNCIN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse\,
      SYSCLK => clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[0]_i_1__0_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[1]_i_1__0_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[2]_i_1__0_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_skew_delay_en0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/fine_delay_cnt0\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_skew_delay_en0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/fine_delay_cnt0\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_skew_delay_en0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/fine_delay_cnt0\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_skew_delay_en0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/fine_delay_cnt0\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(3),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_skew_delay_en0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/fine_delay_cnt0\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(4),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_skew_delay_en0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/fine_delay_cnt0\(5),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(5),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo\: unisim.vcomponents.OUT_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      OUTPUT_DISABLE => "TRUE",
      SYNCHRONOUS_MODE => "FALSE"
    )
        port map (
      ALMOSTEMPTY => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo_ALMOSTEMPTY_UNCONNECTED\,
      ALMOSTFULL => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo_ALMOSTFULL_UNCONNECTED\,
      D0(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(7 downto 0),
      D1(7 downto 2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(15 downto 10),
      D1(1) => \out_fifo_inst.out_fifo_i_16__2_n_0\,
      D1(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(8),
      D2(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(23 downto 16),
      D3(7 downto 2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(31 downto 26),
      D3(1) => \out_fifo_inst.out_fifo_i_32__2_n_0\,
      D3(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(24),
      D4(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(39 downto 32),
      D5(7 downto 2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(47 downto 42),
      D5(1) => \out_fifo_inst.out_fifo_i_48__2_n_0\,
      D5(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(40),
      D6(7 downto 6) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(55 downto 54),
      D6(5) => \out_fifo_inst.out_fifo_i_52__2_n_0\,
      D6(4 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(52 downto 48),
      D7(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(63 downto 56),
      D8(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(71 downto 64),
      D9(7 downto 6) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(1 downto 0),
      D9(5 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(77 downto 72),
      EMPTY => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo_EMPTY_UNCONNECTED\,
      FULL => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_of_full\,
      Q0(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo_Q0_UNCONNECTED\(3 downto 0),
      Q1(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q1\(3 downto 0),
      Q2(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q2\(3 downto 0),
      Q3(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q3\(3 downto 0),
      Q4(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q4\(3 downto 0),
      Q5(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q5\(7 downto 0),
      Q6(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q6\(7 downto 0),
      Q7(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q7\(3 downto 0),
      Q8(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q8\(3 downto 0),
      Q9(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q9\(3 downto 0),
      RDCLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv\,
      RDEN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_rd_enable\,
      RESET => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/os_rst\,
      WRCLK => clk,
      WREN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_wren\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_enable_w_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => po_coarse_enable_w_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_enable_w\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_inc_w_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_coarse_inc_w_i_1__0_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_inc_w\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_skew_delay_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_coarse_skew_delay_en_i_1__0_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_skew_delay_en\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_delay_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_delay_done0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_po_delay_done\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_enable_w_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_fine_enable_w_i_1__0_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_enable_w\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_skew_delay_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_skew_delay_en0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_skew_delay_en\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q5\(4),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q5\(5),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q5\(6),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q5\(7),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(34),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q6\(4),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q6\(5),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q6\(6),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q6\(7),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(35),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q1\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q1\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q1\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q1\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(25),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q2\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q2\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q2\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q2\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(26),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q3\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q3\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q3\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q3\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(27),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q4\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q4\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q4\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q4\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(28),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q5\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q5\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q5\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q5\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(29),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q6\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q6\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q6\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q6\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(30),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q7\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q7\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q7\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q7\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(31),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q8\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q8\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q8\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q8\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(32),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q9\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q9\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q9\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q9\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(33),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \po_coarse_inc_w_i_1__0_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/p_0_in\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \po_coarse_inc_w_i_1__0_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/p_0_in\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \po_coarse_inc_w_i_1__0_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/p_0_in\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \po_coarse_inc_w_i_1__0_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/p_0_in\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(3),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(1 downto 0),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(3 downto 2),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(5 downto 4),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => mem_reg_0_7_0_5_i_1_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_12_17\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(13 downto 12),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(15 downto 14),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(17 downto 16),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => mem_reg_0_7_0_5_i_1_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_18_23\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(31 downto 30),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(19 downto 18),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(21 downto 20),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(23 downto 22),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => mem_reg_0_7_0_5_i_1_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_24_29\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(43),
      DIA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(24),
      DIB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(27 downto 26),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(25 downto 24),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(27 downto 26),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(29 downto 28),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => mem_reg_0_7_0_5_i_1_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_30_35\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(21 downto 20),
      DIC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(31 downto 30),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(33 downto 32),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(35 downto 34),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_30_35_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => mem_reg_0_7_0_5_i_1_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_36_41\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(35),
      DIC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(37 downto 36),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(39 downto 38),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(41 downto 40),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_36_41_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => mem_reg_0_7_0_5_i_1_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_42_47\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(19 downto 18),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(43 downto 42),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(45 downto 44),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(47 downto 46),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_42_47_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => mem_reg_0_7_0_5_i_1_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_48_53\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(13 downto 12),
      DIB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(49 downto 48),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(51 downto 50),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(53 downto 52),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_48_53_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => mem_reg_0_7_0_5_i_1_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_54_59\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(27),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(8),
      DIC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(55 downto 54),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(57 downto 56),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(59 downto 58),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_54_59_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => mem_reg_0_7_0_5_i_1_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_60_65\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(61 downto 60),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(63 downto 62),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(65 downto 64),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_60_65_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => mem_reg_0_7_0_5_i_1_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_66_71\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(7 downto 6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(67 downto 66),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(69 downto 68),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(71 downto 70),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_66_71_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => mem_reg_0_7_0_5_i_1_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_6_11\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(51),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(32),
      DIC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(7 downto 6),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(9 downto 8),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(11 downto 10),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => mem_reg_0_7_0_5_i_1_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_72_77\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(19),
      DIA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(0),
      DIB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wdata\(3 downto 2),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(73 downto 72),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(75 downto 74),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(77 downto 76),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_72_77_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => mem_reg_0_7_0_5_i_1_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \my_full[3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg_n_0_[3]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rd_ptr[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rd_ptr[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rd_ptr[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \wr_ptr[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \wr_ptr[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \wr_ptr[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out\: unisim.vcomponents.PHASER_OUT_PHY
    generic map(
      CLKOUT_DIV => 2,
      COARSE_BYPASS => "FALSE",
      COARSE_DELAY => 0,
      DATA_CTL_N => "TRUE",
      DATA_RD_CYCLES => "FALSE",
      FINE_DELAY => 60,
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 2.665600,
      OCLKDELAY_INV => "FALSE",
      OCLK_DELAY => 8,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 2.666000,
      PO => B"111",
      REFCLK_PERIOD => 1.333000,
      SYNC_IN_DIV_RST => "TRUE"
    )
        port map (
      BURSTPENDINGPHY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_n_22\,
      COARSEENABLE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_coarse_enable_w\,
      COARSEINC => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_coarse_inc_w\,
      COARSEOVERFLOW => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out_COARSEOVERFLOW_UNCONNECTED\,
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(8 downto 0) => B"000000000",
      COUNTERREADEN => '1',
      COUNTERREADVAL(8 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_po_counter_read_val\(8 downto 0),
      CTSBUS(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out_CTSBUS_UNCONNECTED\(1 downto 0),
      DQSBUS(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out_DQSBUS_UNCONNECTED\(1 downto 0),
      DTSBUS(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out_DTSBUS_UNCONNECTED\(1 downto 0),
      ENCALIBPHY(1 downto 0) => B"00",
      FINEENABLE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_fine_enable_w\,
      FINEINC => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_coarse_inc_w\,
      FINEOVERFLOW => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out_FINEOVERFLOW_UNCONNECTED\,
      FREQREFCLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/freq_refclk\,
      MEMREFCLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk\,
      OCLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk\,
      OCLKDELAYED => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk_delayed\,
      OCLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv\,
      OSERDESRST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/os_rst\,
      PHASEREFCLK => '0',
      RDENABLE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_rd_enable\,
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\,
      SELFINEOCLKDELAY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_po_sel_fine_oclk_delay_reg_n_0\,
      SYNCIN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse\,
      SYSCLK => clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \coarse_delay_cnt[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \coarse_delay_cnt[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \coarse_delay_cnt[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_fine_skew_delay_en0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt0\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_fine_skew_delay_en0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt0\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_fine_skew_delay_en0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt0\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_fine_skew_delay_en0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt0\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(3),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_fine_skew_delay_en0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt0\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(4),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_fine_skew_delay_en0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt0\(5),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(5),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/gen_ddr_dk.gen_diff_ddr_dk.LUT1_tri\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/lut_tristate\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/gen_ddr_dk.gen_diff_ddr_dk.ddr_dk\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk_delayed\,
      CE => '1',
      D1 => '0',
      D2 => '1',
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/ddr_clock_out_sel\,
      R => '0',
      S => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/gen_ddr_dk.gen_diff_ddr_dk.ddr_dk_S_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/gen_ddr_dk.gen_diff_ddr_dk.gen_lb_clk.loopback_iobuf_diff\: unisim.vcomponents.IOBUFDS
    generic map(
      DQS_BIAS => "FALSE",
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/ddr_clock_out_sel\,
      IO => qdriip_k_p(0),
      IOB => qdriip_k_n(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/tmp_lb_clk\(3),
      T => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/lut_tristate\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo\: unisim.vcomponents.OUT_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      OUTPUT_DISABLE => "TRUE",
      SYNCHRONOUS_MODE => "FALSE"
    )
        port map (
      ALMOSTEMPTY => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo_ALMOSTEMPTY_UNCONNECTED\,
      ALMOSTFULL => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo_ALMOSTFULL_UNCONNECTED\,
      D0(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(7 downto 0),
      D1(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(15 downto 8),
      D2(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(23 downto 16),
      D3(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(31 downto 24),
      D4(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(39 downto 32),
      D5(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(47 downto 40),
      D6(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(55 downto 48),
      D7(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(63 downto 56),
      D8(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(71 downto 64),
      D9(7 downto 6) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(1 downto 0),
      D9(5 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/pre_fifo_dout\(77 downto 72),
      EMPTY => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo_EMPTY_UNCONNECTED\,
      FULL => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_of_full\,
      Q0(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo_Q0_UNCONNECTED\(3 downto 0),
      Q1(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q1\(3 downto 0),
      Q2(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q2\(3 downto 0),
      Q3(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q3\(3 downto 0),
      Q4(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q4\(3 downto 0),
      Q5(7 downto 4) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo_Q5_UNCONNECTED\(7 downto 4),
      Q5(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q5\(3 downto 0),
      Q6(7 downto 4) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo_Q6_UNCONNECTED\(7 downto 4),
      Q6(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q6\(3 downto 0),
      Q7(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q7\(3 downto 0),
      Q8(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q8\(3 downto 0),
      Q9(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q9\(3 downto 0),
      RDCLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv\,
      RDEN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_rd_enable\,
      RESET => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/os_rst\,
      WRCLK => clk,
      WREN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_wren\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_coarse_enable_w_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_coarse_enable_w_i_1__2_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_coarse_enable_w\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_coarse_inc_w_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => po_coarse_inc_w_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_coarse_inc_w\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_coarse_skew_delay_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => po_coarse_skew_delay_en_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_coarse_skew_delay_en\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_delay_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_delay_done0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_po_delay_done\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_fine_enable_w_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => po_fine_enable_w_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_fine_enable_w\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_fine_skew_delay_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_fine_skew_delay_en0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_fine_skew_delay_en\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q1\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q1\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q1\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q1\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(37),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q2\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q2\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q2\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q2\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(38),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q3\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q3\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q3\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q3\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(39),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q4\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q4\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q4\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q4\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(40),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q5\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q5\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q5\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q5\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(41),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q6\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q6\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q6\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q6\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(42),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q7\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q7\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q7\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q7\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(43),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q8\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q8\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q8\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q8\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(44),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q9\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q9\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q9\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q9\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(45),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => po_coarse_inc_w_i_1_n_0,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/p_0_in\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => po_coarse_inc_w_i_1_n_0,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/p_0_in\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => po_coarse_inc_w_i_1_n_0,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/p_0_in\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => po_coarse_inc_w_i_1_n_0,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/p_0_in\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(3),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_fine_enable_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \C_po_fine_enable_i_1__0_n_0\,
      D => A_po_fine_enable_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_fine_enable\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_zero_inputs__0__0\(1)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_sel_fine_oclk_delay_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \C_po_fine_enable_i_1__0_n_0\,
      D => A_po_sel_fine_oclk_delay_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_sel_fine_oclk_delay_reg_n_0\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_zero_inputs__0__0\(1)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_po_fine_enable_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \C_po_fine_enable_i_1__0_n_0\,
      D => C_po_fine_enable_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_po_fine_enable\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_zero_inputs__0__0\(1)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_po_sel_fine_oclk_delay_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \C_po_fine_enable_i_1__0_n_0\,
      D => C_po_sel_fine_oclk_delay_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_po_sel_fine_oclk_delay_reg_n_0\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_zero_inputs__0__0\(1)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i\: unisim.vcomponents.PHY_CONTROL
    generic map(
      AO_TOGGLE => 5,
      AO_WRLVL_EN => B"0000",
      BURST_MODE => "TRUE",
      CLK_RATIO => 2,
      CMD_OFFSET => 0,
      CO_DURATION => 1,
      DATA_CTL_A_N => "TRUE",
      DATA_CTL_B_N => "TRUE",
      DATA_CTL_C_N => "TRUE",
      DATA_CTL_D_N => "TRUE",
      DISABLE_SEQ_MATCH => "TRUE",
      DI_DURATION => 1,
      DO_DURATION => 1,
      EVENTS_DELAY => 18,
      FOUR_WINDOW_CLOCKS => 63,
      MULTI_REGION => "TRUE",
      PHY_COUNT_ENABLE => "TRUE",
      RD_CMD_OFFSET_0 => 0,
      RD_CMD_OFFSET_1 => 0,
      RD_CMD_OFFSET_2 => 0,
      RD_CMD_OFFSET_3 => 0,
      RD_DURATION_0 => 0,
      RD_DURATION_1 => 0,
      RD_DURATION_2 => 0,
      RD_DURATION_3 => 0,
      SYNC_MODE => "FALSE",
      WR_CMD_OFFSET_0 => 5,
      WR_CMD_OFFSET_1 => 5,
      WR_CMD_OFFSET_2 => 5,
      WR_CMD_OFFSET_3 => 5,
      WR_DURATION_0 => 6,
      WR_DURATION_1 => 6,
      WR_DURATION_2 => 6,
      WR_DURATION_3 => 6
    )
        port map (
      AUXOUTPUT(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_AUXOUTPUT_UNCONNECTED\(3 downto 0),
      INBURSTPENDING(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_INBURSTPENDING_UNCONNECTED\(3 downto 0),
      INRANKA(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_INRANKA_UNCONNECTED\(1 downto 0),
      INRANKB(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_INRANKB_UNCONNECTED\(1 downto 0),
      INRANKC(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_INRANKC_UNCONNECTED\(1 downto 0),
      INRANKD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_INRANKD_UNCONNECTED\(1 downto 0),
      MEMREFCLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk\,
      OUTBURSTPENDING(3) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_OUTBURSTPENDING_UNCONNECTED\(3),
      OUTBURSTPENDING(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_n_23\,
      OUTBURSTPENDING(1) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_OUTBURSTPENDING_UNCONNECTED\(1),
      OUTBURSTPENDING(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_n_25\,
      PCENABLECALIB(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_PCENABLECALIB_UNCONNECTED\(1 downto 0),
      PHYCLK => clk,
      PHYCTLALMOSTFULL => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/_phy_ctl_a_full_p__0\(1),
      PHYCTLEMPTY => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_PHYCTLEMPTY_UNCONNECTED\,
      PHYCTLFULL => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_PHYCTLFULL_UNCONNECTED\,
      PHYCTLMSTREMPTY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_n_1\,
      PHYCTLREADY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_n_3\,
      PHYCTLWD(31 downto 30) => B"01",
      PHYCTLWD(29) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cntr_cmd_reg_n_0_[4]\,
      PHYCTLWD(28) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cntr_cmd_reg_n_0_[4]\,
      PHYCTLWD(27) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cntr_cmd_reg_n_0_[4]\,
      PHYCTLWD(26) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cntr_cmd_reg_n_0_[4]\,
      PHYCTLWD(25) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cntr_cmd_reg_n_0_[4]\,
      PHYCTLWD(24) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_seq_reg_n_0_[1]\,
      PHYCTLWD(23) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_seq_reg_n_0_[0]\,
      PHYCTLWD(22) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_data_offset_reg_n_0_[5]\,
      PHYCTLWD(21 downto 19) => B"000",
      PHYCTLWD(18) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_data_offset_reg_n_0_[5]\,
      PHYCTLWD(17) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_data_offset_reg_n_0_[0]\,
      PHYCTLWD(16 downto 8) => B"000000000",
      PHYCTLWD(7) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_command_offset_reg_n_0_[4]\,
      PHYCTLWD(6) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_command_offset_reg_n_0_[4]\,
      PHYCTLWD(5) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_command_offset_reg_n_0_[4]\,
      PHYCTLWD(4) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_command_offset_reg_n_0_[4]\,
      PHYCTLWD(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_command_offset_reg_n_0_[4]\,
      PHYCTLWD(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cmd_reg_n_0_[2]\,
      PHYCTLWD(1) => '0',
      PHYCTLWD(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cmd_reg_n_0_[0]\,
      PHYCTLWRENABLE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/phy_ctl_wr_reg_n_0\,
      PLLLOCK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/pll_locked\,
      READCALIBENABLE => '0',
      REFDLLLOCK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/ref_dll_lock_w_1\,
      RESET => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\,
      SYNCIN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse\,
      WRITECALIBENABLE => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/phaser_ref_i\: unisim.vcomponents.PHASER_REF
    generic map(
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0'
    )
        port map (
      CLKIN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/freq_refclk\,
      LOCKED => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/ref_dll_lock_w_1\,
      PWRDWN => '0',
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r\(12)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_counter_read_val[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg_n_0_[0]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_counter_read_val[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg_n_0_[1]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_counter_read_val[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg_n_0_[2]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_counter_read_val[3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg_n_0_[3]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_counter_read_val[4]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg_n_0_[4]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_counter_read_val[5]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg_n_0_[5]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_counter_read_val[6]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg_n_0_[6]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_counter_read_val[7]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg_n_0_[7]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_counter_read_val[8]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/po_counter_read_val_reg_n_0_[8]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_12_17\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/int_rd_cmd_n\(0),
      DIC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/int_rd_cmd_n\(0),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(13 downto 12),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(15 downto 14),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(17 downto 16),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => mem_reg_0_7_6_11_i_1_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_18_23\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1 downto 0) => B"11",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(19 downto 18),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(21 downto 20),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(23 downto 22),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => mem_reg_0_7_6_11_i_1_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_24_29\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1 downto 0) => B"11",
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wr_n\(3),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_wr_n\(3),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(25 downto 24),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(27 downto 26),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(29 downto 28),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => mem_reg_0_7_6_11_i_1_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_30_35\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(3),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(3),
      DIC(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(3),
      DIC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(3),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(31 downto 30),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(33 downto 32),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(35 downto 34),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_30_35_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => mem_reg_0_7_6_11_i_1_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_36_41\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(7),
      DIC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(7),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(37 downto 36),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(39 downto 38),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(41 downto 40),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_36_41_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => mem_reg_0_7_6_11_i_1_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_42_47\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(7),
      DIA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(7),
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(11),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(11),
      DIC(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(11),
      DIC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(11),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(43 downto 42),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(45 downto 44),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(47 downto 46),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_42_47_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => mem_reg_0_7_6_11_i_1_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_48_53\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(19),
      DIA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(19),
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(19),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(19),
      DIC(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(15),
      DIC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(15),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(49 downto 48),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(51 downto 50),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(53 downto 52),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_48_53_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => mem_reg_0_7_6_11_i_1_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_54_59\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(15),
      DIA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(15),
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(23),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(23),
      DIC(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(23),
      DIC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(23),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(55 downto 54),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(57 downto 56),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(59 downto 58),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_54_59_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => mem_reg_0_7_6_11_i_1_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_60_65\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(27),
      DIC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(27),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(61 downto 60),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(63 downto 62),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(65 downto 64),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_60_65_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => mem_reg_0_7_6_11_i_1_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_66_71\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(27),
      DIA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(27),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(67 downto 66),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(69 downto 68),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(71 downto 70),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_66_71_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => mem_reg_0_7_6_11_i_1_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_6_11\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(7 downto 6),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(3 downto 2),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(5 downto 4),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => mem_reg_0_7_6_11_i_1_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_72_77\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(31),
      DIA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(31),
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(31),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(31),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(73 downto 72),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(75 downto 74),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(77 downto 76),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_72_77_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => mem_reg_0_7_6_11_i_1_n_0
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \my_full[3]_i_1__1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg_n_0_[3]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rd_ptr[0]_i_1__3_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rd_ptr[1]_i_1__3_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rd_ptr[2]_i_1__1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \wr_ptr[0]_i_1__4_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \wr_ptr[1]_i_1__4_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \wr_ptr[2]_i_1__2_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out\: unisim.vcomponents.PHASER_OUT_PHY
    generic map(
      CLKOUT_DIV => 2,
      COARSE_BYPASS => "FALSE",
      COARSE_DELAY => 0,
      DATA_CTL_N => "TRUE",
      DATA_RD_CYCLES => "FALSE",
      FINE_DELAY => 60,
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 2.665600,
      OCLKDELAY_INV => "FALSE",
      OCLK_DELAY => 8,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 2.666000,
      PO => B"111",
      REFCLK_PERIOD => 1.333000,
      SYNC_IN_DIV_RST => "TRUE"
    )
        port map (
      BURSTPENDINGPHY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_n_25\,
      COARSEENABLE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_coarse_enable_w\,
      COARSEINC => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_coarse_inc_w\,
      COARSEOVERFLOW => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out_COARSEOVERFLOW_UNCONNECTED\,
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(8 downto 0) => B"000000000",
      COUNTERREADEN => '1',
      COUNTERREADVAL(8 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_counter_read_val\(8 downto 0),
      CTSBUS(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out_CTSBUS_UNCONNECTED\(1 downto 0),
      DQSBUS(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out_DQSBUS_UNCONNECTED\(1 downto 0),
      DTSBUS(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out_DTSBUS_UNCONNECTED\(1 downto 0),
      ENCALIBPHY(1 downto 0) => B"00",
      FINEENABLE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_fine_enable_w\,
      FINEINC => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_coarse_inc_w\,
      FINEOVERFLOW => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out_FINEOVERFLOW_UNCONNECTED\,
      FREQREFCLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/freq_refclk\,
      MEMREFCLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk\,
      OCLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk\,
      OCLKDELAYED => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out_OCLKDELAYED_UNCONNECTED\,
      OCLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv\,
      OSERDESRST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/os_rst\,
      PHASEREFCLK => '0',
      RDENABLE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_rd_enable\,
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\,
      SELFINEOCLKDELAY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_sel_fine_oclk_delay_reg_n_0\,
      SYNCIN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse\,
      SYSCLK => clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt\(0),
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/coarse_delay_cnt\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_fine_skew_delay_en0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/fine_delay_cnt0\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg__0\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_fine_skew_delay_en0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/fine_delay_cnt0\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg__0\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_fine_skew_delay_en0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/fine_delay_cnt0\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg__0\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_fine_skew_delay_en0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/fine_delay_cnt0\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg__0\(3),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_fine_skew_delay_en0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/fine_delay_cnt0\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg__0\(4),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_fine_skew_delay_en0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/fine_delay_cnt0\(5),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/fine_delay_cnt_reg__0\(5),
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo\: unisim.vcomponents.OUT_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      OUTPUT_DISABLE => "TRUE",
      SYNCHRONOUS_MODE => "FALSE"
    )
        port map (
      ALMOSTEMPTY => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo_ALMOSTEMPTY_UNCONNECTED\,
      ALMOSTFULL => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo_ALMOSTFULL_UNCONNECTED\,
      D0(7 downto 2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(7 downto 2),
      D0(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(7 downto 6),
      D1(7 downto 4) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(15 downto 12),
      D1(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(5 downto 2),
      D2(7 downto 4) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(23 downto 20),
      D2(3) => \out_fifo_inst.out_fifo_i_16__1_n_0\,
      D2(2) => \out_fifo_inst.out_fifo_i_17__2_n_0\,
      D2(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(17 downto 16),
      D3(7 downto 2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(31 downto 26),
      D3(1) => \out_fifo_inst.out_fifo_i_26__2_n_0\,
      D3(0) => \out_fifo_inst.out_fifo_i_27__2_n_0\,
      D4(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(39 downto 32),
      D5(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(47 downto 40),
      D6(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(55 downto 48),
      D7(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(63 downto 56),
      D8(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(71 downto 64),
      D9(7 downto 6) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(7 downto 6),
      D9(5 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/pre_fifo_dout\(77 downto 72),
      EMPTY => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo_EMPTY_UNCONNECTED\,
      FULL => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_of_full\,
      Q0(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo_Q0_UNCONNECTED\(3 downto 0),
      Q1(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo_Q1_UNCONNECTED\(3 downto 0),
      Q2(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q2\(3 downto 0),
      Q3(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q3\(3 downto 0),
      Q4(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q4\(3 downto 0),
      Q5(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q5\(7 downto 0),
      Q6(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q6\(7 downto 0),
      Q7(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q7\(3 downto 0),
      Q8(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q8\(3 downto 0),
      Q9(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q9\(3 downto 0),
      RDCLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv\,
      RDEN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_rd_enable\,
      RESET => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/os_rst\,
      WRCLK => clk,
      WREN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_wren\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_coarse_enable_w_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_coarse_enable_w_i_1__0_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_coarse_enable_w\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_coarse_inc_w_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_coarse_inc_w_i_1__1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_coarse_inc_w\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_coarse_skew_delay_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_coarse_skew_delay_en_i_1__1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_coarse_skew_delay_en\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_delay_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_delay_done0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_po_delay_done\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_fine_enable_w_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_fine_enable_w_i_1__1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_fine_enable_w\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_fine_skew_delay_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_fine_skew_delay_en0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_fine_skew_delay_en\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q5\(4),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q5\(5),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q5\(6),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q5\(7),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(58),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q6\(4),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q6\(5),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q6\(6),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q6\(7),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(59),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q2\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q2\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q2\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q2\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(50),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q3\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q3\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q3\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q3\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(51),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q4\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q4\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q4\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q4\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(52),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q5\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q5\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q5\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q5\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(53),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q6\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q6\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q6\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q6\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(54),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q7\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q7\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q7\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q7\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(55),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q8\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q8\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q8\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q8\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(56),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q9\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q9\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q9\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q9\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(57),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \po_coarse_inc_w_i_1__1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/p_0_in\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg__0\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \po_coarse_inc_w_i_1__1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/p_0_in\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg__0\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \po_coarse_inc_w_i_1__1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/p_0_in\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg__0\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \po_coarse_inc_w_i_1__1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/p_0_in\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg__0\(3),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(35),
      DIA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(35),
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(35),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(35),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(1 downto 0),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(3 downto 2),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(5 downto 4),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \mem_reg_0_7_0_5_i_1__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_12_17\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(43),
      DIC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(43),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(13 downto 12),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(15 downto 14),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(17 downto 16),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \mem_reg_0_7_0_5_i_1__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_18_23\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(43),
      DIA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(43),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(19 downto 18),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(21 downto 20),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(23 downto 22),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \mem_reg_0_7_0_5_i_1__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_24_29\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(47),
      DIA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(47),
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(47),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(47),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(25 downto 24),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(27 downto 26),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(29 downto 28),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \mem_reg_0_7_0_5_i_1__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_30_35\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(51),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(51),
      DIC(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(51),
      DIC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(51),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(31 downto 30),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(33 downto 32),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(35 downto 34),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_30_35_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \mem_reg_0_7_0_5_i_1__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_36_41\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(55),
      DIC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(55),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(37 downto 36),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(39 downto 38),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(41 downto 40),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_36_41_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \mem_reg_0_7_0_5_i_1__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_42_47\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(55),
      DIA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(55),
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(59),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(59),
      DIC(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(59),
      DIC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(59),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(43 downto 42),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(45 downto 44),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(47 downto 46),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_42_47_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \mem_reg_0_7_0_5_i_1__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_48_53\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(67),
      DIA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(67),
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(67),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(67),
      DIC(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(63),
      DIC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(63),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(49 downto 48),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(51 downto 50),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(53 downto 52),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_48_53_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \mem_reg_0_7_0_5_i_1__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_54_59\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(63),
      DIA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(63),
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(71),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(71),
      DIC(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(71),
      DIC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(71),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(55 downto 54),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(57 downto 56),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(59 downto 58),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_54_59_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \mem_reg_0_7_0_5_i_1__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_60_65\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(75),
      DIC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(75),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(61 downto 60),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(63 downto 62),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(65 downto 64),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_60_65_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \mem_reg_0_7_0_5_i_1__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_66_71\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(75),
      DIA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(75),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(67 downto 66),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(69 downto 68),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(71 downto 70),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_66_71_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \mem_reg_0_7_0_5_i_1__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_6_11\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(39),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(39),
      DIC(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(39),
      DIC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(39),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(7 downto 6),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(9 downto 8),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(11 downto 10),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \mem_reg_0_7_0_5_i_1__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_72_77\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(79),
      DIA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(79),
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(79),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/iob_addr\(79),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(73 downto 72),
      DOB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(75 downto 74),
      DOC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(77 downto 76),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_72_77_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \mem_reg_0_7_0_5_i_1__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_78_79\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_out\(79 downto 78),
      DOB(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_78_79_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_78_79_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_78_79_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \mem_reg_0_7_0_5_i_1__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_empty[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \my_full[3]_i_1__2_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg_n_0_[3]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rd_ptr[0]_i_1__4_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rd_ptr[1]_i_1__4_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rd_ptr[2]_i_1__2_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/rd_ptr\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \wr_ptr[0]_i_1__5_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \wr_ptr[1]_i_1__5_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \wr_ptr[2]_i_1__3_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out\: unisim.vcomponents.PHASER_OUT_PHY
    generic map(
      CLKOUT_DIV => 2,
      COARSE_BYPASS => "FALSE",
      COARSE_DELAY => 0,
      DATA_CTL_N => "TRUE",
      DATA_RD_CYCLES => "FALSE",
      FINE_DELAY => 60,
      IS_RST_INVERTED => '0',
      MEMREFCLK_PERIOD => 2.665600,
      OCLKDELAY_INV => "FALSE",
      OCLK_DELAY => 8,
      OUTPUT_CLK_SRC => "DELAYED_REF",
      PHASEREFCLK_PERIOD => 2.666000,
      PO => B"111",
      REFCLK_PERIOD => 1.333000,
      SYNC_IN_DIV_RST => "TRUE"
    )
        port map (
      BURSTPENDINGPHY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_n_23\,
      COARSEENABLE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_enable_w\,
      COARSEINC => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_inc_w\,
      COARSEOVERFLOW => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out_COARSEOVERFLOW_UNCONNECTED\,
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(8 downto 0) => B"000000000",
      COUNTERREADEN => '1',
      COUNTERREADVAL(8 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_po_counter_read_val\(8 downto 0),
      CTSBUS(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out_CTSBUS_UNCONNECTED\(1 downto 0),
      DQSBUS(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out_DQSBUS_UNCONNECTED\(1 downto 0),
      DTSBUS(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out_DTSBUS_UNCONNECTED\(1 downto 0),
      ENCALIBPHY(1 downto 0) => B"00",
      FINEENABLE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_enable_w\,
      FINEINC => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_inc_w\,
      FINEOVERFLOW => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out_FINEOVERFLOW_UNCONNECTED\,
      FREQREFCLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/freq_refclk\,
      MEMREFCLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk\,
      OCLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk\,
      OCLKDELAYED => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out_OCLKDELAYED_UNCONNECTED\,
      OCLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv\,
      OSERDESRST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/os_rst\,
      PHASEREFCLK => '0',
      RDENABLE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_rd_enable\,
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\,
      SELFINEOCLKDELAY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_po_sel_fine_oclk_delay_reg_n_0\,
      SYNCIN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse\,
      SYSCLK => clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(0),
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_skew_delay_en0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/fine_delay_cnt0__0\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_skew_delay_en0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/fine_delay_cnt0__0\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_skew_delay_en0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/fine_delay_cnt0__0\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_skew_delay_en0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/fine_delay_cnt0__0\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(3),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_skew_delay_en0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/fine_delay_cnt0__0\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(4),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_skew_delay_en0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/fine_delay_cnt0__0\(5),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(5),
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo\: unisim.vcomponents.OUT_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      OUTPUT_DISABLE => "TRUE",
      SYNCHRONOUS_MODE => "FALSE"
    )
        port map (
      ALMOSTEMPTY => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo_ALMOSTEMPTY_UNCONNECTED\,
      ALMOSTFULL => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo_ALMOSTFULL_UNCONNECTED\,
      D0(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(7 downto 0),
      D1(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(15 downto 8),
      D2(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(23 downto 16),
      D3(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(31 downto 24),
      D4(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(39 downto 32),
      D5(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(47 downto 40),
      D6(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(55 downto 48),
      D7(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(63 downto 56),
      D8(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(71 downto 64),
      D9(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/pre_fifo_dout\(79 downto 72),
      EMPTY => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo_EMPTY_UNCONNECTED\,
      FULL => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_of_full\,
      Q0(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q0\(3 downto 0),
      Q1(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q1\(3 downto 0),
      Q2(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q2\(3 downto 0),
      Q3(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q3\(3 downto 0),
      Q4(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q4\(3 downto 0),
      Q5(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q5\(7 downto 0),
      Q6(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q6\(7 downto 0),
      Q7(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q7\(3 downto 0),
      Q8(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q8\(3 downto 0),
      Q9(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q9\(3 downto 0),
      RDCLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv\,
      RDEN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_rd_enable\,
      RESET => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/os_rst\,
      WRCLK => clk,
      WREN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_wren\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_enable_w_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_coarse_enable_w_i_1__1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_enable_w\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_inc_w_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_coarse_inc_w_i_1__2_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_inc_w\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_skew_delay_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_coarse_skew_delay_en_i_1__2_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_coarse_skew_delay_en\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_delay_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_delay_done0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_po_delay_done\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_enable_w_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \po_fine_enable_w_i_1__2_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_enable_w\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_skew_delay_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_skew_delay_en0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_fine_skew_delay_en\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q0\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q0\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q0\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q0\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(72),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q5\(4),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q5\(5),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q5\(6),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q5\(7),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(82),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q6\(4),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q6\(5),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q6\(6),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q6\(7),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(83),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[11].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q1\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q1\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q1\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q1\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(73),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q2\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q2\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q2\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q2\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(74),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q3\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q3\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q3\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q3\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(75),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q4\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q4\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q4\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q4\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(76),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[4].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q5\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q5\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q5\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q5\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(77),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q6\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q6\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q6\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q6\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(78),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[6].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q7\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q7\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q7\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q7\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(79),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q8\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q8\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q8\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q8\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(80),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i\: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "DDR",
      DATA_WIDTH => 4,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '1',
      SRVAL_TQ => '1',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 4
    )
        port map (
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk\,
      CLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv\,
      D1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q9\(0),
      D2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q9\(1),
      D3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q9\(2),
      D4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q9\(3),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_OFB_UNCONNECTED\,
      OQ => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/O\(81),
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/os_rst\,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_SHIFTOUT2_UNCONNECTED\,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEIN_UNCONNECTED\,
      TBYTEOUT => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TBYTEOUT_UNCONNECTED\,
      TCE => '1',
      TFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TFB_UNCONNECTED\,
      TQ => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i_TQ_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \po_coarse_inc_w_i_1__2_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/p_0_in__0\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \po_coarse_inc_w_i_1__2_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/p_0_in__0\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \po_coarse_inc_w_i_1__2_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/p_0_in__0\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \po_coarse_inc_w_i_1__2_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/p_0_in__0\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(3),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_pi_counter_read_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => C_pi_edge_adv_i_1_n_0,
      D => C_pi_counter_read_en_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_pi_counter_read_en_reg_n_0\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_zero_inputs\(2)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_pi_edge_adv_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => C_pi_edge_adv_i_1_n_0,
      D => C_pi_edge_adv_i_2_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_pi_edge_adv\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_zero_inputs\(2)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_pi_fine_enable_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => C_pi_edge_adv_i_1_n_0,
      D => C_pi_fine_enable_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_pi_fine_enable_reg_n_0\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_zero_inputs\(2)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_pi_fine_inc_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => C_pi_edge_adv_i_1_n_0,
      D => C_pi_fine_inc_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_pi_fine_inc_reg_n_0\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_zero_inputs\(2)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_pi_counter_read_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => C_pi_edge_adv_i_1_n_0,
      D => D_pi_counter_read_en_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_pi_counter_read_en_reg_n_0\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_zero_inputs\(2)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_pi_edge_adv_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => C_pi_edge_adv_i_1_n_0,
      D => D_pi_edge_adv_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_pi_edge_adv\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_zero_inputs\(2)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_pi_fine_enable_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => C_pi_edge_adv_i_1_n_0,
      D => D_pi_fine_enable_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_pi_fine_enable_reg_n_0\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_zero_inputs\(2)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_pi_fine_inc_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => C_pi_edge_adv_i_1_n_0,
      D => D_pi_fine_inc_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_pi_fine_inc_reg_n_0\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/calib_zero_inputs\(2)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.buf_cq\: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => qdriip_cq_p(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/cq_buf_clk\(0)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq\: unisim.vcomponents.BUFMR
     port map (
      I => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/cq_buf_clk\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/phaser_ref_i\: unisim.vcomponents.PHASER_REF
    generic map(
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0'
    )
        port map (
      CLKIN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/freq_refclk\,
      LOCKED => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/ref_dll_lock_w_2\,
      PWRDWN => '0',
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_phaser_ref_sync_r\(12)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/pi_counter_read_val_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pi_counter_read_val[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/pi_counter_read_val_w[2]\(0),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/pi_counter_read_val_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pi_counter_read_val[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/pi_counter_read_val_w[2]\(1),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/pi_counter_read_val_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pi_counter_read_val[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/pi_counter_read_val_w[2]\(2),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/pi_counter_read_val_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pi_counter_read_val[3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/pi_counter_read_val_w[2]\(3),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/pi_counter_read_val_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pi_counter_read_val[4]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/pi_counter_read_val_w[2]\(4),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/pi_counter_read_val_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pi_counter_read_val[5]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/pi_counter_read_val_w[2]\(5),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_IN_inst.phaser_in\: unisim.vcomponents.PHASER_IN
    generic map(
      CLKOUT_DIV => 2,
      DQS_BIAS_MODE => "FALSE",
      EN_ISERDES_RST => "TRUE",
      FINE_DELAY => 33,
      FREQ_REF_DIV => "NONE",
      IS_RST_INVERTED => '1',
      MEMREFCLK_PERIOD => 2.666000,
      OUTPUT_CLK_SRC => "DELAYED_PHASE_REF",
      PHASEREFCLK_PERIOD => 2.666000,
      REFCLK_PERIOD => 1.333000,
      SEL_CLK_OFFSET => 5,
      SYNC_IN_DIV_RST => "TRUE"
    )
        port map (
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(5 downto 0) => B"000000",
      COUNTERREADEN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_pi_counter_read_en_reg_n_0\,
      COUNTERREADVAL(5 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_pi_counter_read_val\(5 downto 0),
      DIVIDERST => '0',
      EDGEADV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_pi_edge_adv\,
      FINEENABLE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_pi_fine_enable_reg_n_0\,
      FINEINC => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_pi_fine_inc_reg_n_0\,
      FINEOVERFLOW => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_IN_inst.phaser_in_FINEOVERFLOW_UNCONNECTED\,
      FREQREFCLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/freq_refclk\,
      ICLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk\,
      ICLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv\,
      ISERDESRST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/is_rst\,
      MEMREFCLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk\,
      PHASEREFCLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq_n_0\,
      RANKSEL(1 downto 0) => B"00",
      RCLK => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_IN_inst.phaser_in_RCLK_UNCONNECTED\,
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      SYNCIN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse\,
      SYSCLK => clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/coarse_delay_cnt\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/fine_delay_cnt0\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/fine_delay_cnt0\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/fine_delay_cnt0\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/fine_delay_cnt0\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(3),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/fine_delay_cnt0\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(4),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/fine_delay_cnt0\(5),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/fine_delay_cnt_reg__0\(5),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo\: unisim.vcomponents.IN_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      SYNCHRONOUS_MODE => "FALSE"
    )
        port map (
      ALMOSTEMPTY => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo_ALMOSTEMPTY_UNCONNECTED\,
      ALMOSTFULL => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo_ALMOSTFULL_UNCONNECTED\,
      D0(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(3 downto 0),
      D1(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo_D1_UNCONNECTED\(3 downto 0),
      D2(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo_D2_UNCONNECTED\(3 downto 0),
      D3(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo_D3_UNCONNECTED\(3 downto 0),
      D4(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(19 downto 16),
      D5(7 downto 4) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(43 downto 40),
      D5(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(23 downto 20),
      D6(7 downto 4) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(47 downto 44),
      D6(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(27 downto 24),
      D7(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(31 downto 28),
      D8(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(35 downto 32),
      D9(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(39 downto 36),
      EMPTY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo_n_2\,
      FULL => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo_FULL_UNCONNECTED\,
      Q0(7 downto 6) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo_Q0_UNCONNECTED\(7 downto 6),
      Q0(5 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(5 downto 0),
      Q1(7 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo_Q1_UNCONNECTED\(7 downto 0),
      Q2(7 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo_Q2_UNCONNECTED\(7 downto 0),
      Q3(7 downto 6) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(31 downto 30),
      Q3(5 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo_Q3_UNCONNECTED\(5 downto 0),
      Q4(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(39 downto 32),
      Q5(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(47 downto 40),
      Q6(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(55 downto 48),
      Q7(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(63 downto 56),
      Q8(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(71 downto 64),
      Q9(7 downto 6) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo_Q9_UNCONNECTED\(7 downto 6),
      Q9(5 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(77 downto 72),
      RDCLK => clk,
      RDEN => '1',
      RESET => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/is_rst\,
      WRCLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv\,
      WREN => '1'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_delay_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_delay_done0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_po_delay_done\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(1 downto 0),
      DIB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(3 downto 2),
      DIC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_0_5_n_0\,
      DOA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_0_5_n_1\,
      DOB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_0_5_n_2\,
      DOB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_0_5_n_3\,
      DOC(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_0_5_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_en\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(31 downto 30),
      DIB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(33 downto 32),
      DIC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35_DOA_UNCONNECTED\(1 downto 0),
      DOB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35_n_2\,
      DOB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35_n_3\,
      DOC(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35_n_4\,
      DOC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35_n_5\,
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_en\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_36_41\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(37 downto 36),
      DIB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(39 downto 38),
      DIC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(41 downto 40),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_36_41_DOA_UNCONNECTED\(1 downto 0),
      DOB(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_36_41_DOB_UNCONNECTED\(1 downto 0),
      DOC(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_36_41_n_4\,
      DOC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_36_41_n_5\,
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_en\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(43 downto 42),
      DIB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(45 downto 44),
      DIC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(47 downto 46),
      DID(1 downto 0) => B"00",
      DOA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_0\,
      DOA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_1\,
      DOB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_2\,
      DOB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_3\,
      DOC(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_4\,
      DOC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_5\,
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_en\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(49 downto 48),
      DIB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(51 downto 50),
      DIC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(53 downto 52),
      DID(1 downto 0) => B"00",
      DOA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_0\,
      DOA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_1\,
      DOB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_2\,
      DOB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_3\,
      DOC(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_4\,
      DOC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_5\,
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_en\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(55 downto 54),
      DIB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(57 downto 56),
      DIC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(59 downto 58),
      DID(1 downto 0) => B"00",
      DOA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_0\,
      DOA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_1\,
      DOB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_2\,
      DOB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_3\,
      DOC(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_4\,
      DOC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_5\,
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_en\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_60_65\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(61 downto 60),
      DIB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(63 downto 62),
      DIC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(65 downto 64),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_60_65_DOA_UNCONNECTED\(1 downto 0),
      DOB(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_60_65_DOB_UNCONNECTED\(1 downto 0),
      DOC(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_60_65_n_4\,
      DOC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_60_65_n_5\,
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_en\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_66_71\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(67 downto 66),
      DIB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(69 downto 68),
      DIC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(71 downto 70),
      DID(1 downto 0) => B"00",
      DOA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_66_71_n_0\,
      DOA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_66_71_n_1\,
      DOB(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_66_71_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_66_71_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_en\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(73 downto 72),
      DIB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(75 downto 74),
      DIC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/rd_data\(77 downto 76),
      DID(1 downto 0) => B"00",
      DOA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77_n_0\,
      DOA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77_n_1\,
      DOB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77_n_2\,
      DOB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77_n_3\,
      DOC(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_en\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => my_empty_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => my_full_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_full_reg_n_0\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rd_ptr[0]_i_1__0_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rd_ptr[1]_i_1__0_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_ptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \wr_ptr[0]_i_1__0_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_ptr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \wr_ptr[1]_i_1__0_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => clk,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/dlyval_dq\(89 downto 85),
      CNTVALUEOUT(4 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/data_in_dly_0\,
      IDATAIN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(120),
      INC => '0',
      LD => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/idelay_ld\,
      LDPIPEEN => '0',
      REGRST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/is_rst\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk\,
      CLKB => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk\,
      CLKDIV => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv\,
      D => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/data_in_dly_0\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(3),
      Q2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(2),
      Q3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(1),
      Q4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(0),
      Q5 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => clk,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/dlyval_dq\(89 downto 85),
      CNTVALUEOUT(4 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/data_in_dly_10\,
      IDATAIN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(130),
      INC => '0',
      LD => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/idelay_ld\,
      LDPIPEEN => '0',
      REGRST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/is_rst\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk\,
      CLKB => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk\,
      CLKDIV => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv\,
      D => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/data_in_dly_10\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(43),
      Q2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(42),
      Q3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(41),
      Q4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(40),
      Q5 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => clk,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/dlyval_dq\(89 downto 85),
      CNTVALUEOUT(4 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/data_in_dly_11\,
      IDATAIN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(131),
      INC => '0',
      LD => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/idelay_ld\,
      LDPIPEEN => '0',
      REGRST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/is_rst\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk\,
      CLKB => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk\,
      CLKDIV => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv\,
      D => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/data_in_dly_11\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(47),
      Q2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(46),
      Q3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(45),
      Q4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(44),
      Q5 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => clk,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/dlyval_dq\(89 downto 85),
      CNTVALUEOUT(4 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/data_in_dly_4\,
      IDATAIN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(124),
      INC => '0',
      LD => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/idelay_ld\,
      LDPIPEEN => '0',
      REGRST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/is_rst\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk\,
      CLKB => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk\,
      CLKDIV => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv\,
      D => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/data_in_dly_4\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(19),
      Q2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(18),
      Q3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(17),
      Q4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(16),
      Q5 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => clk,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/dlyval_dq\(89 downto 85),
      CNTVALUEOUT(4 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/data_in_dly_5\,
      IDATAIN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(125),
      INC => '0',
      LD => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/idelay_ld\,
      LDPIPEEN => '0',
      REGRST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/is_rst\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk\,
      CLKB => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk\,
      CLKDIV => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv\,
      D => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/data_in_dly_5\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(23),
      Q2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(22),
      Q3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(21),
      Q4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(20),
      Q5 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => clk,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/dlyval_dq\(89 downto 85),
      CNTVALUEOUT(4 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/data_in_dly_6\,
      IDATAIN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(126),
      INC => '0',
      LD => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/idelay_ld\,
      LDPIPEEN => '0',
      REGRST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/is_rst\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk\,
      CLKB => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk\,
      CLKDIV => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv\,
      D => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/data_in_dly_6\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(27),
      Q2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(26),
      Q3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(25),
      Q4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(24),
      Q5 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => clk,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/dlyval_dq\(89 downto 85),
      CNTVALUEOUT(4 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/data_in_dly_7\,
      IDATAIN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(127),
      INC => '0',
      LD => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/idelay_ld\,
      LDPIPEEN => '0',
      REGRST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/is_rst\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk\,
      CLKB => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk\,
      CLKDIV => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv\,
      D => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/data_in_dly_7\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(31),
      Q2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(30),
      Q3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(29),
      Q4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(28),
      Q5 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => clk,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/dlyval_dq\(89 downto 85),
      CNTVALUEOUT(4 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/data_in_dly_8\,
      IDATAIN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(128),
      INC => '0',
      LD => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/idelay_ld\,
      LDPIPEEN => '0',
      REGRST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/is_rst\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk\,
      CLKB => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk\,
      CLKDIV => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv\,
      D => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/data_in_dly_8\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(35),
      Q2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(34),
      Q3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(33),
      Q4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(32),
      Q5 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => clk,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/dlyval_dq\(89 downto 85),
      CNTVALUEOUT(4 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/data_in_dly_9\,
      IDATAIN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(129),
      INC => '0',
      LD => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/idelay_ld\,
      LDPIPEEN => '0',
      REGRST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/is_rst\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk\,
      CLKB => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk\,
      CLKDIV => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv\,
      D => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/data_in_dly_9\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(39),
      Q2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(38),
      Q3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(37),
      Q4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout\(36),
      Q5 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \wait_cnt[3]_i_1__3_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/p_0_in\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \wait_cnt[3]_i_1__3_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/p_0_in\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \wait_cnt[3]_i_1__3_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/p_0_in\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \wait_cnt[3]_i_1__3_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/p_0_in\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(3),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_IN_inst.phaser_in\: unisim.vcomponents.PHASER_IN
    generic map(
      CLKOUT_DIV => 2,
      DQS_BIAS_MODE => "FALSE",
      EN_ISERDES_RST => "TRUE",
      FINE_DELAY => 33,
      FREQ_REF_DIV => "NONE",
      IS_RST_INVERTED => '1',
      MEMREFCLK_PERIOD => 2.666000,
      OUTPUT_CLK_SRC => "DELAYED_PHASE_REF",
      PHASEREFCLK_PERIOD => 2.666000,
      REFCLK_PERIOD => 1.333000,
      SEL_CLK_OFFSET => 5,
      SYNC_IN_DIV_RST => "TRUE"
    )
        port map (
      COUNTERLOADEN => '0',
      COUNTERLOADVAL(5 downto 0) => B"000000",
      COUNTERREADEN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_pi_counter_read_en_reg_n_0\,
      COUNTERREADVAL(5 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_pi_counter_read_val\(5 downto 0),
      DIVIDERST => '0',
      EDGEADV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_pi_edge_adv\,
      FINEENABLE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_pi_fine_enable_reg_n_0\,
      FINEINC => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_pi_fine_inc_reg_n_0\,
      FINEOVERFLOW => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_IN_inst.phaser_in_FINEOVERFLOW_UNCONNECTED\,
      FREQREFCLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/freq_refclk\,
      ICLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk\,
      ICLKDIV => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv\,
      ISERDESRST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/is_rst\,
      MEMREFCLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk\,
      PHASEREFCLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq_n_0\,
      RANKSEL(1 downto 0) => B"00",
      RCLK => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_IN_inst.phaser_in_RCLK_UNCONNECTED\,
      RST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      SYNCIN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse\,
      SYSCLK => clk
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/coarse_delay_cnt\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/fine_delay_cnt0__0\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/fine_delay_cnt0__0\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/fine_delay_cnt0__0\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/fine_delay_cnt0__0\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(3),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/fine_delay_cnt0__0\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(4),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/fine_delay_cnt0__0\(5),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/fine_delay_cnt_reg__0\(5),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo\: unisim.vcomponents.IN_FIFO
    generic map(
      ALMOST_EMPTY_VALUE => 1,
      ALMOST_FULL_VALUE => 1,
      ARRAY_MODE => "ARRAY_MODE_4_X_4",
      SYNCHRONOUS_MODE => "FALSE"
    )
        port map (
      ALMOSTEMPTY => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo_ALMOSTEMPTY_UNCONNECTED\,
      ALMOSTFULL => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo_ALMOSTFULL_UNCONNECTED\,
      D0(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo_D0_UNCONNECTED\(3 downto 0),
      D1(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo_D1_UNCONNECTED\(3 downto 0),
      D2(3 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo_D2_UNCONNECTED\(3 downto 0),
      D3(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(15 downto 12),
      D4(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(19 downto 16),
      D5(7 downto 4) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(43 downto 40),
      D5(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(23 downto 20),
      D6(7 downto 4) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(47 downto 44),
      D6(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(27 downto 24),
      D7(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(31 downto 28),
      D8(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(35 downto 32),
      D9(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(39 downto 36),
      EMPTY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo_n_2\,
      FULL => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo_FULL_UNCONNECTED\,
      Q0(7 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo_Q0_UNCONNECTED\(7 downto 0),
      Q1(7 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo_Q1_UNCONNECTED\(7 downto 0),
      Q2(7 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo_Q2_UNCONNECTED\(7 downto 0),
      Q3(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(31 downto 24),
      Q4(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(39 downto 32),
      Q5(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(47 downto 40),
      Q6(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(55 downto 48),
      Q7(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(63 downto 56),
      Q8(7 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(71 downto 64),
      Q9(7 downto 6) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo_Q9_UNCONNECTED\(7 downto 6),
      Q9(5 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(77 downto 72),
      RDCLK => clk,
      RDEN => '1',
      RESET => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/is_rst\,
      WRCLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv\,
      WREN => '1'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_delay_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_delay_done0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_po_delay_done\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_24_29\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(25 downto 24),
      DIB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(27 downto 26),
      DIC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_24_29_n_0\,
      DOA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_24_29_n_1\,
      DOB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_24_29_n_2\,
      DOB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_24_29_n_3\,
      DOC(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_24_29_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_en\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(31 downto 30),
      DIB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(33 downto 32),
      DIC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35_DOA_UNCONNECTED\(1 downto 0),
      DOB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35_n_2\,
      DOB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35_n_3\,
      DOC(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35_n_4\,
      DOC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35_n_5\,
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_en\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_36_41\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(37 downto 36),
      DIB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(39 downto 38),
      DIC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(41 downto 40),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_36_41_DOA_UNCONNECTED\(1 downto 0),
      DOB(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_36_41_DOB_UNCONNECTED\(1 downto 0),
      DOC(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_36_41_n_4\,
      DOC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_36_41_n_5\,
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_en\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(43 downto 42),
      DIB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(45 downto 44),
      DIC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(47 downto 46),
      DID(1 downto 0) => B"00",
      DOA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_0\,
      DOA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_1\,
      DOB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_2\,
      DOB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_3\,
      DOC(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_4\,
      DOC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_n_5\,
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_en\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(49 downto 48),
      DIB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(51 downto 50),
      DIC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(53 downto 52),
      DID(1 downto 0) => B"00",
      DOA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_0\,
      DOA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_1\,
      DOB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_2\,
      DOB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_3\,
      DOC(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_4\,
      DOC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_n_5\,
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_en\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(55 downto 54),
      DIB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(57 downto 56),
      DIC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(59 downto 58),
      DID(1 downto 0) => B"00",
      DOA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_0\,
      DOA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_1\,
      DOB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_2\,
      DOB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_3\,
      DOC(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_4\,
      DOC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_n_5\,
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_en\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_60_65\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(61 downto 60),
      DIB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(63 downto 62),
      DIC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(65 downto 64),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_60_65_DOA_UNCONNECTED\(1 downto 0),
      DOB(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_60_65_DOB_UNCONNECTED\(1 downto 0),
      DOC(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_60_65_n_4\,
      DOC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_60_65_n_5\,
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_en\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_66_71\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(67 downto 66),
      DIB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(69 downto 68),
      DIC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(71 downto 70),
      DID(1 downto 0) => B"00",
      DOA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_66_71_n_0\,
      DOA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_66_71_n_1\,
      DOB(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_66_71_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_66_71_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_en\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 2) => B"000",
      ADDRA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRB(4 downto 2) => B"000",
      ADDRB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRC(4 downto 2) => B"000",
      ADDRC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1 downto 0),
      ADDRD(4 downto 2) => B"000",
      ADDRD(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(1 downto 0),
      DIA(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(73 downto 72),
      DIB(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(75 downto 74),
      DIC(1 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/rd_data\(77 downto 76),
      DID(1 downto 0) => B"00",
      DOA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77_n_0\,
      DOA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77_n_1\,
      DOB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77_n_2\,
      DOB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77_n_3\,
      DOC(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_en\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \my_empty_i_1__0_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \my_full_i_1__0_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_full_reg_n_0\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rd_ptr[0]_i_1__1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rd_ptr[1]_i_1__1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/rd_ptr\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_ptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \wr_ptr[0]_i_1__1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_ptr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \wr_ptr[1]_i_1__1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => clk,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/dlyval_dq\(44 downto 40),
      CNTVALUEOUT(4 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/data_in_dly_10\,
      IDATAIN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(142),
      INC => '0',
      LD => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/idelay_ld\,
      LDPIPEEN => '0',
      REGRST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/is_rst\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk\,
      CLKB => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk\,
      CLKDIV => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv\,
      D => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/data_in_dly_10\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(43),
      Q2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(42),
      Q3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(41),
      Q4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(40),
      Q5 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => clk,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/dlyval_dq\(44 downto 40),
      CNTVALUEOUT(4 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/data_in_dly_11\,
      IDATAIN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(143),
      INC => '0',
      LD => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/idelay_ld\,
      LDPIPEEN => '0',
      REGRST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/is_rst\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk\,
      CLKB => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk\,
      CLKDIV => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv\,
      D => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/data_in_dly_11\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(47),
      Q2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(46),
      Q3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(45),
      Q4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(44),
      Q5 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[11].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => clk,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/dlyval_dq\(44 downto 40),
      CNTVALUEOUT(4 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/data_in_dly_3\,
      IDATAIN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(135),
      INC => '0',
      LD => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/idelay_ld\,
      LDPIPEEN => '0',
      REGRST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/is_rst\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk\,
      CLKB => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk\,
      CLKDIV => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv\,
      D => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/data_in_dly_3\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(15),
      Q2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(14),
      Q3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(13),
      Q4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(12),
      Q5 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => clk,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/dlyval_dq\(44 downto 40),
      CNTVALUEOUT(4 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/data_in_dly_4\,
      IDATAIN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(136),
      INC => '0',
      LD => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/idelay_ld\,
      LDPIPEEN => '0',
      REGRST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/is_rst\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk\,
      CLKB => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk\,
      CLKDIV => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv\,
      D => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/data_in_dly_4\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(19),
      Q2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(18),
      Q3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(17),
      Q4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(16),
      Q5 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[4].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => clk,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/dlyval_dq\(44 downto 40),
      CNTVALUEOUT(4 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/data_in_dly_5\,
      IDATAIN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(137),
      INC => '0',
      LD => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/idelay_ld\,
      LDPIPEEN => '0',
      REGRST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/is_rst\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk\,
      CLKB => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk\,
      CLKDIV => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv\,
      D => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/data_in_dly_5\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(23),
      Q2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(22),
      Q3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(21),
      Q4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(20),
      Q5 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[5].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => clk,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/dlyval_dq\(44 downto 40),
      CNTVALUEOUT(4 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/data_in_dly_6\,
      IDATAIN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(138),
      INC => '0',
      LD => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/idelay_ld\,
      LDPIPEEN => '0',
      REGRST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/is_rst\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk\,
      CLKB => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk\,
      CLKDIV => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv\,
      D => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/data_in_dly_6\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(27),
      Q2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(26),
      Q3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(25),
      Q4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(24),
      Q5 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => clk,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/dlyval_dq\(44 downto 40),
      CNTVALUEOUT(4 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/data_in_dly_7\,
      IDATAIN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(139),
      INC => '0',
      LD => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/idelay_ld\,
      LDPIPEEN => '0',
      REGRST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/is_rst\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk\,
      CLKB => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk\,
      CLKDIV => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv\,
      D => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/data_in_dly_7\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(31),
      Q2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(30),
      Q3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(29),
      Q4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(28),
      Q5 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[7].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => clk,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/dlyval_dq\(44 downto 40),
      CNTVALUEOUT(4 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/data_in_dly_8\,
      IDATAIN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(140),
      INC => '0',
      LD => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/idelay_ld\,
      LDPIPEEN => '0',
      REGRST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/is_rst\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk\,
      CLKB => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk\,
      CLKDIV => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv\,
      D => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/data_in_dly_8\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(35),
      Q2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(34),
      Q3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(33),
      Q4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(32),
      Q5 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[8].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.idelaye2\: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "TRUE",
      IDELAY_TYPE => "VAR_LOAD",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => clk,
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/dlyval_dq\(44 downto 40),
      CNTVALUEOUT(4 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.idelaye2_CNTVALUEOUT_UNCONNECTED\(4 downto 0),
      DATAIN => '0',
      DATAOUT => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/data_in_dly_9\,
      IDATAIN => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/I\(141),
      INC => '0',
      LD => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/idelay_ld\,
      LDPIPEEN => '0',
      REGRST => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/is_rst\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq\: unisim.vcomponents.ISERDESE2
    generic map(
      DATA_RATE => "DDR",
      DATA_WIDTH => 4,
      DYN_CLKDIV_INV_EN => "FALSE",
      DYN_CLK_INV_EN => "FALSE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      INIT_Q3 => '0',
      INIT_Q4 => '0',
      INTERFACE_TYPE => "MEMORY_DDR3",
      IOBDELAY => "IFD",
      IS_CLKB_INVERTED => '1',
      IS_CLKDIVP_INVERTED => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_OCLKB_INVERTED => '0',
      IS_OCLK_INVERTED => '0',
      NUM_CE => 2,
      OFB_USED => "FALSE",
      SERDES_MODE => "MASTER",
      SRVAL_Q1 => '0',
      SRVAL_Q2 => '0',
      SRVAL_Q3 => '0',
      SRVAL_Q4 => '0'
    )
        port map (
      BITSLIP => '0',
      CE1 => '1',
      CE2 => '1',
      CLK => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk\,
      CLKB => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk\,
      CLKDIV => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_CLKDIV_UNCONNECTED\,
      CLKDIVP => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv\,
      D => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_D_UNCONNECTED\,
      DDLY => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/data_in_dly_9\,
      DYNCLKDIVSEL => '0',
      DYNCLKSEL => '0',
      O => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_O_UNCONNECTED\,
      OCLK => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_OCLK_UNCONNECTED\,
      OCLKB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_OCLKB_UNCONNECTED\,
      OFB => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_OFB_UNCONNECTED\,
      Q1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(39),
      Q2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(38),
      Q3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(37),
      Q4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout\(36),
      Q5 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_Q5_UNCONNECTED\,
      Q6 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_Q6_UNCONNECTED\,
      Q7 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_Q7_UNCONNECTED\,
      Q8 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_Q8_UNCONNECTED\,
      RST => '0',
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_SHIFTOUT1_UNCONNECTED\,
      SHIFTOUT2 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq_SHIFTOUT2_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \wait_cnt[3]_i_1__4_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/p_0_in__0\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \wait_cnt[3]_i_1__4_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/p_0_in__0\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \wait_cnt[3]_i_1__4_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/p_0_in__0\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \wait_cnt[3]_i_1__4_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/p_0_in__0\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(3),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/adj_lat_inst.inc_lat_inst[0].inc_latency[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C002E"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].inc_latency_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/max_lat_done_r\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/lat_adj_done2_in\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_done\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/adj_lat_inst.inc_lat_inst[0].inc_latency[0]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/adj_lat_inst.inc_lat_inst[0].lat_adj_done[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CC0A"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/lat_adj_done\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/lat_adj_done2_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_done\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/max_lat_done_r\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/adj_lat_inst.inc_lat_inst[0].lat_adj_done[0]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/adj_lat_inst.inc_lat_inst[1].inc_latency[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C002E"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].inc_latency_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/max_lat_done_r\,
      I2 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][0]_i_2_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_done\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/adj_lat_inst.inc_lat_inst[1].inc_latency[1]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/adj_lat_inst.inc_lat_inst[1].lat_adj_done[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CC0A"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/lat_adj_done\(1),
      I1 => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][0]_i_2_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_done\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/max_lat_done_r\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/adj_lat_inst.inc_lat_inst[1].lat_adj_done[1]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/hyst_warmup_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAFB0000AA08"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I1 => hyst_warmup_r_i_2_n_0,
      I2 => \simp_min_eye_r[1]_i_2_n_0\,
      I3 => hyst_warmup_r_i_3_n_0,
      I4 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_r\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/hyst_warmup_r_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/if_empty_2r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/if_empty_r\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/if_empty_2r\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/if_empty_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => if_empty_r_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/if_empty_r\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/inc_byte_cnt_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C0AAAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/inc_byte_cnt_reg_n_0\,
      I1 => inc_byte_cnt_i_2_n_0,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/inc_byte_cnt_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/mem_lat_inst[0].phase_bslip_vld_chk[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/phase_bslip_vld_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_r\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/phase_bslip_vld_chk\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/mem_lat_inst[0].phase_bslip_vld_chk[0]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/mem_lat_inst[1].phase_bslip_vld_chk[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/phase_bslip_vld_1\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_r\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/phase_bslip_vld_chk\(1),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/mem_lat_inst[1].phase_bslip_vld_chk[1]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/max_lat_done_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/max_lat_done_r\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/max_lat_done_r\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/wr_ptr_reg\(3 downto 0),
      DIA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(945),
      DIA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(953),
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(929),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(937),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_0\,
      DOA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_1\,
      DOB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_2\,
      DOB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_3\,
      DOC(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => '1'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/wr_ptr_reg\(3 downto 0),
      DIA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(925),
      DIA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(933),
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(913),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(921),
      DIC(1) => '0',
      DIC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(905),
      DID(1 downto 0) => B"00",
      DOA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_0\,
      DOA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_1\,
      DOB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_2\,
      DOB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_3\,
      DOC(1) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_DOC_UNCONNECTED\(1),
      DOC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_5\,
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => '1'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/wr_ptr_reg\(3 downto 0),
      DIA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(947),
      DIA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(955),
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(931),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(939),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_0\,
      DOA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_1\,
      DOB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_2\,
      DOB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_3\,
      DOC(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => '1'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/wr_ptr_reg\(3 downto 0),
      DIA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(927),
      DIA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(935),
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(915),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(923),
      DIC(1) => '0',
      DIC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(907),
      DID(1 downto 0) => B"00",
      DOA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_0\,
      DOA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_1\,
      DOB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_2\,
      DOB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_3\,
      DOC(1) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_DOC_UNCONNECTED\(1),
      DOC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_5\,
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => '1'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/wr_ptr_reg\(3 downto 0),
      DIA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(944),
      DIA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(952),
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(928),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(936),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_0\,
      DOA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_1\,
      DOB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_2\,
      DOB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_3\,
      DOC(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => '1'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/wr_ptr_reg\(3 downto 0),
      DIA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(924),
      DIA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(932),
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(912),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(920),
      DIC(1) => '0',
      DIC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(904),
      DID(1 downto 0) => B"00",
      DOA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_0\,
      DOA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_1\,
      DOB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_2\,
      DOB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_3\,
      DOC(1) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_DOC_UNCONNECTED\(1),
      DOC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_5\,
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => '1'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/wr_ptr_reg\(3 downto 0),
      DIA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(946),
      DIA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(954),
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(930),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(938),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_0\,
      DOA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_1\,
      DOB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_2\,
      DOB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_3\,
      DOC(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => '1'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/wr_ptr_reg\(3 downto 0),
      DIA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(926),
      DIA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(934),
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(914),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(922),
      DIC(1) => '0',
      DIC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(906),
      DID(1 downto 0) => B"00",
      DOA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_0\,
      DOA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_1\,
      DOB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_2\,
      DOB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_3\,
      DOC(1) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_DOC_UNCONNECTED\(1),
      DOC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_5\,
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => '1'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr_reg_rep[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rd_r_ptr_rep[0]_i_1__0_n_0\,
      D => \rd_r_ptr_rep[0]_i_2_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr_reg_rep[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rd_r_ptr_rep[0]_i_1__0_n_0\,
      D => \rd_r_ptr_rep[1]_i_1__0_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr_reg_rep[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rd_r_ptr_rep[0]_i_1__0_n_0\,
      D => \rd_r_ptr_rep[2]_i_1__0_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr_reg_rep[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rd_r_ptr_rep[0]_i_1__0_n_0\,
      D => \rd_r_ptr_rep[3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/wr_ptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/max_lat_done_r\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/p_0_in\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/wr_ptr_reg\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/wr_ptr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/max_lat_done_r\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/p_0_in\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/wr_ptr_reg\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/wr_ptr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/max_lat_done_r\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/p_0_in\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/wr_ptr_reg\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/wr_ptr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/max_lat_done_r\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/p_0_in\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/wr_ptr_reg\(3),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/wr_ptr_reg\(3 downto 0),
      DIA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(865),
      DIA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(873),
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(849),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(857),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_0\,
      DOA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_1\,
      DOB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_2\,
      DOB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_n_3\,
      DOC(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => '1'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/wr_ptr_reg\(3 downto 0),
      DIA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(845),
      DIA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(853),
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(833),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(841),
      DIC(1) => '0',
      DIC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(801),
      DID(1 downto 0) => B"00",
      DOA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_0\,
      DOA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_1\,
      DOB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_2\,
      DOB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_3\,
      DOC(1) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_DOC_UNCONNECTED\(1),
      DOC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_n_5\,
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => '1'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/wr_ptr_reg\(3 downto 0),
      DIA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(867),
      DIA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(875),
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(851),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(859),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_0\,
      DOA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_1\,
      DOB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_2\,
      DOB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_3\,
      DOC(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => '1'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/wr_ptr_reg\(3 downto 0),
      DIA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(847),
      DIA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(855),
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(835),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(843),
      DIC(1) => '0',
      DIC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(803),
      DID(1 downto 0) => B"00",
      DOA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_0\,
      DOA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_1\,
      DOB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_2\,
      DOB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_3\,
      DOC(1) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_DOC_UNCONNECTED\(1),
      DOC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_5\,
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => '1'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/wr_ptr_reg\(3 downto 0),
      DIA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(864),
      DIA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(872),
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(848),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(856),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_0\,
      DOA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_1\,
      DOB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_2\,
      DOB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_n_3\,
      DOC(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => '1'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/wr_ptr_reg\(3 downto 0),
      DIA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(844),
      DIA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(852),
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(832),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(840),
      DIC(1) => '0',
      DIC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(800),
      DID(1 downto 0) => B"00",
      DOA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_0\,
      DOA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_1\,
      DOB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_2\,
      DOB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_3\,
      DOC(1) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_DOC_UNCONNECTED\(1),
      DOC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_n_5\,
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => '1'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/wr_ptr_reg\(3 downto 0),
      DIA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(866),
      DIA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(874),
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(850),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(858),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_0\,
      DOA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_1\,
      DOB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_2\,
      DOB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_3\,
      DOC(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => '1'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/wr_ptr_reg\(3 downto 0),
      DIA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(846),
      DIA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(854),
      DIB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(834),
      DIB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(842),
      DIC(1) => '0',
      DIC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_din\(802),
      DID(1 downto 0) => B"00",
      DOA(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_0\,
      DOA(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_1\,
      DOB(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_2\,
      DOB(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_3\,
      DOC(1) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_DOC_UNCONNECTED\(1),
      DOC(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_5\,
      DOD(1 downto 0) => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => '1'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr_reg_rep[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rd_r_ptr_rep[3]_i_1__0_n_0\,
      D => \rd_r_ptr_rep[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr_reg_rep[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rd_r_ptr_rep[3]_i_1__0_n_0\,
      D => \rd_r_ptr_rep[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr_reg_rep[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rd_r_ptr_rep[3]_i_1__0_n_0\,
      D => \rd_r_ptr_rep[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr_reg_rep[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rd_r_ptr_rep[3]_i_1__0_n_0\,
      D => \rd_r_ptr_rep[3]_i_2_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/rd_r_ptr\(3),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/pi_edge_adv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => pi_edge_adv_i_2_n_0,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/phase_bslip_vld_chk\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/byte_cnt_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/phase_bslip_vld_chk\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/pi_edge_adv_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/pi_lane_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00001100"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I1 => \right_r[5]_i_2_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\(0),
      I4 => \FSM_sequential_sm_r[2]_i_1_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_lane_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/pi_lane_r[0]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/prev_match_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF80000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_result_r\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I2 => prev_match_r_i_2_n_0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rdlvl_stg1_start\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_stg1_start_r\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/prev_match_r_reg_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/prev_match_r_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/rdlvl_pi_stg2_f_incdec_r_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FFFFFFF20000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      I1 => \samps_match_r[5]_i_4_n_0\,
      I2 => rdlvl_pi_stg2_f_incdec_r_i_2_n_0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rdlvl_stg1_start\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_stg1_start_r\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/pi_fine_inc\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/rdlvl_pi_stg2_f_incdec_r_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/stg2_2_zero_r_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      I1 => \samps_match_r[5]_i_4_n_0\,
      I2 => stg2_2_zero_r_i_2_n_0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/stg2_2_zero_r\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/stg2_2_zero_r_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_3_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[5]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_4_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[5]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_25_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_26_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_27_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_24_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_10_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_30_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_7_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[4]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_12_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_7_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_31_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[4]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_32_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_13_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF3FB36E36E36E33"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_14_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_33_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_26_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_34_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_35_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_15_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_16_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB3FB3EE3EA3CE33"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_17_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB888B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_5_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[4]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_6_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_7_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[4]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_2_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696666669999B97"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_21_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7B774880788457F7"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_22_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78792C842D8673F1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_23_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"91A7177078E88F89"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_24_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1666666899999796"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_25_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77BF4A226AA37F7F"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_26_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7C7728802882F7FD"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_27_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_8_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_9_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[4]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_10_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[4]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_11_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_3_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB3FB3EE36E34E33"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_30_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB3FB3EE3EE34E33"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_31_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"875A5A58E5A5A51F"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_33_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78792C802C8273F7"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_34_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1A7177038E88F89"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_35_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1AF00F78CF0EE18F"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_36_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDF334CC334CC333"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_37_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA572A5555AABA55"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_38_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1919E66C939669C9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_39_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1AF00F1AC10FF0CE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_40_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CB333CCC34CC8333"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_41_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00F708F8F70F00F"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_42_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1919E66897966989"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_43_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9AF977038680F89"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_46_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6DF730806880F77F"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_47_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77BF4A626AA3FF7F"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_48_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96666668999997D6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_49_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_7_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_14_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[4]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_15_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_5_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I2 => \left_slew_r[0]_i_18_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_7_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_21_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_22_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_23_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_24_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_9_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71E1E1E778707871"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_10_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2570AFA7100FF0F0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_11_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAED1AFA125A855A"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_12_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62B7AB6676BB6A77"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_13_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_20_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_20_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_21_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_22_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_14_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62F7A96676BB2A77"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_15_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_25_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_26_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_27_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_28_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_17_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_29_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_20_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_30_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_28_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_18_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDE8E"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_4_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[4]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_5_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[5]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_2_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFA05071F5FA000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_20_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"25609FAF700DF0F0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_21_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAED3AFA125A055A"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_22_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFA0505175FA080"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_25_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"19DD1AAE2AAA22AA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_26_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1949B7BB4C35C8CC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_27_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAED7AFA125A055A"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_28_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1E1E1E778707871"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_29_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_6_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[4]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_7_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[5]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_8_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_3_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43708FCF300BF0F0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_30_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7696661699999799"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_33_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6695AA6656996A55"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_34_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66C63363"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_35_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"868E8E8C71F773E7"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_36_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7999667967996668"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_37_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6255A96656992A55"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_38_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C703C0F8F3C0F"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_39_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_7_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_9_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_4_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"868E8E8871F777E7"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_40_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_10_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_20_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_11_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_12_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_5_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_7_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_13_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[4]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_14_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_6_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_15_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_7_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[4]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_7_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_16_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_17_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[4]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_18_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[4]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_19_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_8_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62F7A96676BB6A77"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_9_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[2]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[2]_i_3_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[5]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_4_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[5]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_7_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_23_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_11_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"26B3642232BB6633"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_12_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"26B3662232BB2633"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_13_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_24_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_20_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_25_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_26_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_14_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_27_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_27_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_28_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_29_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_15_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_9_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_30_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_31_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_16_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_32_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_33_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_34_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_31_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_17_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_35_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_36_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_37_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_38_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_18_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDFF04440000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_19_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F2ABFAB2A2A2A2A"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_20_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55B5BDAF5055F5F5"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_21_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2AA5AD4A5AAAAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_22_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"26B3642232BB2633"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_23_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFF0040"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_24_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2AB5A52A5AAAAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_25_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5595BDAF5055F5F5"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_26_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDBDBDBBCCCCCCDC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_27_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2633642232BB6633"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_28_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF777F5515011101"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_29_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4CC3C30C3CCCCC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_30_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5BDAF5055F5F5"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_31_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3FFF700003000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_32_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BFF3AAE2AAA22AA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_33_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32BB99D926A2AAAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_34_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDBDBDBFCCCCCCDC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_35_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B2BB"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_36_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22B3662232BB2633"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_37_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD5DDFDD04004444"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_38_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FFB8FFB800"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_9_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[2]_i_10_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[4]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_11_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[4]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_4_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_12_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_7_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[4]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_5_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8BB0000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_7_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_13_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[4]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_14_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_6_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_19_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_20_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_9_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_21_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_10_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FF7DFBDBBEA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_11_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E26BF776D7F7D7D7"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_12_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40CC40CCFCFCCCFC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_13_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5FDFFFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_14_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_10_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_23_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_6_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_16_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_24_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_25_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_17_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C400D555C551DD55"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_18_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22FF2200F000F000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_26_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_27_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_28_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_19_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDE8E"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_4_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[4]\,
      I3 => \left_slew_r[3]_i_5_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[5]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_2_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DEFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_21_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2ABFAF2A0AAAAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_22_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FF7DDBDBBEA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_23_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020000045044545"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_24_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF77FFF751105510"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_25_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA020000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_26_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000800CF0CCFCF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_27_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFF751107510"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_28_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[3]_i_6_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_7_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[5]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_8_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[4]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[3]_i_9_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_3_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_10_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_11_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_6_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_4_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_4_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[4]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_7_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_17_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[4]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_18_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_8_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_8_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFCFC0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_3_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[5]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_4_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[5]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_17_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_12_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_10_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D54050D5F55555"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_11_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_12_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_13_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32BBBBFB22A2AAAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_14_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_17_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_8_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_15_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF3030F330"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_16_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF33BF3303033303"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_17_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FFB8FFB800"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_5_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_5_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[4]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_6_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[4]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_2_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFCFFFFBBFC0000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_7_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[4]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_8_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[4]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_9_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_3_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FFB8FFB800"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_5_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_10_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[4]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_6_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[4]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_4_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_11_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_12_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_5_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFAFAFEF0AEF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_13_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_11_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_6_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAAAFFBA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_7_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_14_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_6_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_8_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFAFA0CFCFCFCF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_5_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_15_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[4]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_16_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_9_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[5]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_3_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[5]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_10_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CEFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_11_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30008888"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_4_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[4]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_5_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[4]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_2_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFFD5D4F455404"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[4]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_6_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_7_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[4]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_3_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF400040"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_8_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_9_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_4_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005D040804"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_10_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_11_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_5_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF5FDFFFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_6_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002000A2A2BAA2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_7_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5100"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_8_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CD444404DD5D5555"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_9_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_28_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_29_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_11_n_0\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_36_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_37_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_19_n_0\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_38_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_39_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_20_n_0\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_40_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_41_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_28_n_0\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_42_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_43_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_29_n_0\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_44_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_45_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_32_n_0\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_12_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_13_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_4_n_0\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[4]\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_46_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_47_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_44_n_0\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_48_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_49_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_45_n_0\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_16_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_17_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_6_n_0\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_19_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_20_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[0]_i_8_n_0\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_3_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_1_n_0\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[5]\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_23_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_24_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_16_n_0\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_31_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_32_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_19_n_0\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_33_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_34_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_23_n_0\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_35_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_36_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_24_n_0\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_37_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_38_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_31_n_0\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_39_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[1]_i_40_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_32_n_0\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[2]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_21_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_22_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[2]_i_10_n_0\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_5_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_6_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[2]_i_2_n_0\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[4]\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[2]_i_7_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[2]_i_8_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[2]_i_3_n_0\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[4]\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_15_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_16_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[2]_i_7_n_0\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[4]\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_17_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_18_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[2]_i_8_n_0\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[4]\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_3_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[3]_i_1_n_0\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[5]\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \left_slew_r[3]_i_15_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_16_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[3]_i_6_n_0\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[4]\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[3]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[3]_i_19_n_0\,
      I1 => \left_slew_r[3]_i_20_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[3]_i_9_n_0\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[4]\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/FSM_sequential_sm_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FSM_sequential_sm_r[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(0),
      R => \FSM_sequential_sm_r[2]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/FSM_sequential_sm_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FSM_sequential_sm_r[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_r\(1),
      R => \FSM_sequential_sm_r[2]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/FSM_sequential_sm_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FSM_sequential_sm_r[2]_i_2_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_ns\,
      R => \FSM_sequential_sm_r[2]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_dq_r_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dlyval_dq_r[44]_i_1_n_0\,
      D => \dlyval_r[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/dlyval_dq\(40),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_dq_r_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dlyval_dq_r[44]_i_1_n_0\,
      D => \dlyval_r[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/dlyval_dq\(41),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_dq_r_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dlyval_dq_r[44]_i_1_n_0\,
      D => \dlyval_r[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/dlyval_dq\(42),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_dq_r_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dlyval_dq_r[44]_i_1_n_0\,
      D => \dlyval_r[3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/dlyval_dq\(43),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_dq_r_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dlyval_dq_r[44]_i_1_n_0\,
      D => \dlyval_r[4]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/dlyval_dq\(44),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_dq_r_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dlyval_dq_r[89]_i_1_n_0\,
      D => \dlyval_r[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/dlyval_dq\(85),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_dq_r_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dlyval_dq_r[89]_i_1_n_0\,
      D => \dlyval_r[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/dlyval_dq\(86),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_dq_r_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dlyval_dq_r[89]_i_1_n_0\,
      D => \dlyval_r[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/dlyval_dq\(87),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_dq_r_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dlyval_dq_r[89]_i_1_n_0\,
      D => \dlyval_r[3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/dlyval_dq\(88),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_dq_r_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \dlyval_dq_r[89]_i_1_n_0\,
      D => \dlyval_r[4]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/dlyval_dq\(89),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \dlyval_r[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(0),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \dlyval_r[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(1),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \dlyval_r[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(2),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \dlyval_r[3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(3),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \dlyval_r[4]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r\(4),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_zero_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_zero_ns\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/dlyval_r_zero_r\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \eye_width_r[5]_i_2_n_0\,
      D => \eye_width_r[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(0),
      R => \eye_width_r[5]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \eye_width_r[5]_i_2_n_0\,
      D => \eye_width_r[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(1),
      R => \eye_width_r[5]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \eye_width_r[5]_i_2_n_0\,
      D => \eye_width_r[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(2),
      R => \eye_width_r[5]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \eye_width_r[5]_i_2_n_0\,
      D => \eye_width_r[3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(3),
      R => \eye_width_r[5]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \eye_width_r[5]_i_2_n_0\,
      D => \eye_width_r[4]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(4),
      R => \eye_width_r[5]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \eye_width_r[5]_i_2_n_0\,
      D => \eye_width_r[5]_i_3_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/eye_width_r\(5),
      R => \eye_width_r[5]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/first_lane_r_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => first_lane_r_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/first_lane_r\,
      S => \FSM_sequential_sm_r[2]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/hyst_warmup_r_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/hyst_warmup_r\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/data0\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_r_reg_n_0_[0]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \iserdes_comp_r[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_r_reg_n_0_[1]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_ns\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_r_reg_n_0_[2]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \iserdes_comp_r[3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/iserdes_comp_r_reg_n_0_[3]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rdlvl_work_lane_r[1]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_ns\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[0]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rdlvl_work_lane_r[1]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_ns\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[1]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rdlvl_work_lane_r[1]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_ns\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[2]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rdlvl_work_lane_r[1]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_ns\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[3]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rdlvl_work_lane_r[1]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_ns\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[4]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rdlvl_work_lane_r[1]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_ns\(5),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_r_reg_n_0_[5]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r\(0),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r\(1),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r\(2),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r_reg[3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r\(3),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[4]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r\(4),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/left_slew_r[5]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/left_slew_r\(5),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \match_out_r[4]_i_2_n_0\,
      D => \match_out_r[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg_n_0_[0]\,
      R => \match_out_r[4]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \match_out_r[4]_i_2_n_0\,
      D => \match_out_r[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg_n_0_[1]\,
      R => \match_out_r[4]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \match_out_r[4]_i_2_n_0\,
      D => \match_out_r[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg_n_0_[2]\,
      R => \match_out_r[4]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \match_out_r[4]_i_2_n_0\,
      D => \match_out_r[3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg_n_0_[3]\,
      R => \match_out_r[4]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \match_out_r[4]_i_2_n_0\,
      D => \match_out_r[4]_i_3_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/match_out_r_reg_n_0_[4]\,
      R => \match_out_r[4]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/min_eye_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/min_eye_ns\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/min_eye_r\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\(0),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/next_lane_r\(1),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pi_counter_read_val_r[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(0),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pi_counter_read_val_r[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(1),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pi_counter_read_val_r[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(2),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pi_counter_read_val_r[3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(3),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pi_counter_read_val_r[4]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(4),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pi_counter_read_val_r[5]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_counter_read_val_r\(5),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_lane_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/pi_lane_r[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_lane_r_reg_n_0_[0]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \pi_step_cnt_r[5]_i_1_n_0\,
      D => \pi_step_cnt_r[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\(0),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \pi_step_cnt_r[5]_i_1_n_0\,
      D => \pi_step_cnt_r[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\(1),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \pi_step_cnt_r[5]_i_1_n_0\,
      D => \pi_step_cnt_r[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\(2),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \pi_step_cnt_r[5]_i_1_n_0\,
      D => \pi_step_cnt_r[3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\(3),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \pi_step_cnt_r[5]_i_1_n_0\,
      D => \pi_step_cnt_r[4]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\(4),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \pi_step_cnt_r[5]_i_1_n_0\,
      D => \pi_step_cnt_r[5]_i_2_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_cnt_r\(5),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \pi_step_r[5]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_ns\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_r\(0),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \pi_step_r[5]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_ns\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_r\(1),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \pi_step_r[5]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_ns\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_r\(2),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \pi_step_r[5]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_ns\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_r\(3),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \pi_step_r[5]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_ns\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_r\(4),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \pi_step_r[5]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_ns\(5),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_step_r\(5),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pi_wait_r[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[0]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pi_wait_r[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[1]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pi_wait_r[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[2]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pi_wait_r[3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/pi_wait_r_reg_n_0_[3]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/prev_match_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/prev_match_r_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/prev_match_r_reg_n_0\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[0]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(10),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[10]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(11),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[11]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(12),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[12]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(13),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[13]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(14),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[14]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(15),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[15]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(16),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[16]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(17),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[17]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(18),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[18]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(19),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[19]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[1]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(20),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[20]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(21),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[21]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(22),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[22]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(23),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[23]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(24),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[24]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(25),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[25]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(26),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[26]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rd_data_lane_r[27]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[27]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rd_data_lane_r[28]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[28]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rd_data_lane_r[29]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[29]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[2]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rd_data_lane_r[30]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[30]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rd_data_lane_r[31]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[31]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rd_data_lane_r[32]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[32]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rd_data_lane_r[33]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[33]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rd_data_lane_r[34]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[34]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rd_data_lane_r[35]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[35]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[3]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[4]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(5),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[5]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(6),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[6]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(7),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[7]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(8),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[8]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_ns\(9),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rd_data_lane_r_reg_n_0_[9]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_pi_en_stg2_f_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_pi_en_stg2_f_ns\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/pi_fine_enable\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_pi_stg2_f_incdec_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/rdlvl_pi_stg2_f_incdec_r_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/pi_fine_inc\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_stg1_done_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_stg1_done_ns\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_stg1_done_r_reg_n_0\,
      R => \FSM_sequential_sm_r[2]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_stg1_start_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rdlvl_stg1_start\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_stg1_start_r\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rdlvl_work_lane_r[1]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_ns\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg_n_0_[0]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rdlvl_work_lane_r[1]_i_1_n_0\,
      D => \rdlvl_work_lane_r[1]_i_2_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/rdlvl_work_lane_r\(1),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rdlvl_work_lane_r[1]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_ns\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[0]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rdlvl_work_lane_r[1]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_ns\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[1]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rdlvl_work_lane_r[1]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_ns\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[2]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rdlvl_work_lane_r[1]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_ns\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[3]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rdlvl_work_lane_r[1]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_ns\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[4]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \rdlvl_work_lane_r[1]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_ns\(5),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/right_r_reg_n_0_[5]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \samp_cnt_r[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[0]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \samp_cnt_r[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[1]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \samp_cnt_r[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[2]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \samp_cnt_r[3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[3]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \samp_cnt_r[4]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[4]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \samp_cnt_r[5]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_cnt_r_reg_n_0_[5]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_result_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_result_ns\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samp_result_r\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samps_match_r[5]_i_2_n_0\,
      D => \samps_match_r[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[0]\,
      R => \samps_match_r[5]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samps_match_r[5]_i_2_n_0\,
      D => \samps_match_r[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[1]\,
      R => \samps_match_r[5]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samps_match_r[5]_i_2_n_0\,
      D => \samps_match_r[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[2]\,
      R => \samps_match_r[5]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samps_match_r[5]_i_2_n_0\,
      D => \samps_match_r[3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[3]\,
      R => \samps_match_r[5]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samps_match_r[5]_i_2_n_0\,
      D => \samps_match_r[4]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[4]\,
      R => \samps_match_r[5]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \samps_match_r[5]_i_2_n_0\,
      D => \samps_match_r[5]_i_3_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/samps_match_r_reg_n_0_[5]\,
      R => \samps_match_r[5]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \seq_sm_r[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[0]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \seq_sm_r[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/seq_sm_r_reg_n_0_[1]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/simp_min_eye_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \simp_min_eye_r[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/simp_min_eye_r_reg_n_0_[0]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/simp_min_eye_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \simp_min_eye_r[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/simp_min_eye_r_reg_n_0_[1]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sm_wait_r[4]_i_1_n_0\,
      D => \sm_wait_r[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r\(0),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sm_wait_r[4]_i_1_n_0\,
      D => \sm_wait_r[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r\(1),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sm_wait_r[4]_i_1_n_0\,
      D => \sm_wait_r[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r\(2),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sm_wait_r[4]_i_1_n_0\,
      D => \sm_wait_r[3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r\(3),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sm_wait_r[4]_i_1_n_0\,
      D => \sm_wait_r[4]_i_2_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/sm_wait_r\(4),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/stg2_2_zero_r_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/stg2_2_zero_r_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_rdlvl/stg2_2_zero_r\,
      S => \FSM_sequential_sm_r[2]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.cal_stage2_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \adj_lat_inst.cal_stage2_done_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/cal_stage2_done\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].inc_latency_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/adj_lat_inst.inc_lat_inst[0].inc_latency[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].inc_latency_reg_n_0_[0]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].lat_adj_done_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/adj_lat_inst.inc_lat_inst[0].lat_adj_done[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/lat_adj_done\(0),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_adj\,
      D => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][0]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_adj\,
      D => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][1]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_adj\,
      D => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][2]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_adj\,
      D => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj[0][3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][3]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_adj\,
      D => \adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg[0][4]_i_2_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].mem_lat_adj_reg_n_0_[0][4]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].inc_latency_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/adj_lat_inst.inc_lat_inst[1].inc_latency[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].inc_latency_reg_n_0_[1]\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].lat_adj_done_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/adj_lat_inst.inc_lat_inst[1].lat_adj_done[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/lat_adj_done\(1),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_adj\,
      D => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][0]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_adj\,
      D => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][1]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_adj\,
      D => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][2]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_adj\,
      D => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj[1][3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][3]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_adj\,
      D => \adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg[1][4]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[1].mem_lat_adj_reg_n_0_[1][4]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.max_lat_done_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_done\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/max_lat_done_r\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/bl4_rd_cmd_int_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/p_1_out\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/bl4_rd_cmd_int_r_reg_n_0\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/byte_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \byte_cnt[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/byte_cnt_reg_n_0_[0]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/byte_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \byte_cnt[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/byte_cnt_reg_n_0_[1]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/byte_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \byte_cnt[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/byte_cnt_reg_n_0_[2]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/cal_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/cal_stage2_done\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/cal_done_reg_n_0\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_2r_reg_r\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => '1',
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_2r_reg_r_n_0\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_3r_reg_r\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_2r_reg_r_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_3r_reg_r_n_0\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_3r_reg_srl2___u_mig_qdr_rev4_u_mig_qdr_rev4_mig_u_qdr_phy_top_u_qdr_rld_phy_read_top_u_qdr_rld_phy_read_stage2_cal_clkdiv_phase_cal_done_3r_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_r\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_3r_reg_srl2___u_mig_qdr_rev4_u_mig_qdr_rev4_mig_u_qdr_phy_top_u_qdr_rld_phy_read_top_u_qdr_rld_phy_read_stage2_cal_clkdiv_phase_cal_done_3r_reg_r_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_4r_reg_gate\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_4r_reg_u_mig_qdr_rev4_u_mig_qdr_rev4_mig_u_qdr_phy_top_u_qdr_rld_phy_read_top_u_qdr_rld_phy_read_stage2_cal_clkdiv_phase_cal_done_4r_reg_r_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_4r_reg_r_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_4r_reg_gate_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_4r_reg_r\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_3r_reg_r_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_4r_reg_r_n_0\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_4r_reg_u_mig_qdr_rev4_u_mig_qdr_rev4_mig_u_qdr_phy_top_u_qdr_rld_phy_read_top_u_qdr_rld_phy_read_stage2_cal_clkdiv_phase_cal_done_4r_reg_r\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_3r_reg_srl2___u_mig_qdr_rev4_u_mig_qdr_rev4_mig_u_qdr_phy_top_u_qdr_rld_phy_read_top_u_qdr_rld_phy_read_stage2_cal_clkdiv_phase_cal_done_3r_reg_r_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_4r_reg_u_mig_qdr_rev4_u_mig_qdr_rev4_mig_u_qdr_phy_top_u_qdr_rld_phy_read_top_u_qdr_rld_phy_read_stage2_cal_clkdiv_phase_cal_done_4r_reg_r_n_0\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_5r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_4r_reg_gate_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_5r\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_r\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => clkdiv_phase_cal_done_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/clkdiv_phase_cal_done\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/edge_adv_cal_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => edge_adv_cal_done_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/edge_adv_cal_done_reg_n_0\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/edge_adv_cal_start_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => edge_adv_cal_start_r_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/edge_adv_cal_start_r\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/en_mem_latency_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => en_mem_latency_i_1_n_0,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/en_mem_latency_reg_n_0\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/inc_byte_cnt_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/inc_byte_cnt_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/inc_byte_cnt_reg_n_0\,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.max_lat_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_cntr_done\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_done\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.max_latency_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_latency\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.max_latency_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_latency\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.max_latency_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_latency\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.max_latency_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_latency\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(3),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.max_latency_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_latency\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(4),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \max_lat_inst.mem_cntr_done_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_cntr_done\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \max_lat_inst.mem_cntr[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[0]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/en_mem_cntr\,
      D => \max_lat_inst.mem_cntr[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[1]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_cntr\(1)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/en_mem_cntr\,
      D => \max_lat_inst.mem_cntr[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[2]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_cntr\(1)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/en_mem_cntr\,
      D => \max_lat_inst.mem_cntr[3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[3]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_cntr\(1)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/en_mem_cntr\,
      D => \max_lat_inst.mem_cntr[4]_i_3_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_lat_inst.mem_cntr_reg_n_0_[4]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_cntr\(1)
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd0_bslip_vld_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__14/mem_lat_inst[0].fd0_bslip_vld[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd0_bslip_vld_reg_n_0_[0]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd0_vld_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mem_lat_inst[0].fd0_vld[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd0_vld_reg_n_0_[0]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_bslip_vld_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mem_lat_inst[0].fd1_bslip_vld[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_bslip_vld_reg_n_0_[0]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_1\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg__0\(0),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg__0\(1),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_3\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg__0\(2),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_2\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg__0\(3),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_1\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg__0\(4),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg__0\(5),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_3\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg__0\(6),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_2\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg__0\(7),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_5\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg__0\(8),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_vld_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mem_lat_inst[0].fd1_vld[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_vld_reg_n_0_[0]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_r_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][0]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_r_reg[0]__0\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_r_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][1]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_r_reg[0]__0\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_r_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][2]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_r_reg[0]__0\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_r_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][3]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_r_reg[0]__0\(3),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_r_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][4]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_r_reg[0]__0\(4),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg[0][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \mem_lat_inst[0].latency_cntr[0][4]_i_1_n_0\,
      D => \mem_lat_inst[0].latency_cntr[0][0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][0]\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mem_lat_inst[0].latency_cntr[0][4]_i_1_n_0\,
      D => \mem_lat_inst[0].latency_cntr[0][1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][1]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mem_lat_inst[0].latency_cntr[0][4]_i_1_n_0\,
      D => \mem_lat_inst[0].latency_cntr[0][2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][2]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mem_lat_inst[0].latency_cntr[0][4]_i_1_n_0\,
      D => \mem_lat_inst[0].latency_cntr[0][3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][3]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mem_lat_inst[0].latency_cntr[0][4]_i_1_n_0\,
      D => \mem_lat_inst[0].latency_cntr[0][4]_i_2_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_reg_n_0_[0][4]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_measured_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_10_out\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_10_out\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_measured_reg_n_0_[0]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_10_out\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_r_reg[0]__0\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg_n_0_[0][0]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_10_out\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_r_reg[0]__0\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg_n_0_[0][1]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_10_out\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_r_reg[0]__0\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg_n_0_[0][2]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_10_out\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_r_reg[0]__0\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg_n_0_[0][3]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_10_out\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].latency_cntr_r_reg[0]__0\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].mem_latency_reg_n_0_[0][4]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].phase_bslip_vld_chk_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/mem_lat_inst[0].phase_bslip_vld_chk[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/phase_bslip_vld_chk\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd0_bslip_vld_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__20/mem_lat_inst[0].rd0_bslip_vld[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd0_bslip_vld_reg_n_0_[0]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd0_vld_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mem_lat_inst[0].rd0_vld[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd0_vld_reg_n_0_[0]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_bslip_vld_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mem_lat_inst[0].rd1_bslip_vld[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_bslip_vld_reg_n_0_[0]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_1\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg__0\(0),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg__0\(1),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_3\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg__0\(2),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_2\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg__0\(3),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_1\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg__0\(4),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg__0\(5),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_3\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg__0\(6),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_2\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg__0\(7),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_5\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg__0\(8),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_vld_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mem_lat_inst[0].rd1_vld[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_vld_reg_n_0_[0]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd0_bslip_vld_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__15/mem_lat_inst[1].fd0_bslip_vld[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd0_bslip_vld_reg_n_0_[1]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd0_vld_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mem_lat_inst[1].fd0_vld[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd0_vld_reg_n_0_[1]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_bslip_vld_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mem_lat_inst[1].fd1_bslip_vld[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_bslip_vld_reg_n_0_[1]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg__0\(1),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_3\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg__0\(2),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_2\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg__0\(3),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_1\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg__0\(4),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg__0\(5),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_3\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg__0\(6),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_2\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg__0\(7),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4_n_5\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg__0\(8),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3_n_1\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg__0\(0),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_vld_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mem_lat_inst[1].fd1_vld[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_vld_reg_n_0_[1]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_r_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][0]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_r_reg[1]__0\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_r_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][1]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_r_reg[1]__0\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_r_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][2]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_r_reg[1]__0\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_r_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][3]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_r_reg[1]__0\(3),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_r_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][4]\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_r_reg[1]__0\(4),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg[1][0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \mem_lat_inst[1].latency_cntr[1][4]_i_1_n_0\,
      D => \mem_lat_inst[1].latency_cntr[1][0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][0]\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mem_lat_inst[1].latency_cntr[1][4]_i_1_n_0\,
      D => \mem_lat_inst[1].latency_cntr[1][1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][1]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mem_lat_inst[1].latency_cntr[1][4]_i_1_n_0\,
      D => \mem_lat_inst[1].latency_cntr[1][2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][2]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mem_lat_inst[1].latency_cntr[1][4]_i_1_n_0\,
      D => \mem_lat_inst[1].latency_cntr[1][3]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][3]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mem_lat_inst[1].latency_cntr[1][4]_i_1_n_0\,
      D => \mem_lat_inst[1].latency_cntr[1][4]_i_2_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_reg_n_0_[1][4]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_measured_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_5_out\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_5_out\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_measured_reg_n_0_[1]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_5_out\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_r_reg[1]__0\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg_n_0_[1][0]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_5_out\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_r_reg[1]__0\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg_n_0_[1][1]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_5_out\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_r_reg[1]__0\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg_n_0_[1][2]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_5_out\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_r_reg[1]__0\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg_n_0_[1][3]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_5_out\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].latency_cntr_r_reg[1]__0\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].mem_latency_reg_n_0_[1][4]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].phase_bslip_vld_chk_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/mem_lat_inst[1].phase_bslip_vld_chk[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/phase_bslip_vld_chk\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd0_bslip_vld_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__21/mem_lat_inst[1].rd0_bslip_vld[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd0_bslip_vld_reg_n_0_[1]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd0_vld_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mem_lat_inst[1].rd0_vld[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd0_vld_reg_n_0_[1]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_bslip_vld_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mem_lat_inst[1].rd1_bslip_vld[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_bslip_vld_reg_n_0_[1]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg__0\(1),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_3\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg__0\(2),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_2\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg__0\(3),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_1\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg__0\(4),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg__0\(5),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_3\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg__0\(6),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_2\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg__0\(7),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4_n_5\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg__0\(8),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3_n_1\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg__0\(0),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_vld_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mem_lat_inst[1].rd1_vld[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_vld_reg_n_0_[1]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__14/mem_lat_inst[0].fd0_bslip_vld[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg__0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg__0\(3),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg__0\(5),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg__0\(7),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__14/mem_lat_inst[0].fd0_bslip_vld[0]_i_2_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__14/mem_lat_inst[0].fd0_bslip_vld[0]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__14/mem_lat_inst[0].fd0_bslip_vld[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg__0\(8),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg__0\(6),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg__0\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg__0\(2),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].fd1_r_reg__0\(4),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__14/mem_lat_inst[0].fd0_bslip_vld[0]_i_2_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__15/mem_lat_inst[1].fd0_bslip_vld[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg__0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg__0\(3),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg__0\(5),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg__0\(7),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__15/mem_lat_inst[1].fd0_bslip_vld[1]_i_2_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__15/mem_lat_inst[1].fd0_bslip_vld[1]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__15/mem_lat_inst[1].fd0_bslip_vld[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg__0\(8),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg__0\(6),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg__0\(0),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg__0\(2),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].fd1_r_reg__0\(4),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__15/mem_lat_inst[1].fd0_bslip_vld[1]_i_2_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__20/mem_lat_inst[0].rd0_bslip_vld[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg__0\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg__0\(4),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg__0\(6),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg__0\(8),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__20/mem_lat_inst[0].rd0_bslip_vld[0]_i_2_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__20/mem_lat_inst[0].rd0_bslip_vld[0]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__20/mem_lat_inst[0].rd0_bslip_vld[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg__0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg__0\(3),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg__0\(5),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg__0\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[0].rd1_r_reg__0\(7),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__20/mem_lat_inst[0].rd0_bslip_vld[0]_i_2_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__21/mem_lat_inst[1].rd0_bslip_vld[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg__0\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg__0\(4),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg__0\(6),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg__0\(8),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__21/mem_lat_inst[1].rd0_bslip_vld[1]_i_2_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__21/mem_lat_inst[1].rd0_bslip_vld[1]_i_1_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__21/mem_lat_inst[1].rd0_bslip_vld[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg__0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg__0\(3),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg__0\(5),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg__0\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/mem_lat_inst[1].rd1_r_reg__0\(7),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_out_inferred__21/mem_lat_inst[1].rd0_bslip_vld[1]_i_2_n_0\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/pi_edge_adv_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_reg_n_0\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \pi_edge_adv_wait_cnt[3]_i_1_n_0\,
      D => \pi_edge_adv_wait_cnt[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg_n_0_[0]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \pi_edge_adv_wait_cnt[3]_i_1_n_0\,
      D => \pi_edge_adv_wait_cnt[1]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg_n_0_[1]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \pi_edge_adv_wait_cnt[3]_i_1_n_0\,
      D => \pi_edge_adv_wait_cnt[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg_n_0_[2]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \pi_edge_adv_wait_cnt[3]_i_1_n_0\,
      D => \pi_edge_adv_wait_cnt[3]_i_2_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/pi_edge_adv_wait_cnt_reg_n_0_[3]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt0\,
      D => \start_cnt[0]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg__0\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_in\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg__0\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_in\(2),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg__0\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_in\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg__0\(3),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/p_0_in\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/start_cnt_reg__0\(4),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \valid_latency[4]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency0\(0),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg_n_0_[0]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \valid_latency[4]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency0\(1),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg_n_0_[1]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \valid_latency[4]_i_1_n_0\,
      D => \valid_latency[2]_i_1_n_0\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg_n_0_[2]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \valid_latency[4]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency0\(3),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg_n_0_[3]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \valid_latency[4]_i_1_n_0\,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency0\(4),
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg_n_0_[4]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/rst_stg2\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/gen_rd_valid[0].gen_data_valid_2.data_valid_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gen_rd_valid[0].gen_data_valid_2.data_valid[0]_i_1_n_0\,
      Q => app_rd_valid0,
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/gen_rd_valid[0].u_vld_gen_srl_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg_n_0_[4]\,
      A(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg_n_0_[3]\,
      A(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg_n_0_[2]\,
      A(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg_n_0_[1]\,
      A(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg_n_0_[0]\,
      CE => '1',
      CLK => clk,
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/p_1_out\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/data_valid_int_0\,
      Q31 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/gen_rd_valid[0].u_vld_gen_srl_inst_Q31_UNCONNECTED\
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/gen_rd_valid[1].data_valid_int_r1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/data_valid_int_1\,
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/data_valid_int_r1\(1),
      R => '0'
    );
\u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/gen_rd_valid[1].u_vld_gen_srl_inst\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg_n_0_[4]\,
      A(3) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg_n_0_[3]\,
      A(2) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg_n_0_[2]\,
      A(1) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg_n_0_[1]\,
      A(0) => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency_reg_n_0_[0]\,
      CE => '1',
      CLK => clk,
      D => '0',
      Q => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/data_valid_int_1\,
      Q31 => \NLW_u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_vld_gen/gen_rd_valid[1].u_vld_gen_srl_inst_Q31_UNCONNECTED\
    );
\u_poc_meta/center_diff_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/center_diff_r_reg[0]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return1_carry_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry_n_7\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return\(0)
    );
\u_poc_meta/center_diff_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry_n_6\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return1_carry_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry_n_6\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return\(1)
    );
\u_poc_meta/center_diff_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry_n_5\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return1_carry_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry_n_5\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return\(2)
    );
\u_poc_meta/center_diff_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry_n_4\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return1_carry_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry_n_4\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return\(3)
    );
\u_poc_meta/center_diff_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry__0_n_7\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return1_carry_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry__0_n_7\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return\(4)
    );
\u_poc_meta/center_diff_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry__0_n_6\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return1_carry_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry__0_n_6\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return\(5)
    );
\u_poc_meta/center_diff_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0__0_carry__0_n_5\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return1_carry_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return0_carry__0_n_5\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub0_return\(6)
    );
\u_poc_meta/diff_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns00_in\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns\(0)
    );
\u_poc_meta/diff_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns00_in\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns0\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns\(1)
    );
\u_poc_meta/diff_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns00_in\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns0\(2),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns\(2)
    );
\u_poc_meta/diff_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns00_in\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns0\(3),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns\(3)
    );
\u_poc_meta/diff_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns00_in\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns0\(4),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns\(4)
    );
\u_poc_meta/diff_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns00_in\(5),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns0\(5),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns\(5)
    );
\u_poc_meta/diff_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns00_in\(6),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns0\(6),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns\(6)
    );
\u_poc_meta/diff_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns00_in\(7),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns0\(7),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns\(7)
    );
\u_poc_meta/diff_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_r_reg[8]_i_2_n_3\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns0\(8),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns1\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/diff_ns\(8)
    );
\u_poc_meta/edge_diff_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/edge_diff_r_reg[0]_i_2_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return1_carry_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry_n_7\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return\(0)
    );
\u_poc_meta/edge_diff_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry_n_6\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return1_carry_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry_n_6\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return\(1)
    );
\u_poc_meta/edge_diff_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry_n_5\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return1_carry_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry_n_5\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return\(2)
    );
\u_poc_meta/edge_diff_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry_n_4\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return1_carry_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry_n_4\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return\(3)
    );
\u_poc_meta/edge_diff_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry__0_n_7\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return1_carry_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry__0_n_7\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return\(4)
    );
\u_poc_meta/edge_diff_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry__0_n_6\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return1_carry_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry__0_n_6\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return\(5)
    );
\u_poc_meta/edge_diff_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0__0_carry__0_n_5\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return1_carry_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return0_carry__0_n_5\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/mod_sub_return\(6)
    );
\u_poc_meta/run_ends_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DACA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_ends_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_ends_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_end_r3\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_polarity_held_r\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/reset_run_ends\,
      O => \u_poc_meta/run_ends_r[0]_i_1_n_0\
    );
\u_poc_meta/run_ends_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EC000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_ends_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_ends_r_reg_n_0_[1]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_end_r3\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/mmcm_edge_detect_rdy_r_reg_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_meta/run_too_small_r3\,
      O => \u_poc_meta/run_ends_r[1]_i_1_n_0\
    );
\u_poc_tap_base/sm_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2222FAAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/psdone\,
      I2 => \sm_r[0]_i_2_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_ns0_carry_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[0]\,
      O => \u_poc_tap_base/sm_r[0]_i_1_n_0\
    );
\u_poc_tap_base/sm_r[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7A"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/psdone\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc/u_poc_tap_base/sm_r_reg_n_0_[1]\,
      O => \u_poc_tap_base/sm_r[1]_i_2_n_0\
    );
\u_qdr_phy_wr_control/p_1_out\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_rd_cmd\(0),
      I1 => init_calib_complete_i,
      I2 => app_rd_cmd0,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_control/p_1_out\(0)
    );
\u_qdr_phy_wr_control/p_1_out_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      I1 => init_calib_complete_i,
      I2 => app_wr_cmd0,
      O => \u_qdr_phy_wr_control/p_1_out_inferred__0/i__n_0\
    );
\u_qdr_phy_wr_data/mux_data_fall0_r[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B3808080"
    )
        port map (
      I0 => app_wr_data0(46),
      I1 => init_calib_complete_i,
      I2 => app_wr_cmd0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_data0\(16),
      O => \u_qdr_phy_wr_data/mux_data_fall0_r[10]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_fall0_r[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B3808080"
    )
        port map (
      I0 => app_wr_data0(48),
      I1 => init_calib_complete_i,
      I2 => app_wr_cmd0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_data0\(16),
      O => \u_qdr_phy_wr_data/mux_data_fall0_r[12]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_fall0_r[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B3808080"
    )
        port map (
      I0 => app_wr_data0(50),
      I1 => init_calib_complete_i,
      I2 => app_wr_cmd0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_data0\(16),
      O => \u_qdr_phy_wr_data/mux_data_fall0_r[14]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_fall0_r[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B380"
    )
        port map (
      I0 => app_wr_data0(51),
      I1 => init_calib_complete_i,
      I2 => app_wr_cmd0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      O => \u_qdr_phy_wr_data/mux_data_fall0_r[15]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_fall0_r[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B3808080"
    )
        port map (
      I0 => app_wr_data0(52),
      I1 => init_calib_complete_i,
      I2 => app_wr_cmd0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_data0\(16),
      O => \u_qdr_phy_wr_data/mux_data_fall0_r[16]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_fall0_r[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B380"
    )
        port map (
      I0 => app_wr_data0(53),
      I1 => init_calib_complete_i,
      I2 => app_wr_cmd0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      O => \u_qdr_phy_wr_data/mux_data_fall0_r[17]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_fall0_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B3808080"
    )
        port map (
      I0 => app_wr_data0(37),
      I1 => init_calib_complete_i,
      I2 => app_wr_cmd0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_data0\(16),
      O => \u_qdr_phy_wr_data/mux_data_fall0_r[1]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_fall0_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B3808080"
    )
        port map (
      I0 => app_wr_data0(39),
      I1 => init_calib_complete_i,
      I2 => app_wr_cmd0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_data0\(16),
      O => \u_qdr_phy_wr_data/mux_data_fall0_r[3]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_fall0_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B3808080"
    )
        port map (
      I0 => app_wr_data0(41),
      I1 => init_calib_complete_i,
      I2 => app_wr_cmd0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_data0\(16),
      O => \u_qdr_phy_wr_data/mux_data_fall0_r[5]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_fall0_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B3808080"
    )
        port map (
      I0 => app_wr_data0(43),
      I1 => init_calib_complete_i,
      I2 => app_wr_cmd0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_data0\(16),
      O => \u_qdr_phy_wr_data/mux_data_fall0_r[7]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_fall1_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B380"
    )
        port map (
      I0 => app_wr_data0(32),
      I1 => init_calib_complete_i,
      I2 => app_wr_cmd0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      O => \u_qdr_phy_wr_data/mux_data_fall1_r[0]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_fall1_r[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B380"
    )
        port map (
      I0 => app_wr_data0(43),
      I1 => init_calib_complete_i,
      I2 => app_wr_cmd0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      O => \u_qdr_phy_wr_data/mux_data_fall1_r[11]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_fall1_r[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B380"
    )
        port map (
      I0 => app_wr_data0(46),
      I1 => init_calib_complete_i,
      I2 => app_wr_cmd0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      O => \u_qdr_phy_wr_data/mux_data_fall1_r[14]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_fall1_r[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B380"
    )
        port map (
      I0 => app_wr_data0(48),
      I1 => init_calib_complete_i,
      I2 => app_wr_cmd0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      O => \u_qdr_phy_wr_data/mux_data_fall1_r[16]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_fall1_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B380"
    )
        port map (
      I0 => app_wr_data0(33),
      I1 => init_calib_complete_i,
      I2 => app_wr_cmd0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      O => \u_qdr_phy_wr_data/mux_data_fall1_r[1]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_fall1_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B380"
    )
        port map (
      I0 => app_wr_data0(34),
      I1 => init_calib_complete_i,
      I2 => app_wr_cmd0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      O => \u_qdr_phy_wr_data/mux_data_fall1_r[2]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_fall1_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B380"
    )
        port map (
      I0 => app_wr_data0(35),
      I1 => init_calib_complete_i,
      I2 => app_wr_cmd0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      O => \u_qdr_phy_wr_data/mux_data_fall1_r[3]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_fall1_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B380"
    )
        port map (
      I0 => app_wr_data0(37),
      I1 => init_calib_complete_i,
      I2 => app_wr_cmd0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      O => \u_qdr_phy_wr_data/mux_data_fall1_r[5]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_fall1_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B380"
    )
        port map (
      I0 => app_wr_data0(39),
      I1 => init_calib_complete_i,
      I2 => app_wr_cmd0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      O => \u_qdr_phy_wr_data/mux_data_fall1_r[7]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_fall1_r[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B380"
    )
        port map (
      I0 => app_wr_data0(41),
      I1 => init_calib_complete_i,
      I2 => app_wr_cmd0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      O => \u_qdr_phy_wr_data/mux_data_fall1_r[9]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_rise0_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B3808080"
    )
        port map (
      I0 => app_wr_data0(55),
      I1 => init_calib_complete_i,
      I2 => app_wr_cmd0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_data0\(34),
      O => \u_qdr_phy_wr_data/mux_data_rise0_r[1]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_rise0_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B3808080"
    )
        port map (
      I0 => app_wr_data0(57),
      I1 => init_calib_complete_i,
      I2 => app_wr_cmd0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_data0\(34),
      O => \u_qdr_phy_wr_data/mux_data_rise0_r[3]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_rise0_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B3808080"
    )
        port map (
      I0 => app_wr_data0(59),
      I1 => init_calib_complete_i,
      I2 => app_wr_cmd0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_data0\(34),
      O => \u_qdr_phy_wr_data/mux_data_rise0_r[5]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_rise0_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B3808080"
    )
        port map (
      I0 => app_wr_data0(61),
      I1 => init_calib_complete_i,
      I2 => app_wr_cmd0,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_cmd_0\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/init_wr_data0\(34),
      O => \u_qdr_phy_wr_data/mux_data_rise0_r[7]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_rise1_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => init_calib_complete_i,
      I2 => app_wr_data0(50),
      O => \u_qdr_phy_wr_data/mux_data_rise1_r[0]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_rise1_r[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => init_calib_complete_i,
      I2 => app_wr_data0(61),
      O => \u_qdr_phy_wr_data/mux_data_rise1_r[11]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_rise1_r[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => init_calib_complete_i,
      I2 => app_wr_data0(32),
      O => \u_qdr_phy_wr_data/mux_data_rise1_r[14]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_rise1_r[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => init_calib_complete_i,
      I2 => app_wr_data0(33),
      O => \u_qdr_phy_wr_data/mux_data_rise1_r[15]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_rise1_r[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => init_calib_complete_i,
      I2 => app_wr_data0(34),
      O => \u_qdr_phy_wr_data/mux_data_rise1_r[16]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_rise1_r[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => init_calib_complete_i,
      I2 => app_wr_data0(35),
      O => \u_qdr_phy_wr_data/mux_data_rise1_r[17]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_rise1_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => init_calib_complete_i,
      I2 => app_wr_data0(51),
      O => \u_qdr_phy_wr_data/mux_data_rise1_r[1]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_rise1_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => init_calib_complete_i,
      I2 => app_wr_data0(52),
      O => \u_qdr_phy_wr_data/mux_data_rise1_r[2]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_rise1_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => init_calib_complete_i,
      I2 => app_wr_data0(53),
      O => \u_qdr_phy_wr_data/mux_data_rise1_r[3]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_rise1_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => init_calib_complete_i,
      I2 => app_wr_data0(55),
      O => \u_qdr_phy_wr_data/mux_data_rise1_r[5]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_rise1_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => init_calib_complete_i,
      I2 => app_wr_data0(57),
      O => \u_qdr_phy_wr_data/mux_data_rise1_r[7]_i_1_n_0\
    );
\u_qdr_phy_wr_data/mux_data_rise1_r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => app_wr_cmd0,
      I1 => init_calib_complete_i,
      I2 => app_wr_data0(59),
      O => \u_qdr_phy_wr_data/mux_data_rise1_r[9]_i_1_n_0\
    );
\u_qdr_rld_phy_cntrl_init//i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/io_fifo_rden_cal_done_r_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_of_full\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_of_full\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_of_full\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_of_full\,
      O => \u_qdr_rld_phy_cntrl_init//i__n_0\
    );
\u_qdr_rld_phy_cntrl_init/__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAFFFFBAAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_ctl_ns\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_n_3\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_n_3\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cmd\(0),
      I5 => \i__i_1_n_0\,
      O => \u_qdr_rld_phy_cntrl_init/__0/i__n_0\
    );
\u_qdr_rld_phy_cntrl_init/__0__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBAAAAAAABAAA"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cmd\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_n_3\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_n_3\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_ctl_ns\(0),
      I5 => \i__i_1_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_cntr_cmd\(4)
    );
\u_qdr_rld_phy_cntrl_init/of_cmd_wr_en_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA000000000000"
    )
        port map (
      I0 => \u_qdr_rld_phy_cntrl_init//i__n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_cmd_wr_en\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/io_fifo_rden_cal_done_r_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/phy_ctl_wr_reg_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_ctl_ready\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      O => \u_qdr_rld_phy_cntrl_init/of_cmd_wr_en_i_1_n_0\
    );
\u_qdr_rld_phy_cntrl_init/of_data_wr_en_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEA000000000000"
    )
        port map (
      I0 => \u_qdr_rld_phy_cntrl_init//i__n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_data_wr_en\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/io_fifo_rden_cal_done_r_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/phy_ctl_wr_reg_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/phy_ctl_ready\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_init_sm/cq_stable_r\,
      O => \u_qdr_rld_phy_cntrl_init/of_data_wr_en_i_1_n_0\
    );
\u_qdr_rld_phy_cntrl_init/pc_seq[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/phy_ctl_wr_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_seq_reg_n_0_[0]\,
      O => \u_qdr_rld_phy_cntrl_init/pc_seq[0]_i_1_n_0\
    );
\u_qdr_rld_phy_cntrl_init/pc_seq[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_seq_reg_n_0_[0]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/phy_ctl_wr_reg_n_0\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_rld_phy_cntrl_init/pc_seq_reg_n_0_[1]\,
      O => \u_qdr_rld_phy_cntrl_init/pc_seq[1]_i_1_n_0\
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/AC1_G_E1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => AC1_G_E1_i_1_n_0,
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/AC1_G_E1\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/AC2_G_E2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/bram_rd_valid_o\,
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/AC2_G_E2\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0__0\,
      D => \current_address[0]_i_2_n_0\,
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[0]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0__0\,
      D => \current_address_reg[9]_i_1_n_6\,
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[10]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0__0\,
      D => \current_address_reg[9]_i_1_n_5\,
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[11]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0__0\,
      D => \current_address_reg[9]_i_1_n_4\,
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[12]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0__0\,
      D => \current_address_reg[13]_i_1_n_7\,
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[13]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0__0\,
      D => \current_address_reg[13]_i_1_n_6\,
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[14]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0__0\,
      D => \current_address_reg[13]_i_1_n_5\,
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[15]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0__0\,
      D => \current_address_reg[13]_i_1_n_4\,
      Q => p_1_in(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0__0\,
      D => \current_address_reg[17]_i_1_n_7\,
      Q => p_1_in(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0__0\,
      D => \current_address_reg[17]_i_1_n_6\,
      Q => p_1_in(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0__0\,
      D => \current_address_reg[17]_i_1_n_5\,
      Q => p_1_in(3),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0__0\,
      D => \current_address_reg[1]_i_1_n_7\,
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[1]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0__0\,
      D => \current_address_reg[17]_i_1_n_4\,
      Q => p_1_in(4),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0__0\,
      D => \current_address_reg[21]_i_1_n_7\,
      Q => p_1_in(5),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0__0\,
      D => \current_address_reg[21]_i_1_n_6\,
      Q => p_1_in(6),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0__0\,
      D => \current_address_reg[21]_i_1_n_5\,
      Q => p_1_in(7),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0__0\,
      D => \current_address_reg[21]_i_1_n_4\,
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[24]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0__0\,
      D => \current_address_reg[25]_i_1_n_7\,
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[25]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0__0\,
      D => \current_address_reg[25]_i_1_n_6\,
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[26]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0__0\,
      D => \current_address_reg[25]_i_1_n_5\,
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[27]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0__0\,
      D => \current_address_reg[25]_i_1_n_4\,
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[28]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0__0\,
      D => \current_address_reg[29]_i_1_n_7\,
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[29]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0__0\,
      D => \current_address_reg[1]_i_1_n_6\,
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[2]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0__0\,
      D => \current_address_reg[29]_i_1_n_6\,
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[30]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0__0\,
      D => \current_address_reg[29]_i_1_n_5\,
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[31]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0__0\,
      D => \current_address_reg[1]_i_1_n_5\,
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[3]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0__0\,
      D => \current_address_reg[1]_i_1_n_4\,
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[4]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0__0\,
      D => \current_address_reg[5]_i_1_n_7\,
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[5]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0__0\,
      D => \current_address_reg[5]_i_1_n_6\,
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[6]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0__0\,
      D => \current_address_reg[5]_i_1_n_5\,
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[7]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0__0\,
      D => \current_address_reg[5]_i_1_n_4\,
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[8]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address0__0\,
      D => \current_address_reg[9]_i_1_n_7\,
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_address_reg_n_0_[9]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_init_mem_pattern_ctr/next_state_inferred__5/i___1_n_0\,
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(0),
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_init_mem_pattern_ctr/next_state\(1),
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/current_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_init_mem_pattern_ctr/next_state\(3),
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(3),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/end_addr_reached_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_init_mem_pattern_ctr/end_addr_reached0\,
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/end_addr_reached\,
      R => '0'
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/lower_end_matched_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => lower_end_matched_i_1_n_0,
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/lower_end_matched\,
      R => '0'
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry_n_0\,
      CO(2 downto 0) => \NLW_u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => mem_pattern_init_done_o0_carry_i_1_n_0,
      DI(1) => mem_pattern_init_done_o0_carry_i_2_n_0,
      DI(0) => mem_pattern_init_done_o0_carry_i_3_n_0,
      O(3 downto 0) => \NLW_u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => mem_pattern_init_done_o0_carry_i_4_n_0,
      S(2) => mem_pattern_init_done_o0_carry_i_5_n_0,
      S(1) => mem_pattern_init_done_o0_carry_i_6_n_0,
      S(0) => mem_pattern_init_done_o0_carry_i_7_n_0
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry_n_0\,
      CO(3) => \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry__0_n_0\,
      CO(2 downto 0) => \NLW_u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry__0_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \mem_pattern_init_done_o0_carry__0_i_1_n_0\,
      DI(2) => \mem_pattern_init_done_o0_carry__0_i_2_n_0\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \mem_pattern_init_done_o0_carry__0_i_3_n_0\,
      S(2) => \mem_pattern_init_done_o0_carry__0_i_4_n_0\,
      S(1) => \mem_pattern_init_done_o0_carry__0_i_5_n_0\,
      S(0) => \mem_pattern_init_done_o0_carry__0_i_6_n_0\
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry__0_n_0\,
      CO(3) => \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry__1_n_0\,
      CO(2 downto 0) => \NLW_u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry__1_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \mem_pattern_init_done_o0_carry__1_i_1_n_0\,
      DI(2) => \mem_pattern_init_done_o0_carry__1_i_2_n_0\,
      DI(1) => \mem_pattern_init_done_o0_carry__1_i_3_n_0\,
      DI(0) => \mem_pattern_init_done_o0_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \mem_pattern_init_done_o0_carry__1_i_5_n_0\,
      S(2) => \mem_pattern_init_done_o0_carry__1_i_6_n_0\,
      S(1) => \mem_pattern_init_done_o0_carry__1_i_7_n_0\,
      S(0) => \mem_pattern_init_done_o0_carry__1_i_8_n_0\
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry__1_n_0\,
      CO(3) => \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry__2_n_0\,
      CO(2 downto 0) => \NLW_u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry__2_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '0',
      DI(3) => \mem_pattern_init_done_o0_carry__2_i_1_n_0\,
      DI(2) => \mem_pattern_init_done_o0_carry__2_i_2_n_0\,
      DI(1) => \mem_pattern_init_done_o0_carry__2_i_3_n_0\,
      DI(0) => \mem_pattern_init_done_o0_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \mem_pattern_init_done_o0_carry__2_i_5_n_0\,
      S(2) => \mem_pattern_init_done_o0_carry__2_i_6_n_0\,
      S(1) => \mem_pattern_init_done_o0_carry__2_i_7_n_0\,
      S(0) => \mem_pattern_init_done_o0_carry__2_i_8_n_0\
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => mem_pattern_init_done_o_i_1_n_0,
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/mem_pattern_init_done_o_reg_n_0\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/memc_init_done_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => init_calib_complete_i,
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/memc_init_done_reg\,
      R => '0'
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/memc_wr_en_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_en_r1_reg_n_0\,
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/memc_wr_en_r\,
      R => '0'
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/next_state_inferred__5/i___1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E9EB"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(0),
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(1),
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(3),
      I3 => \u_traffic_gen_top/u_init_mem_pattern_ctr/memc_init_done_reg\,
      O => \u_traffic_gen_top/u_init_mem_pattern_ctr/next_state_inferred__5/i___1_n_0\
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/next_state_inferred__5/i___1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1410"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(0),
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(1),
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(3),
      I3 => \u_traffic_gen_top/u_init_mem_pattern_ctr/end_addr_reached\,
      O => \u_traffic_gen_top/u_init_mem_pattern_ctr/next_state\(3)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/next_state_inferred__5/i___1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02060004"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(0),
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(1),
      I2 => \u_traffic_gen_top/u_init_mem_pattern_ctr/current_state\(3),
      I3 => \u_traffic_gen_top/u_init_mem_pattern_ctr/end_addr_reached\,
      I4 => \u_traffic_gen_top/u_init_mem_pattern_ctr/memc_init_done_reg\,
      O => \u_traffic_gen_top/u_init_mem_pattern_ctr/next_state\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/run_traffic_o_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => run_traffic,
      Q => \u_traffic_gen_top/run_traffic\,
      R => '0'
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/run_traffic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => run_traffic_i_1_n_0,
      Q => run_traffic,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_init_mem_pattern_ctr/upper_end_matched_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => upper_end_matched_i_1_n_0,
      Q => \u_traffic_gen_top/u_init_mem_pattern_ctr/upper_end_matched\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(32),
      Q => app_wr_data0(32),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(33),
      Q => app_wr_data0(33),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(34),
      Q => app_wr_data0(34),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(35),
      Q => app_wr_data0(35),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(36),
      Q => app_wr_data0(36),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(37),
      Q => app_wr_data0(37),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(38),
      Q => app_wr_data0(38),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(39),
      Q => app_wr_data0(39),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(40),
      Q => app_wr_data0(40),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(41),
      Q => app_wr_data0(41),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(42),
      Q => app_wr_data0(42),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(43),
      Q => app_wr_data0(43),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(44),
      Q => app_wr_data0(44),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(45),
      Q => app_wr_data0(45),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(46),
      Q => app_wr_data0(46),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(47),
      Q => app_wr_data0(47),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(48),
      Q => app_wr_data0(48),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(49),
      Q => app_wr_data0(49),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(50),
      Q => app_wr_data0(50),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(51),
      Q => app_wr_data0(51),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(52),
      Q => app_wr_data0(52),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(53),
      Q => app_wr_data0(53),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(54),
      Q => app_wr_data0(54),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(55),
      Q => app_wr_data0(55),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(56),
      Q => app_wr_data0(56),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(57),
      Q => app_wr_data0(57),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(58),
      Q => app_wr_data0(58),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(59),
      Q => app_wr_data0(59),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(60),
      Q => app_wr_data0(60),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(61),
      Q => app_wr_data0(61),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(62),
      Q => app_wr_data0(62),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/QDR_WR.memc_wr_data_r_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(63),
      Q => app_wr_data0(63),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/cmd_rdy_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => cmd_rdy_i_1_n_0,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/cmd_rdy_reg_n_0\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/prefetch_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => prefetch_i_1_n_0,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/prefetch\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \user_burst_cnt[9]_i_2_n_0\,
      D => \user_burst_cnt[0]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[0]\,
      R => \user_burst_cnt[9]_i_1_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \user_burst_cnt[10]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[10]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \user_burst_cnt[9]_i_2_n_0\,
      D => \user_burst_cnt[1]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[1]\,
      R => \user_burst_cnt[9]_i_1_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \user_burst_cnt[9]_i_2_n_0\,
      D => \user_burst_cnt[2]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[2]\,
      R => \user_burst_cnt[9]_i_1_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \user_burst_cnt[9]_i_2_n_0\,
      D => \user_burst_cnt[3]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[3]\,
      R => \user_burst_cnt[9]_i_1_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \user_burst_cnt[9]_i_2_n_0\,
      D => \user_burst_cnt[4]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[4]\,
      R => \user_burst_cnt[9]_i_1_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \user_burst_cnt[9]_i_2_n_0\,
      D => \user_burst_cnt[5]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[5]\,
      R => \user_burst_cnt[9]_i_1_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \user_burst_cnt[9]_i_2_n_0\,
      D => \user_burst_cnt[6]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[6]\,
      R => \user_burst_cnt[9]_i_1_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \user_burst_cnt[9]_i_2_n_0\,
      D => \user_burst_cnt[7]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[7]\,
      R => \user_burst_cnt[9]_i_1_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \user_burst_cnt[9]_i_2_n_0\,
      D => \user_burst_cnt[8]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[8]\,
      R => \user_burst_cnt[9]_i_1_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \user_burst_cnt[9]_i_2_n_0\,
      D => \user_burst_cnt[9]_i_3_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[9]\,
      R => \user_burst_cnt[9]_i_1_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r1_inferred__0/i__carry_n_0\,
      CO(2 downto 0) => \NLW_u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r1_inferred__0/i__carry_CO_UNCONNECTED\(2 downto 0),
      CYINIT => '1',
      DI(3) => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[3]\,
      DI(2) => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[2]\,
      DI(1) => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[1]\,
      DI(0) => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[0]\,
      O(3 downto 0) => \NLW_u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__1_n_0\,
      S(2) => \i__carry_i_2__1_n_0\,
      S(1) => \i__carry_i_3__1_n_0\,
      S(0) => \i__carry_i_4__1_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r1_inferred__0/i__carry_n_0\,
      CO(3) => \NLW_u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r1_inferred__0/i__carry__0_CO_UNCONNECTED\(3),
      CO(2) => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r1_inferred__0/i__carry__0_n_1\,
      CO(1 downto 0) => \NLW_u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r1_inferred__0/i__carry__0_CO_UNCONNECTED\(1 downto 0),
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[5]\,
      DI(0) => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[4]\,
      O(3 downto 2) => \NLW_u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r1_inferred__0/i__carry__0_n_6\,
      O(0) => \NLW_u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r1_inferred__0/i__carry__0_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \i__carry__0_i_1__1_n_0\,
      S(0) => \i__carry__0_i_2__1_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \buf_avail_r[5]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r\(5),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \buf_avail_r[6]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r\(6),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/dfifo_has_enough_room_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => dfifo_has_enough_room_i_1_n_0,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/dfifo_has_enough_room\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/gen_v6_cmd_rdy.cmd_rdy_o_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/cmd_rdy_o0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/rd_rdy\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked0\,
      D => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/p_1_out\(0),
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[0]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked0\,
      D => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in__1\(1),
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[1]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked0\,
      D => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in__1\(2),
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[2]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked0\,
      D => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in__1\(3),
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[3]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked0\,
      D => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in__1\(4),
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[4]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked0\,
      D => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in__1\(5),
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg_n_0_[5]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked0\,
      D => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in__1\(6),
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/p_0_in\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => app_rd_valid0,
      D => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in__2\(0),
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[0]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => app_rd_valid0,
      D => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in__2\(1),
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[1]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => app_rd_valid0,
      D => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in__2\(2),
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[2]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => app_rd_valid0,
      D => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in__2\(3),
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[3]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => app_rd_valid0,
      D => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in__2\(4),
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[4]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => app_rd_valid0,
      D => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in__2\(5),
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg_n_0_[5]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => app_rd_valid0,
      D => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in__2\(6),
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/p_1_in\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_en_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmd_start\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_mdata_en\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/empty0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/empty\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/full0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/full\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_30_35\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(1),
      DIB(0) => '0',
      DIC(1) => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(3),
      DIC(0) => '0',
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \NLW_u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_30_35_DOA_UNCONNECTED\(1 downto 0),
      DOB(1) => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_30_35_n_2\,
      DOB(0) => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_30_35_n_3\,
      DOC(1) => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_30_35_n_4\,
      DOC(0) => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_30_35_n_5\,
      DOD(1 downto 0) => \NLW_u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => mem_reg_0_15_30_35_i_1_n_0
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_36_41\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(3 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1) => '0',
      DIB(0) => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(6),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_36_41_n_0\,
      DOA(0) => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_36_41_n_1\,
      DOB(1 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/gen_bl\(7 downto 6),
      DOC(1 downto 0) => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/gen_bl\(9 downto 8),
      DOD(1 downto 0) => \NLW_u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clk,
      WE => mem_reg_0_15_30_35_i_1_n_0
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_strobe\,
      D => \rd_ptr[0]_i_1__5_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_strobe\,
      D => \rd_ptr[1]_i_1__5_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_strobe\,
      D => \rd_ptr[2]_i_1__3_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_strobe\,
      D => \rd_ptr[3]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(3),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_strobe\,
      D => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in__0\(4),
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_reg\(4),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/wr_en\,
      D => \wr_ptr[0]_i_1__6_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(0),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/wr_en\,
      D => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in\(1),
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/wr_en\,
      D => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in\(2),
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/wr_en\,
      D => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in\(3),
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(3),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/wr_en\,
      D => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in\(4),
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg__0\(4),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/wait_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \wait_cnt[0]_i_1__5_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/wait_cnt\(0),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/wait_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \wait_cnt[1]_i_1__5_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/wait_cnt\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/wait_done_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/wait_done1_out\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/wait_done_reg_n_0\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_rdyC_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => cmd_rdyC_i_1_n_0,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_rdyC\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_rdyD_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => cmd_rdyD_i_1_n_0,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_rdyD\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_rdyE_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => cmd_rdyE_i_1_n_0,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_rdyE\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_rdy_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cmd_rdy_i_1__0_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/wr_rdy\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startC_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_start0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startC\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startD\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startE_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startE0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startE\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_start_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_start0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_start\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/data_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => data_valid_i_1_n_0,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/data_valid_reg_n_0\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel\,
      D => \ADDRESS_PATTERN.acounts_reg[0]_i_2_n_7\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(32),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel\,
      D => \ADDRESS_PATTERN.acounts_reg[8]_i_1_n_5\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(42),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel\,
      D => \ADDRESS_PATTERN.acounts_reg[8]_i_1_n_4\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(43),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel\,
      D => \ADDRESS_PATTERN.acounts_reg[12]_i_1_n_7\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(44),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel\,
      D => \ADDRESS_PATTERN.acounts_reg[12]_i_1_n_6\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(45),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel\,
      D => \ADDRESS_PATTERN.acounts_reg[12]_i_1_n_5\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(46),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel\,
      D => \ADDRESS_PATTERN.acounts_reg[12]_i_1_n_4\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(47),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel\,
      D => \ADDRESS_PATTERN.acounts_reg[16]_i_1_n_7\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(48),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel\,
      D => \ADDRESS_PATTERN.acounts_reg[16]_i_1_n_6\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(49),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel\,
      D => \ADDRESS_PATTERN.acounts_reg[16]_i_1_n_5\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(50),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel\,
      D => \ADDRESS_PATTERN.acounts_reg[16]_i_1_n_4\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(51),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel\,
      D => \ADDRESS_PATTERN.acounts_reg[0]_i_2_n_6\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(33),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel\,
      D => \ADDRESS_PATTERN.acounts_reg[20]_i_1_n_7\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(52),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel\,
      D => \ADDRESS_PATTERN.acounts_reg[20]_i_1_n_6\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(53),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel\,
      D => \ADDRESS_PATTERN.acounts_reg[20]_i_1_n_5\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(54),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel\,
      D => \ADDRESS_PATTERN.acounts_reg[20]_i_1_n_4\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(55),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel\,
      D => \ADDRESS_PATTERN.acounts_reg[24]_i_1_n_7\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(56),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel\,
      D => \ADDRESS_PATTERN.acounts_reg[24]_i_1_n_6\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(57),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel\,
      D => \ADDRESS_PATTERN.acounts_reg[24]_i_1_n_5\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(58),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel\,
      D => \ADDRESS_PATTERN.acounts_reg[24]_i_1_n_4\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(59),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel\,
      D => \ADDRESS_PATTERN.acounts_reg[28]_i_1_n_7\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(60),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel\,
      D => \ADDRESS_PATTERN.acounts_reg[28]_i_1_n_6\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(61),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel\,
      D => \ADDRESS_PATTERN.acounts_reg[0]_i_2_n_5\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(34),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel\,
      D => \ADDRESS_PATTERN.acounts_reg[28]_i_1_n_5\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(62),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel\,
      D => \ADDRESS_PATTERN.acounts_reg[28]_i_1_n_4\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(63),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel\,
      D => \ADDRESS_PATTERN.acounts_reg[0]_i_2_n_4\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(35),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel\,
      D => \ADDRESS_PATTERN.acounts_reg[4]_i_1_n_7\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(36),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel\,
      D => \ADDRESS_PATTERN.acounts_reg[4]_i_1_n_6\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(37),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel\,
      D => \ADDRESS_PATTERN.acounts_reg[4]_i_1_n_5\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(38),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel\,
      D => \ADDRESS_PATTERN.acounts_reg[4]_i_1_n_4\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(39),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel\,
      D => \ADDRESS_PATTERN.acounts_reg[8]_i_1_n_7\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(40),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/ADDRESS_PATTERN.acounts_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/sel\,
      D => \ADDRESS_PATTERN.acounts_reg[8]_i_1_n_6\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_wr_data\(41),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/vio_init_pattern_bram/bram_rd_valid_o_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => '1',
      Q => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/bram_rd_valid_o\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/wr_ubr.user_burst_cnt_larger_1_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/user_burst_cnt_larger_1_r0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/user_burst_cnt_larger_1_r\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/u_bcount_2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => u_bcount_2_i_1_n_0,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/last_word_wr\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \user_burst_cnt[9]_i_2__0_n_0\,
      D => \user_burst_cnt[0]_i_1__0_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(0),
      R => \user_burst_cnt[9]_i_1__0_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \wr_data_gen/user_burst_cnt[10]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(10),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \user_burst_cnt[9]_i_2__0_n_0\,
      D => \user_burst_cnt[1]_i_1__0_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(1),
      R => \user_burst_cnt[9]_i_1__0_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \user_burst_cnt[9]_i_2__0_n_0\,
      D => \user_burst_cnt[2]_i_1__0_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(2),
      R => \user_burst_cnt[9]_i_1__0_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \user_burst_cnt[9]_i_2__0_n_0\,
      D => \user_burst_cnt[3]_i_1__0_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(3),
      R => \user_burst_cnt[9]_i_1__0_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \user_burst_cnt[9]_i_2__0_n_0\,
      D => \user_burst_cnt[4]_i_1__0_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(4),
      R => \user_burst_cnt[9]_i_1__0_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \user_burst_cnt[9]_i_2__0_n_0\,
      D => \user_burst_cnt[5]_i_1__0_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(5),
      R => \user_burst_cnt[9]_i_1__0_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \user_burst_cnt[9]_i_2__0_n_0\,
      D => \user_burst_cnt[6]_i_1__0_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(6),
      R => \user_burst_cnt[9]_i_1__0_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \user_burst_cnt[9]_i_2__0_n_0\,
      D => \user_burst_cnt[7]_i_1__0_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(7),
      R => \user_burst_cnt[9]_i_1__0_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \user_burst_cnt[9]_i_2__0_n_0\,
      D => \user_burst_cnt[8]_i_1__0_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(8),
      R => \user_burst_cnt[9]_i_1__0_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \user_burst_cnt[9]_i_2__0_n_0\,
      D => \user_burst_cnt[9]_i_3__0_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(9),
      R => \user_burst_cnt[9]_i_1__0_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/p_0_in\(19),
      D => \addr_r[0]_i_1_n_0\,
      Q => memc_cmd_addr(0),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/p_0_in\(19),
      D => \addr_r[10]_i_1_n_0\,
      Q => memc_cmd_addr(10),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/p_0_in\(19),
      D => \addr_r[11]_i_1_n_0\,
      Q => memc_cmd_addr(11),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/p_0_in\(19),
      D => \addr_r[12]_i_1_n_0\,
      Q => memc_cmd_addr(12),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/p_0_in\(19),
      D => \addr_r[13]_i_1_n_0\,
      Q => memc_cmd_addr(13),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/p_0_in\(19),
      D => \addr_r[14]_i_1_n_0\,
      Q => memc_cmd_addr(14),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/p_0_in\(19),
      D => \addr_r[15]_i_1_n_0\,
      Q => memc_cmd_addr(15),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/p_0_in\(19),
      D => \addr_r[16]_i_1_n_0\,
      Q => memc_cmd_addr(16),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/p_0_in\(19),
      D => \addr_r[17]_i_1_n_0\,
      Q => memc_cmd_addr(17),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/p_0_in\(19),
      D => \addr_r[18]_i_1_n_0\,
      Q => memc_cmd_addr(18),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/p_0_in\(19),
      D => \addr_r[19]_i_2_n_0\,
      Q => memc_cmd_addr(19),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/p_0_in\(19),
      D => \addr_r[1]_i_1_n_0\,
      Q => memc_cmd_addr(1),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/p_0_in\(19),
      D => \addr_r[2]_i_1_n_0\,
      Q => memc_cmd_addr(2),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/p_0_in\(19),
      D => \addr_r[3]_i_1_n_0\,
      Q => memc_cmd_addr(3),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/p_0_in\(19),
      D => \addr_r[4]_i_1_n_0\,
      Q => memc_cmd_addr(4),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/p_0_in\(19),
      D => \addr_r[5]_i_1_n_0\,
      Q => memc_cmd_addr(5),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/p_0_in\(19),
      D => \addr_r[6]_i_1_n_0\,
      Q => memc_cmd_addr(6),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/p_0_in\(19),
      D => \addr_r[7]_i_1_n_0\,
      Q => memc_cmd_addr(7),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/p_0_in\(19),
      D => \addr_r[8]_i_1_n_0\,
      Q => memc_cmd_addr(8),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/p_0_in\(19),
      D => \addr_r[9]_i_1_n_0\,
      Q => memc_cmd_addr(9),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addr_reg[19]_i_1_n_0\,
      D => \addr_reg[0]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(0),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addr_reg[19]_i_1_n_0\,
      D => \addr_reg[10]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(10),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addr_reg[19]_i_1_n_0\,
      D => \addr_reg[11]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(11),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addr_reg[19]_i_1_n_0\,
      D => \addr_reg[12]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(12),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addr_reg[19]_i_1_n_0\,
      D => \addr_reg[13]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(13),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addr_reg[19]_i_1_n_0\,
      D => \addr_reg[14]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(14),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addr_reg[19]_i_1_n_0\,
      D => \addr_reg[15]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(15),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addr_reg[19]_i_1_n_0\,
      D => \addr_reg[16]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(16),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addr_reg[19]_i_1_n_0\,
      D => \addr_reg[17]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(17),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addr_reg[19]_i_1_n_0\,
      D => \addr_reg[18]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(18),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addr_reg[19]_i_1_n_0\,
      D => \addr_reg[19]_i_2_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(19),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addr_reg[19]_i_1_n_0\,
      D => \addr_reg[1]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(1),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addr_reg[19]_i_1_n_0\,
      D => \addr_reg[2]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(2),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addr_reg[19]_i_1_n_0\,
      D => \addr_reg[3]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(3),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addr_reg[19]_i_1_n_0\,
      D => \addr_reg[4]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(4),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addr_reg[19]_i_1_n_0\,
      D => \addr_reg[5]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(5),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addr_reg[19]_i_1_n_0\,
      D => \addr_reg[6]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(6),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addr_reg[19]_i_1_n_0\,
      D => \addr_reg[7]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(7),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addr_reg[19]_i_1_n_0\,
      D => \addr_reg[8]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(8),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addr_reg[19]_i_1_n_0\,
      D => \addr_reg[9]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/addr_reg\(9),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cmd_counts[9]_i_1_n_0\,
      D => \cmd_counts[0]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[0]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cmd_counts[10]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[10]\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cmd_counts[9]_i_1_n_0\,
      D => \cmd_counts[1]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[1]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cmd_counts[9]_i_1_n_0\,
      D => \cmd_counts[2]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[2]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cmd_counts[9]_i_1_n_0\,
      D => \cmd_counts[3]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[3]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cmd_counts[9]_i_1_n_0\,
      D => \cmd_counts[4]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[4]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cmd_counts[9]_i_1_n_0\,
      D => \cmd_counts[5]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[5]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cmd_counts[9]_i_1_n_0\,
      D => \cmd_counts[6]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[6]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cmd_counts[9]_i_1_n_0\,
      D => \cmd_counts[7]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[7]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cmd_counts[9]_i_1_n_0\,
      D => \cmd_counts[8]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[8]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \cmd_counts[9]_i_1_n_0\,
      D => \cmd_counts[9]_i_2_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_counts_reg_n_0_[9]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_en_r1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => cmd_en_r1_i_1_n_0,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_en_r1_reg_n_0\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_fifo_rdy_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => cmd_fifo_rdy_i_1_n_0,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_fifo_rdy\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_o_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cmd_o[0]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_o_reg_n_0_[0]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \cmd_reg[0]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_reg\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_wr_pending_r1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => cmd_wr_pending_r1_i_1_n_0,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_wr_pending_r1\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/next_state\(0),
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(0),
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/next_state\(1),
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(1),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/next_state\(2),
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(2),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/next_state\(3),
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(3),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/push_cmd_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/push_cmd\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/flow2cmd_rdy\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/qdr_rd_cmd_o_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => qdr_rd_cmd_o_i_1_n_0,
      Q => app_rd_cmd0,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/rdcmd_in_progress_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => rdcmd_in_progress_i_1_n_0,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/rdcmd_in_progress\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/rdp_valid_o_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/rdp_valid\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/rd_valid\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/wdp_valid_o_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/wdp_valid\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/wr_validC\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/wr_in_progress_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => wr_in_progress_i_1_n_0,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/wr_in_progress\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_control/wrcmd_in_progress_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => wrcmd_in_progress_i_1_n_0,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/wrcmd_in_progress\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/memc_wr_en_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/data_valid_reg_n_0\,
      Q => app_wr_cmd0,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/run_traffic_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/run_traffic\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/run_traffic_reg\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS_V.INC_COUNTS_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg4\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS\(6),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS_V.INC_COUNTS_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/INC_COUNTS\(8),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addr_out[10]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(2),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addr_out[11]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(3),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addr_out[12]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(4),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addr_out[13]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(5),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addr_out[14]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(6),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addr_out[15]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(7),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addr_out[16]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(8),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addr_out[17]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(9),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addr_out[18]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(10),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addr_out[19]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(11),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addr_out[20]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(12),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addr_out[21]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(13),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addr_out[22]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(14),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addr_out[23]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(15),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addr_out[24]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(16),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addr_out[25]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(17),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addr_out[26]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(18),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addr_out[27]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(19),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addr_out[28]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(20),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addr_out[29]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(21),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addr_out[5]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg_n_0_[5]\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addr_out[6]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg_n_0_[6]\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addr_out[7]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg_n_0_[7]\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addr_out[8]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(0),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addr_out[9]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in0_in\(1),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/cal_blout_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => '1',
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/cal_blout\(9),
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/first_load_pulse_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => first_load_pulse_i_1_n_0,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/first_load_pulse\,
      S => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/force_rd_counts_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_vld\,
      D => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in\(0),
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/force_rd_counts_reg_n_0_[0]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/force_rd_counts_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_vld\,
      D => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in\(1),
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/force_rd_counts_reg_n_0_[1]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/force_rd_counts_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_vld\,
      D => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in\(2),
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/force_rd_counts_reg_n_0_[2]\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/force_rd_counts_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_vld\,
      D => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in\(3),
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in1_in\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/force_rd_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_0_in1_in\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/force_rd\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_addr_larger_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => gen_addr_larger_reg_i_1_n_1,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_addr_larger\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_bl_larger_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => gen_bl_larger_reg_i_1_n_0,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_bl_larger\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \gen20_taps.lfsr_q[13]_i_1_n_0\,
      D => \gen20_taps.lfsr_q[10]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[10]\,
      S => \gen20_taps.lfsr_q[20]_i_1_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \gen20_taps.lfsr_q[13]_i_1_n_0\,
      D => \gen20_taps.lfsr_q[11]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[11]\,
      S => \gen20_taps.lfsr_q[20]_i_1_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen20_taps.lfsr_q[13]_i_1_n_0\,
      D => \gen20_taps.lfsr_q[12]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[12]\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen20_taps.lfsr_q[13]_i_1_n_0\,
      D => \gen20_taps.lfsr_q[13]_i_2_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[13]\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \gen20_taps.lfsr_q[13]_i_1_n_0\,
      D => \gen20_taps.lfsr_q[14]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[14]\,
      S => \gen20_taps.lfsr_q[20]_i_1_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \gen20_taps.lfsr_q[13]_i_1_n_0\,
      D => \gen20_taps.lfsr_q[15]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[15]\,
      S => \gen20_taps.lfsr_q[20]_i_1_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen20_taps.lfsr_q[13]_i_1_n_0\,
      D => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[15]\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[16]\,
      R => \gen20_taps.lfsr_q[20]_i_1_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen20_taps.lfsr_q[13]_i_1_n_0\,
      D => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[16]\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[17]\,
      R => \gen20_taps.lfsr_q[20]_i_1_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen20_taps.lfsr_q[13]_i_1_n_0\,
      D => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/p_4_out\(17),
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[18]\,
      R => \gen20_taps.lfsr_q[20]_i_1_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen20_taps.lfsr_q[13]_i_1_n_0\,
      D => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[18]\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[19]\,
      R => \gen20_taps.lfsr_q[20]_i_1_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \gen20_taps.lfsr_q[13]_i_1_n_0\,
      D => \gen20_taps.lfsr_q[1]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/prbs_instr_a\,
      S => \gen20_taps.lfsr_q[20]_i_1_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen20_taps.lfsr_q[13]_i_1_n_0\,
      D => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[19]\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/p_1_in\,
      R => \gen20_taps.lfsr_q[20]_i_1_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \gen20_taps.lfsr_q[13]_i_1_n_0\,
      D => \gen20_taps.lfsr_q[2]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[2]\,
      S => \gen20_taps.lfsr_q[20]_i_1_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen20_taps.lfsr_q[13]_i_1_n_0\,
      D => \gen20_taps.lfsr_q[3]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[3]\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen20_taps.lfsr_q[13]_i_1_n_0\,
      D => \gen20_taps.lfsr_q[4]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[4]\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen20_taps.lfsr_q[13]_i_1_n_0\,
      D => \gen20_taps.lfsr_q[5]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[5]\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen20_taps.lfsr_q[13]_i_1_n_0\,
      D => \gen20_taps.lfsr_q[6]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[6]\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gen20_taps.lfsr_q[13]_i_1_n_0\,
      D => \gen20_taps.lfsr_q[7]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[7]\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \gen20_taps.lfsr_q[13]_i_1_n_0\,
      D => \gen20_taps.lfsr_q[8]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[8]\,
      S => \gen20_taps.lfsr_q[20]_i_1_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \gen20_taps.lfsr_q[13]_i_1_n_0\,
      D => \gen20_taps.lfsr_q[9]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/gen20_taps.lfsr_q_reg_n_0_[9]\,
      S => \gen20_taps.lfsr_q[20]_i_1_n_0\
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \instr_out[0]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_out\(0),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_vld_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_vld0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/instr_vld\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/mode_load_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => mode_load_d1_i_1_n_0,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/mode_load_d1\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/mode_load_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/mode_load_d1\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/mode_load_d2\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/mode_load_pulse_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => mode_load_pulse_i_1_n_0,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/mode_load_pulse\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_2_out\(19),
      D => \pipe_data_in[10]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(10),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_2_out\(19),
      D => \pipe_data_in[11]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(11),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_2_out\(19),
      D => \pipe_data_in[12]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(12),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_2_out\(19),
      D => \pipe_data_in[13]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(13),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_2_out\(19),
      D => \pipe_data_in[14]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(14),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_2_out\(19),
      D => \pipe_data_in[15]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(15),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_2_out\(19),
      D => \pipe_data_in[16]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(16),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_2_out\(19),
      D => \pipe_data_in[17]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(17),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_2_out\(19),
      D => \pipe_data_in[18]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(18),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_2_out\(19),
      D => \pipe_data_in[19]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(19),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_2_out\(19),
      D => \pipe_data_in[20]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(20),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_2_out\(19),
      D => \pipe_data_in[21]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(21),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_2_out\(19),
      D => \pipe_data_in[22]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(22),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_2_out\(19),
      D => \pipe_data_in[23]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(23),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_2_out\(19),
      D => \pipe_data_in[24]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(24),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_2_out\(19),
      D => \pipe_data_in[25]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(25),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_2_out\(19),
      D => \pipe_data_in[26]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(26),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_2_out\(19),
      D => \pipe_data_in[27]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(27),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_2_out\(19),
      D => \pipe_data_in[28]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(28),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_2_out\(19),
      D => \pipe_data_in[29]_i_2_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(29),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_data_in[32]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_cmd\(0),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_data_in[36]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(1),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_data_in[38]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(3),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_data_in[41]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(6),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_data_in[45]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in\(45),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_data_in[5]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(5),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_data_in[6]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(6),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipe_data_in[7]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(7),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_2_out\(19),
      D => \pipe_data_in[8]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(8),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/p_2_out\(19),
      D => \pipe_data_in[9]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_addr\(9),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/run_traffic_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/run_traffic_reg\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/run_traffic_r\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \seq_addr_gen.addr_counts_next_r_reg[12]_i_1_n_6\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(10),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \seq_addr_gen.addr_counts_next_r_reg[12]_i_1_n_5\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(11),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \seq_addr_gen.addr_counts_next_r_reg[12]_i_1_n_4\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(12),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \seq_addr_gen.addr_counts_next_r_reg[16]_i_1_n_7\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(13),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \seq_addr_gen.addr_counts_next_r_reg[16]_i_1_n_6\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(14),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \seq_addr_gen.addr_counts_next_r_reg[16]_i_1_n_5\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(15),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \seq_addr_gen.addr_counts_next_r_reg[16]_i_1_n_4\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(16),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \seq_addr_gen.addr_counts_next_r_reg[20]_i_1_n_7\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(17),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \seq_addr_gen.addr_counts_next_r_reg[20]_i_1_n_6\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(18),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \seq_addr_gen.addr_counts_next_r_reg[20]_i_1_n_5\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(19),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \seq_addr_gen.addr_counts_next_r_reg[20]_i_1_n_4\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(20),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \seq_addr_gen.addr_counts_next_r_reg[24]_i_1_n_7\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(21),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \seq_addr_gen.addr_counts_next_r_reg[24]_i_1_n_6\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(22),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \seq_addr_gen.addr_counts_next_r_reg[24]_i_1_n_5\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(23),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \seq_addr_gen.addr_counts_next_r_reg[24]_i_1_n_4\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(24),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \seq_addr_gen.addr_counts_next_r_reg[28]_i_1_n_7\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(25),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \seq_addr_gen.addr_counts_next_r_reg[28]_i_1_n_6\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(26),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \seq_addr_gen.addr_counts_next_r_reg[28]_i_1_n_5\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(27),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \seq_addr_gen.addr_counts_next_r_reg[28]_i_1_n_4\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(28),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \seq_addr_gen.addr_counts_next_r_reg[31]_i_1_n_7\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(29),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \seq_addr_gen.addr_counts_next_r_reg[31]_i_1_n_6\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(30),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \seq_addr_gen.addr_counts_next_r_reg[31]_i_1_n_5\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(31),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \seq_addr_gen.addr_counts_next_r_reg[8]_i_1_n_6\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(6),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \seq_addr_gen.addr_counts_next_r_reg[8]_i_1_n_5\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(7),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \seq_addr_gen.addr_counts_next_r_reg[8]_i_1_n_4\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(8),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_next_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \seq_addr_gen.addr_counts_next_r_reg[12]_i_1_n_7\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/addr_counts_next_r\(9),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \seq_addr_gen.addr_counts[31]_i_1_n_0\,
      D => \seq_addr_gen.addr_counts[10]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(10),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \seq_addr_gen.addr_counts[31]_i_1_n_0\,
      D => \seq_addr_gen.addr_counts[11]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(11),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \seq_addr_gen.addr_counts[31]_i_1_n_0\,
      D => \seq_addr_gen.addr_counts[12]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(12),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \seq_addr_gen.addr_counts[31]_i_1_n_0\,
      D => \seq_addr_gen.addr_counts[13]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(13),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \seq_addr_gen.addr_counts[31]_i_1_n_0\,
      D => \seq_addr_gen.addr_counts[14]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(14),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \seq_addr_gen.addr_counts[31]_i_1_n_0\,
      D => \seq_addr_gen.addr_counts[15]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(15),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \seq_addr_gen.addr_counts[31]_i_1_n_0\,
      D => \seq_addr_gen.addr_counts[16]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(16),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \seq_addr_gen.addr_counts[31]_i_1_n_0\,
      D => \seq_addr_gen.addr_counts[17]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(17),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \seq_addr_gen.addr_counts[31]_i_1_n_0\,
      D => \seq_addr_gen.addr_counts[18]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(18),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \seq_addr_gen.addr_counts[31]_i_1_n_0\,
      D => \seq_addr_gen.addr_counts[19]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(19),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \seq_addr_gen.addr_counts[31]_i_1_n_0\,
      D => \seq_addr_gen.addr_counts[20]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(20),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \seq_addr_gen.addr_counts[31]_i_1_n_0\,
      D => \seq_addr_gen.addr_counts[21]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(21),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \seq_addr_gen.addr_counts[31]_i_1_n_0\,
      D => \seq_addr_gen.addr_counts[22]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(22),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \seq_addr_gen.addr_counts[31]_i_1_n_0\,
      D => \seq_addr_gen.addr_counts[23]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(23),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \seq_addr_gen.addr_counts[31]_i_1_n_0\,
      D => \seq_addr_gen.addr_counts[24]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(24),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \seq_addr_gen.addr_counts[31]_i_1_n_0\,
      D => \seq_addr_gen.addr_counts[25]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(25),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \seq_addr_gen.addr_counts[31]_i_1_n_0\,
      D => \seq_addr_gen.addr_counts[26]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(26),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \seq_addr_gen.addr_counts[31]_i_1_n_0\,
      D => \seq_addr_gen.addr_counts[27]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(27),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \seq_addr_gen.addr_counts[31]_i_1_n_0\,
      D => \seq_addr_gen.addr_counts[28]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(28),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \seq_addr_gen.addr_counts[31]_i_1_n_0\,
      D => \seq_addr_gen.addr_counts[29]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(29),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \seq_addr_gen.addr_counts[31]_i_1_n_0\,
      D => \seq_addr_gen.addr_counts[30]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(30),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \seq_addr_gen.addr_counts[31]_i_1_n_0\,
      D => \seq_addr_gen.addr_counts[31]_i_2_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(31),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \seq_addr_gen.addr_counts[31]_i_1_n_0\,
      D => \seq_addr_gen.addr_counts[5]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(5),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \seq_addr_gen.addr_counts[31]_i_1_n_0\,
      D => \seq_addr_gen.addr_counts[6]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(6),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \seq_addr_gen.addr_counts[31]_i_1_n_0\,
      D => \seq_addr_gen.addr_counts[7]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(7),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \seq_addr_gen.addr_counts[31]_i_1_n_0\,
      D => \seq_addr_gen.addr_counts[8]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(8),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.addr_counts_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \seq_addr_gen.addr_counts[31]_i_1_n_0\,
      D => \seq_addr_gen.addr_counts[9]_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr\(9),
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.cmd_clk_en_r_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/cmd_clk_en\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/cmd_clk_en_r\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.first_mode_load_pulse_r1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \seq_addr_gen.first_mode_load_pulse_r1_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/first_mode_load_pulse_r1\,
      R => '0'
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.first_mode_load_pulse_set_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \seq_addr_gen.first_mode_load_pulse_set_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/first_mode_load_pulse_set\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.mem_init_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \seq_addr_gen.mem_init_done_i_1_n_0\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.mem_init_done_reg_n_0\,
      R => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1)
    );
\u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/seq_addr_gen.mode_load_pulse_r1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/mode_load_pulse\,
      Q => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/mode_load_pulse_r1\,
      R => '0'
    );
upper_end_matched_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \u_traffic_gen_top/u_init_mem_pattern_ctr/AC1_G_E1\,
      I1 => \u_traffic_gen_top/u_init_mem_pattern_ctr/AC2_G_E2\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/bram_rd_valid_o\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/cmd_en_r1_reg_n_0\,
      I4 => \u_traffic_gen_top/u_init_mem_pattern_ctr/upper_end_matched\,
      O => upper_end_matched_i_1_n_0
    );
\user_burst_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_30_35_n_3\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmd_start\,
      I2 => \user_burst_cnt[7]_i_2_n_0\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[0]\,
      O => \user_burst_cnt[0]_i_1_n_0\
    );
\user_burst_cnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_start\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(0),
      I2 => \wr_ubr.user_burst_cnt_larger_1_r_i_2_n_0\,
      O => \user_burst_cnt[0]_i_1__0_n_0\
    );
\user_burst_cnt[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAFFAAAAAA00"
    )
        port map (
      I0 => \user_burst_cnt[9]_i_4_n_0\,
      I1 => \user_burst_cnt[10]_i_2_n_0\,
      I2 => \user_burst_cnt[9]_i_5_n_0\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmd_start\,
      I4 => app_rd_valid0,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[10]\,
      O => \user_burst_cnt[10]_i_1_n_0\
    );
\user_burst_cnt[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[8]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[9]\,
      O => \user_burst_cnt[10]_i_2_n_0\
    );
\user_burst_cnt[10]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(6),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(3),
      O => \user_burst_cnt[10]_i_2__0_n_0\
    );
\user_burst_cnt[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(8),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(7),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(6),
      I3 => \user_burst_cnt[8]_i_2_n_0\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(9),
      O => \user_burst_cnt[10]_i_3_n_0\
    );
\user_burst_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88888B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_30_35_n_2\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmd_start\,
      I2 => \user_burst_cnt[7]_i_2_n_0\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[1]\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[0]\,
      O => \user_burst_cnt[1]_i_1_n_0\
    );
\user_burst_cnt[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF980098"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(0),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(1),
      I2 => \user_burst_cnt[1]_i_2_n_0\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_start\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(1),
      O => \user_burst_cnt[1]_i_1__0_n_0\
    );
\user_burst_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \user_burst_cnt[5]_i_3_n_0\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(2),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(3),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(4),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(5),
      O => \user_burst_cnt[1]_i_2_n_0\
    );
\user_burst_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B888888888B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_30_35_n_5\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmd_start\,
      I2 => \user_burst_cnt[7]_i_2_n_0\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[0]\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[1]\,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[2]\,
      O => \user_burst_cnt[2]_i_1_n_0\
    );
\user_burst_cnt[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F0F00E"
    )
        port map (
      I0 => \user_burst_cnt[3]_i_3_n_0\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(3),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(2),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(0),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(1),
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_start\,
      O => \user_burst_cnt[2]_i_1__0_n_0\
    );
\user_burst_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88888B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_30_35_n_4\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmd_start\,
      I2 => \user_burst_cnt[7]_i_2_n_0\,
      I3 => \user_burst_cnt[4]_i_2_n_0\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[3]\,
      O => \user_burst_cnt[3]_i_1_n_0\
    );
\user_burst_cnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA9A80000A9A8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(3),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(2),
      I2 => \user_burst_cnt[3]_i_2_n_0\,
      I3 => \user_burst_cnt[3]_i_3_n_0\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_start\,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(3),
      O => \user_burst_cnt[3]_i_1__0_n_0\
    );
\user_burst_cnt[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(0),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(1),
      O => \user_burst_cnt[3]_i_2_n_0\
    );
\user_burst_cnt[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \user_burst_cnt[5]_i_3_n_0\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(5),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(4),
      O => \user_burst_cnt[3]_i_3_n_0\
    );
\user_burst_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B888888888B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_36_41_n_1\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmd_start\,
      I2 => \user_burst_cnt[7]_i_2_n_0\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[3]\,
      I4 => \user_burst_cnt[4]_i_2_n_0\,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[4]\,
      O => \user_burst_cnt[4]_i_1_n_0\
    );
\user_burst_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F00E"
    )
        port map (
      I0 => \user_burst_cnt[5]_i_3_n_0\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(5),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(4),
      I3 => \user_burst_cnt[5]_i_2__0_n_0\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_start\,
      O => \user_burst_cnt[4]_i_1__0_n_0\
    );
\user_burst_cnt[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[2]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[1]\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[0]\,
      O => \user_burst_cnt[4]_i_2_n_0\
    );
\user_burst_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B888888888B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_36_41_n_0\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmd_start\,
      I2 => \user_burst_cnt[7]_i_2_n_0\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[4]\,
      I4 => \user_burst_cnt[5]_i_2_n_0\,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[5]\,
      O => \user_burst_cnt[5]_i_1_n_0\
    );
\user_burst_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E0FFE0E0"
    )
        port map (
      I0 => \user_burst_cnt[5]_i_2__0_n_0\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(4),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(5),
      I3 => \user_burst_cnt[8]_i_2_n_0\,
      I4 => \user_burst_cnt[5]_i_3_n_0\,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_start\,
      O => \user_burst_cnt[5]_i_1__0_n_0\
    );
\user_burst_cnt[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[3]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[0]\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[1]\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[2]\,
      O => \user_burst_cnt[5]_i_2_n_0\
    );
\user_burst_cnt[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(3),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(2),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(1),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(0),
      O => \user_burst_cnt[5]_i_2__0_n_0\
    );
\user_burst_cnt[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(6),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(7),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(8),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(10),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(9),
      O => \user_burst_cnt[5]_i_3_n_0\
    );
\user_burst_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88888B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/gen_bl\(6),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmd_start\,
      I2 => \user_burst_cnt[7]_i_2_n_0\,
      I3 => \user_burst_cnt[7]_i_3_n_0\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[6]\,
      O => \user_burst_cnt[6]_i_1_n_0\
    );
\user_burst_cnt[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF00E0000F00E"
    )
        port map (
      I0 => \user_burst_cnt[6]_i_2_n_0\,
      I1 => \user_burst_cnt[8]_i_3_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(6),
      I3 => \user_burst_cnt[8]_i_2_n_0\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_start\,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(6),
      O => \user_burst_cnt[6]_i_1__0_n_0\
    );
\user_burst_cnt[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(7),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(8),
      O => \user_burst_cnt[6]_i_2_n_0\
    );
\user_burst_cnt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B888888888B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/gen_bl\(7),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmd_start\,
      I2 => \user_burst_cnt[7]_i_2_n_0\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[6]\,
      I4 => \user_burst_cnt[7]_i_3_n_0\,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[7]\,
      O => \user_burst_cnt[7]_i_1_n_0\
    );
\user_burst_cnt[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000099999998"
    )
        port map (
      I0 => \user_burst_cnt[7]_i_2__0_n_0\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(7),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(8),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(9),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(10),
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_start\,
      O => \user_burst_cnt[7]_i_1__0_n_0\
    );
\user_burst_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \user_burst_cnt[7]_i_3_n_0\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[6]\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[7]\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[8]\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[10]\,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[9]\,
      O => \user_burst_cnt[7]_i_2_n_0\
    );
\user_burst_cnt[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \user_burst_cnt[3]_i_2_n_0\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(5),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(4),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(3),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(2),
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(6),
      O => \user_burst_cnt[7]_i_2__0_n_0\
    );
\user_burst_cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[3]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[4]\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[5]\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[0]\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[1]\,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[2]\,
      O => \user_burst_cnt[7]_i_3_n_0\
    );
\user_burst_cnt[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB88888888BBB8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/gen_bl\(8),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmd_start\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[9]\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[10]\,
      I4 => \user_burst_cnt[9]_i_5_n_0\,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[8]\,
      O => \user_burst_cnt[8]_i_1_n_0\
    );
\user_burst_cnt[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FE01FE00"
    )
        port map (
      I0 => \user_burst_cnt[8]_i_2_n_0\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(6),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(7),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(8),
      I4 => \user_burst_cnt[8]_i_3_n_0\,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_start\,
      O => \user_burst_cnt[8]_i_1__0_n_0\
    );
\user_burst_cnt[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(2),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(3),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(4),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(5),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(1),
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(0),
      O => \user_burst_cnt[8]_i_2_n_0\
    );
\user_burst_cnt[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(9),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(10),
      O => \user_burst_cnt[8]_i_3_n_0\
    );
\user_burst_cnt[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      I1 => \user_burst_cnt[9]_i_4_n_0\,
      O => \user_burst_cnt[9]_i_1_n_0\
    );
\user_burst_cnt[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0002"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_start\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(6),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(1),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(3),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \user_burst_cnt[9]_i_1__0_n_0\
    );
\user_burst_cnt[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCEC"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/prefetch\,
      I1 => app_rd_valid0,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/cmd_rdy_reg_n_0\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/empty\,
      O => \user_burst_cnt[9]_i_2_n_0\
    );
\user_burst_cnt[9]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_start\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/data_valid_reg_n_0\,
      O => \user_burst_cnt[9]_i_2__0_n_0\
    );
\user_burst_cnt[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB88888888B8"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/gen_bl\(9),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmd_start\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[10]\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[8]\,
      I4 => \user_burst_cnt[9]_i_5_n_0\,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[9]\,
      O => \user_burst_cnt[9]_i_3_n_0\
    );
\user_burst_cnt[9]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0098"
    )
        port map (
      I0 => \user_burst_cnt[9]_i_4__0_n_0\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(9),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(10),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_start\,
      O => \user_burst_cnt[9]_i_3__0_n_0\
    );
\user_burst_cnt[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \user_burst_cnt[9]_i_6_n_0\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/gen_bl\(9),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_30_35_n_5\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_30_35_n_3\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_30_35_n_4\,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/cmd_start\,
      O => \user_burst_cnt[9]_i_4_n_0\
    );
\user_burst_cnt[9]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \user_burst_cnt[8]_i_2_n_0\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(6),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(7),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(8),
      O => \user_burst_cnt[9]_i_4__0_n_0\
    );
\user_burst_cnt[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[7]\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_reg_n_0_[6]\,
      I2 => \user_burst_cnt[7]_i_3_n_0\,
      O => \user_burst_cnt[9]_i_5_n_0\
    );
\user_burst_cnt[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/gen_bl\(7),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_36_41_n_0\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_36_41_n_1\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/gen_bl\(6),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_30_35_n_2\,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/gen_bl\(8),
      O => \user_burst_cnt[9]_i_6_n_0\
    );
\valid_latency[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency0\(0)
    );
\valid_latency[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(1),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency0\(1)
    );
\valid_latency[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(0),
      O => \valid_latency[2]_i_1_n_0\
    );
\valid_latency[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA95"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(2),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency0\(3)
    );
\valid_latency[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/cal_stage2_done\,
      O => \valid_latency[4]_i_1_n_0\
    );
\valid_latency[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9A9A9"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(4),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(3),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(1),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/max_latency\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/valid_latency0\(4)
    );
\wait_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/p_0_in\(0)
    );
\wait_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/p_0_in\(0)
    );
\wait_cnt[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/p_0_in__0\(0)
    );
\wait_cnt[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/p_0_in\(0)
    );
\wait_cnt[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg__0\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/p_0_in\(0)
    );
\wait_cnt[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/p_0_in__0\(0)
    );
\wait_cnt[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000444"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/wait_cnt\(0),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/wait_cnt\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/rd_valid\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/rd_rdy\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => \wait_cnt[0]_i_1__5_n_0\
    );
\wait_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(1),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/p_0_in\(1)
    );
\wait_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(1),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/p_0_in\(1)
    );
\wait_cnt[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(1),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/p_0_in__0\(1)
    );
\wait_cnt[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(1),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/p_0_in\(1)
    );
\wait_cnt[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg__0\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg__0\(1),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/p_0_in\(1)
    );
\wait_cnt[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(1),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/p_0_in__0\(1)
    );
\wait_cnt[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/wait_cnt\(1),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/wait_cnt\(0),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/rd_valid\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/rd_rdy\,
      O => \wait_cnt[1]_i_1__5_n_0\
    );
\wait_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(2),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/p_0_in\(2)
    );
\wait_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(2),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/p_0_in\(2)
    );
\wait_cnt[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(2),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/p_0_in__0\(2)
    );
\wait_cnt[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(2),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/p_0_in\(2)
    );
\wait_cnt[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg__0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg__0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg__0\(2),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/p_0_in\(2)
    );
\wait_cnt[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(2),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/p_0_in__0\(2)
    );
\wait_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(3),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/p_0_in\(3)
    );
\wait_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(3),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/p_0_in\(3)
    );
\wait_cnt[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg__0\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg__0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg__0\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/wait_cnt_reg__0\(3),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/p_0_in\(3)
    );
\wait_cnt[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(3),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/p_0_in__0\(3)
    );
\wait_cnt[3]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/C_po_delay_done\,
      O => \wait_cnt[3]_i_1__3_n_0\
    );
\wait_cnt[3]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/po_dec_done\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/D_po_delay_done\,
      O => \wait_cnt[3]_i_1__4_n_0\
    );
\wait_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/wait_cnt_reg__0\(3),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/p_0_in\(3)
    );
\wait_cnt[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(1),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/wait_cnt_reg__0\(3),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/p_0_in__0\(3)
    );
wait_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/rd_rdy\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/rd_valid\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/wait_cnt\(0),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/wait_cnt\(1),
      O => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/wait_done1_out\
    );
wdp_valid_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(1),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(3),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(2),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/wr_rdy\,
      I4 => wdp_valid_o_i_2_n_0,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/current_state\(0),
      O => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/wdp_valid\
    );
wdp_valid_o_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_cmd\(0),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/run_traffic_r\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in\(45),
      O => wdp_valid_o_i_2_n_0
    );
\wr_data_gen/user_burst_cnt[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11F011FF11001100"
    )
        port map (
      I0 => \user_burst_cnt[10]_i_2__0_n_0\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_bl\(1),
      I2 => \user_burst_cnt[10]_i_3_n_0\,
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_start\,
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/data_valid_reg_n_0\,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(10),
      O => \wr_data_gen/user_burst_cnt[10]_i_1_n_0\
    );
wr_in_progress_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/wr_in_progress\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/wdp_valid\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/last_word_wr\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_wr_data/mux_bw_rise1_r\(1),
      O => wr_in_progress_i_1_n_0
    );
\wr_ptr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF4F10B0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_of_full\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_data_wr_en\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(0),
      O => \wr_ptr[0]_i_1_n_0\
    );
\wr_ptr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE2001D"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/if_empty_2r\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_full_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo_n_2\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(0),
      O => \wr_ptr[0]_i_1__0_n_0\
    );
\wr_ptr[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE2001D"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/if_empty_2r\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_full_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo_n_2\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(0),
      O => \wr_ptr[0]_i_1__1_n_0\
    );
\wr_ptr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/wr_ptr_reg\(0),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/p_0_in\(0)
    );
\wr_ptr[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF4F10B0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_of_full\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_data_wr_en\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(0),
      O => \wr_ptr[0]_i_1__3_n_0\
    );
\wr_ptr[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF4F10B0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_of_full\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_cmd_wr_en\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(0),
      O => \wr_ptr[0]_i_1__4_n_0\
    );
\wr_ptr[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF4F10B0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_of_full\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_cmd_wr_en\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg_n_0_[3]\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(0),
      O => \wr_ptr[0]_i_1__5_n_0\
    );
\wr_ptr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(0),
      O => \wr_ptr[0]_i_1__6_n_0\
    );
\wr_ptr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFFF5F202000A0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_data_wr_en\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_of_full\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(1),
      O => \wr_ptr[1]_i_1_n_0\
    );
\wr_ptr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDDD02000222"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo_n_2\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_full_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/if_empty_2r\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(1),
      O => \wr_ptr[1]_i_1__0_n_0\
    );
\wr_ptr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDDD02000222"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo_n_2\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_full_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/if_empty_2r\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/my_empty_reg_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/wr_ptr\(1),
      O => \wr_ptr[1]_i_1__1_n_0\
    );
\wr_ptr[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/wr_ptr_reg\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/wr_ptr_reg\(1),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/p_0_in\(1)
    );
\wr_ptr[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFFF5F202000A0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_data_wr_en\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_of_full\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(1),
      O => \wr_ptr[1]_i_1__3_n_0\
    );
\wr_ptr[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFFF5F202000A0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_cmd_wr_en\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_of_full\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(1),
      O => \wr_ptr[1]_i_1__4_n_0\
    );
\wr_ptr[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFFF5F202000A0"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg_n_0_[3]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_cmd_wr_en\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_of_full\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(1),
      O => \wr_ptr[1]_i_1__5_n_0\
    );
\wr_ptr[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(1),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(0),
      O => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in\(1)
    );
\wr_ptr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_en_1\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2),
      O => \wr_ptr[2]_i_1_n_0\
    );
\wr_ptr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/wr_ptr_reg\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/wr_ptr_reg\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/wr_ptr_reg\(2),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/p_0_in\(2)
    );
\wr_ptr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_en_1\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2),
      O => \wr_ptr[2]_i_1__1_n_0\
    );
\wr_ptr[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_en_1\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2),
      O => \wr_ptr[2]_i_1__2_n_0\
    );
\wr_ptr[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(0),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_en_1\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_ptr\(2),
      O => \wr_ptr[2]_i_1__3_n_0\
    );
\wr_ptr[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(2),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(0),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(1),
      O => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in\(2)
    );
\wr_ptr[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"440C"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg_n_0_[3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_data_wr_en\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/D_of_full\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_en_1\
    );
\wr_ptr[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"440C"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg_n_0_[3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_data_wr_en\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/C_of_full\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_en_1\
    );
\wr_ptr[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"440C"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg_n_0_[3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_cmd_wr_en\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/A_of_full\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_en_1\
    );
\wr_ptr[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"440C"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/my_full_reg_n_0_[3]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/of_cmd_wr_en\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/p_0_in\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/C_of_full\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/wr_en_1\
    );
\wr_ptr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/wr_ptr_reg\(1),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/wr_ptr_reg\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/wr_ptr_reg\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/wr_ptr_reg\(3),
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/p_0_in\(3)
    );
\wr_ptr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(3),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(1),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(0),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(2),
      O => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in\(3)
    );
\wr_ptr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/rd_valid\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/full\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/wait_done_reg_n_0\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/wr_en\
    );
\wr_ptr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg__0\(4),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(3),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(2),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(0),
      I4 => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_reg\(1),
      O => \u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/p_0_in\(4)
    );
\wr_ubr.user_burst_cnt_larger_1_r_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \wr_ubr.user_burst_cnt_larger_1_r_i_2_n_0\,
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startE\,
      O => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/s7ven_data_gen/user_burst_cnt_larger_1_r0\
    );
\wr_ubr.user_burst_cnt_larger_1_r_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(5),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(4),
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(3),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(2),
      I4 => \user_burst_cnt[5]_i_3_n_0\,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/WR_PATH.write_data_path/wr_data_gen/p_0_in\(1),
      O => \wr_ubr.user_burst_cnt_larger_1_r_i_2_n_0\
    );
wrcal_adj_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => wrcal_adj_done_r_i_2_n_0,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      O => wrcal_adj_done_r_i_1_n_0
    );
wrcal_adj_done_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404F0F0F40400000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/solid_valid_r\,
      I1 => solid_valid_r_i_2_n_0,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      I3 => wrcal_adj_done_r_i_3_n_0,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      O => wrcal_adj_done_r_i_2_n_0
    );
wrcal_adj_done_r_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/byte_sel_r_reg_n_0_[1]\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_byte_sel_r_reg_n_0_[0]\,
      O => wrcal_adj_done_r_i_3_n_0
    );
\wrcal_byte_sel_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D00FFFF0D000000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_byte_sel_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      I3 => \wrcal_byte_sel_r[0]_i_2_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(1),
      I5 => \wrcal_byte_sel_r[0]_i_3_n_0\,
      O => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/byte_sel_ns\(0)
    );
\wrcal_byte_sel_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEAAEEFFFFAAAE"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_byte_sel_r_reg_n_0_[0]\,
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_su_rdy_r_reg_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I4 => \wrcal_byte_sel_r[0]_i_4_n_0\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      O => \wrcal_byte_sel_r[0]_i_2_n_0\
    );
\wrcal_byte_sel_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B0B08BB8F0F0"
    )
        port map (
      I0 => \wrcal_byte_sel_r[0]_i_5_n_0\,
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(0),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_byte_sel_r_reg_n_0_[0]\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(3),
      O => \wrcal_byte_sel_r[0]_i_3_n_0\
    );
\wrcal_byte_sel_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(3),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(1),
      I2 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(2),
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/p_0_in\(0),
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_byte_sel_r_reg_n_0_[0]\,
      I5 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/byte_sel_r_reg_n_0_[1]\,
      O => \wrcal_byte_sel_r[0]_i_4_n_0\
    );
\wrcal_byte_sel_r[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AA0A0002AA8800"
    )
        port map (
      I0 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/sm_r\(2),
      I1 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/byte_sel_r_reg_n_0_[1]\,
      I2 => \eye_sz_cnt_r[0]_i_9_n_0\,
      I3 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/po_adj_done_r2_reg_n_0\,
      I4 => \u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_cntlr/wrcal_byte_sel_r_reg_n_0_[0]\,
      I5 => \eye_sz_cnt_r[7]_i_11_n_0\,
      O => \wrcal_byte_sel_r[0]_i_5_n_0\
    );
wrcmd_in_progress_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400040004000"
    )
        port map (
      I0 => \u_traffic_gen_top/u_memc_traffic_gen/cmd2flow_cmd\(0),
      I1 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/run_traffic_r\,
      I2 => \u_traffic_gen_top/u_memc_traffic_gen/u_c_gen/pipe_data_in\(45),
      I3 => \u_traffic_gen_top/u_memc_traffic_gen/flow2cmd_rdy\,
      I4 => rdcmd_in_progress_i_2_n_0,
      I5 => \u_traffic_gen_top/u_memc_traffic_gen/memc_control/wrcmd_in_progress\,
      O => wrcmd_in_progress_i_1_n_0
    );
end STRUCTURE;
