
---------- Begin Simulation Statistics ----------
final_tick                               5000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 631848                       # Simulator instruction rate (inst/s)
host_mem_usage                              134379640                       # Number of bytes of host memory used
host_op_rate                                   712015                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7870.45                       # Real time elapsed on the host
host_tick_rate                              515771118                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4972930756                       # Number of instructions simulated
sim_ops                                    5603881707                       # Number of ops (including micro ops) simulated
sim_seconds                                  4.059351                       # Number of seconds simulated
sim_ticks                                4059351455198                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7105800                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14211598                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 564905429                       # Number of branches fetched
system.switch_cpus.committedInsts          2972930755                       # Number of instructions committed
system.switch_cpus.committedOps            3350230274                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               9734655767                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         9734655767                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    978936105                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    912358458                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    471043574                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            37915984                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    2997563268                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           2997563268                       # number of integer instructions
system.switch_cpus.num_int_register_reads   4409301799                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   2436940944                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           644070062                       # Number of load instructions
system.switch_cpus.num_mem_refs            1155899645                       # number of memory refs
system.switch_cpus.num_store_insts          511829583                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     124256041                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            124256041                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     82875870                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     41495756                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        2057232112     61.41%     61.41% # Class of executed instruction
system.switch_cpus.op_class::IntMult        136867404      4.09%     65.49% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc          231170      0.01%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::MemRead        644070062     19.22%     84.72% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       511829583     15.28%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         3350230331                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7293572                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7293570                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14587144                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7293570                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7105741                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5613253                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1492547                       # Transaction distribution
system.membus.trans_dist::ReadExReq                57                       # Transaction distribution
system.membus.trans_dist::ReadExResp               57                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7105741                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     10729237                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     10588159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     21317396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21317396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    817039872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    810998656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1628038528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1628038528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7105798                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7105798    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7105798                       # Request fanout histogram
system.membus.reqLayer0.occupancy         33122130761                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         32968355797                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        66757180527                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7293515                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11414278                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8786117                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               57                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              57                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7293515                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     21880716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21880716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1676108416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1676108416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12906823                       # Total snoops (count)
system.tol2bus.snoopTraffic                 718496384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         20200395                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.361061                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.480308                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               12906825     63.89%     63.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7293570     36.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           20200395                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        15758948748                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15207097620                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    457780736                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         457780736                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    359259136                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      359259136                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      3576412                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            3576412                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      2806712                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           2806712                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    112771890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            112771890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      88501609                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            88501609                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      88501609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    112771890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           201273499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   5613424.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   7061878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000167604784                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       314245                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       314245                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           14402204                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           5302441                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    3576412                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   2806712                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  7152824                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 5613424                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 90946                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           924786                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           700848                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           274512                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           982759                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4          1532572                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5          1394317                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           586802                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           14448                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          188384                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          462450                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           462336                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           469674                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           274512                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           736850                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4          1336442                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5          1155847                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           512906                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           14448                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          188052                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          462336                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.07                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                114192158816                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               35309390000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           246602371316                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    16170.23                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               34920.23                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 5254855                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                5077799                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                74.41                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               90.46                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              7152824                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             5613424                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                3531540                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                3530338                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                286346                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                286346                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                320642                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                320642                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                314246                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                314246                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                314245                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                314245                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                314245                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                314245                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                314245                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                314245                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                314245                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                314245                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                314245                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                314245                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                314245                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                314245                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2342624                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   346.285710                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   272.513646                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   246.365813                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        22274      0.95%      0.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       850971     36.33%     37.28% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       505644     21.58%     58.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       331825     14.16%     73.03% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       222728      9.51%     82.53% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767       155254      6.63%     89.16% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895       116584      4.98%     94.14% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        64282      2.74%     96.88% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        73062      3.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2342624                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       314245                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     22.472498                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    21.940470                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     5.011769                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10-11            1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-13         3612      1.15%      1.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14-15        11078      3.53%      4.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17        21564      6.86%     11.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19        41509     13.21%     24.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21        40861     13.00%     37.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23        69171     22.01%     59.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25        48509     15.44%     75.20% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27        28027      8.92%     84.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29        17458      5.56%     89.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31        18183      5.79%     95.46% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33         7457      2.37%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34-35         3226      1.03%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-37           33      0.01%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::38-39          357      0.11%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-45         3198      1.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-49            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       314245                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       314245                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.863142                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.850993                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.646394                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           27900      8.88%      8.88% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          279948     89.09%     97.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      0.00%     97.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            6396      2.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       314245                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             451960192                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                5820544                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              359257792                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              457780736                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           359259136                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      111.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       88.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   112.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    88.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.56                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.87                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.69                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 4059351137085                       # Total gap between requests
system.mem_ctrls0.avgGap                    635950.54                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    451960192                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    359257792                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 111338029.482829079032                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 88501278.089624479413                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      7152824                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      5613424                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 246602371316                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 94456065771759                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     34476.23                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  16826818.31                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   81.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1165897740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           619689345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         4750113480                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        3470443920                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    320441334720.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    338761053660                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    1273515502560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1942724035425                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       478.579905                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 3307478170645                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF 135550480000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 616322804553                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         15560459040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          8270568735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        45671695440                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       25831519740                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    320441334720.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    1556070292740                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    248415904800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      2220261775215                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       546.949876                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 631959384595                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF 135550480000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 3291841590603                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    451761408                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         451761408                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    359237248                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      359237248                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      3529386                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3529386                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      2806541                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           2806541                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    111289060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            111289060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      88496217                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            88496217                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      88496217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    111289060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           199785277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   5613082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   6966142.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000284634166                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       314228                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       314228                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           14270439                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           5304403                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    3529386                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   2806541                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  7058772                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 5613082                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 92630                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           925128                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           700734                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           274512                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           934408                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4          1448021                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5          1471367                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           568718                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          180918                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          462336                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           462336                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           462336                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           267288                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           772974                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4          1271428                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5          1300327                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           433440                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          180600                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          462336                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.95                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                109588171880                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               34830710000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           240203334380                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    15731.54                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               34481.54                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 5190213                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                5120089                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                74.51                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               91.22                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              7058772                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             5613082                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                3483928                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                3482214                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                292661                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                292670                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                314245                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                314245                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                314231                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                314250                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                314247                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                314228                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                314228                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                314228                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                314228                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                314228                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                314228                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                314228                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                314228                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                314228                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                314228                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                314228                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2268901                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   354.826940                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   279.896712                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   249.470767                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        26191      1.15%      1.15% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       761819     33.58%     34.73% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       527900     23.27%     58.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       321907     14.19%     72.19% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639       196093      8.64%     80.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767       188616      8.31%     89.14% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895       102896      4.54%     93.68% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        60530      2.67%     96.34% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        82949      3.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2268901                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       314228                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     22.169056                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    21.629711                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     4.810673                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::6-7           1028      0.33%      0.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-9              4      0.00%      0.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13         4681      1.49%      1.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15         8373      2.66%      4.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17        26505      8.43%     12.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19        46542     14.81%     27.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21        42189     13.43%     41.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23        59562     18.96%     60.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25        44473     14.15%     74.26% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27        29012      9.23%     83.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29        23544      7.49%     90.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31        20079      6.39%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33         2277      0.72%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35         3432      1.09%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38-39         2526      0.80%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-45            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       314228                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       314228                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.863033                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.855364                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.506147                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           21557      6.86%      6.86% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17               9      0.00%      6.86% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          292615     93.12%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              10      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              37      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       314228                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             445833088                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                5928320                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              359236160                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              451761408                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           359237248                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      109.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       88.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   111.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    88.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.55                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.86                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.69                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 4059350979042                       # Total gap between requests
system.mem_ctrls1.avgGap                    640687.78                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    445833088                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    359236160                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 109828649.458058312535                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 88495949.159562930465                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      7058772                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      5613082                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 240203334380                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 93122054864183                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     34029.05                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  16590182.52                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   81.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1080424800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           574259400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         4592833560                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        3356125920                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    320441334720.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    329229848820                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    1281541780320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1940816607540                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       478.110021                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 3328381213259                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF 135550480000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 595419761939                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         15119556900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          8036219895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        45145420320                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       25944073380                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    320441334720.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    1514713160130                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    283242796800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      2212642562145                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       545.072923                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 722507933918                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF 135550480000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 3201293041280                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       187774                       # number of demand (read+write) hits
system.l2.demand_hits::total                   187774                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       187774                       # number of overall hits
system.l2.overall_hits::total                  187774                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      7105798                       # number of demand (read+write) misses
system.l2.demand_misses::total                7105798                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      7105798                       # number of overall misses
system.l2.overall_misses::total               7105798                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 603321639411                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     603321639411                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 603321639411                       # number of overall miss cycles
system.l2.overall_miss_latency::total    603321639411                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      7293572                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7293572                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      7293572                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7293572                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.974255                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.974255                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.974255                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.974255                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 84905.543249                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84905.543249                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84905.543249                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84905.543249                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5613253                       # number of writebacks
system.l2.writebacks::total                   5613253                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      7105798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7105798                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      7105798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7105798                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 542560352907                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 542560352907                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 542560352907                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 542560352907                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.974255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.974255                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.974255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.974255                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76354.598443                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76354.598443                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76354.598443                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76354.598443                       # average overall mshr miss latency
system.l2.replacements                       12906823                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5801025                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5801025                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5801025                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5801025                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1492547                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1492547                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data           57                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  57                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      5682876                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       5682876                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           57                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                57                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99699.578947                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99699.578947                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           57                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             57                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      5196411                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5196411                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 91165.105263                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91165.105263                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       187774                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            187774                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      7105741                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7105741                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 603315956535                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 603315956535                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      7293515                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7293515                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.974255                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.974255                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84905.424576                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84905.424576                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      7105741                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7105741                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 542555156496                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 542555156496                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.974255                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.974255                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76354.479638                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76354.479638                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    13094663                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12906887                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.014549                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.855699                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000128                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    34.144172                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.466495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.533503                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 246301127                       # Number of tag accesses
system.l2.tags.data_accesses                246301127                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    940648544802                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   4059351455198                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099688                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   2972930813                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       4975030501                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099688                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   2972930813                       # number of overall hits
system.cpu.icache.overall_hits::total      4975030501                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          787                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            787                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          787                       # number of overall misses
system.cpu.icache.overall_misses::total           787                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100475                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   2972930813                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   4975031288                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100475                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   2972930813                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   4975031288                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          163                       # number of writebacks
system.cpu.icache.writebacks::total               163                       # number of writebacks
system.cpu.icache.replacements                    163                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099688                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   2972930813                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      4975030501                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          787                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           787                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100475                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   2972930813                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   4975031288                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.921455                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          4975031288                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               787                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          6321513.707751                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.921455                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999874                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999874                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      194026221019                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     194026221019                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    706762892                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1086388546                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1793151438                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    706762892                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1086388546                       # number of overall hits
system.cpu.dcache.overall_hits::total      1793151438                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7572808                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      7293515                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       14866323                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7572808                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      7293515                       # number of overall misses
system.cpu.dcache.overall_misses::total      14866323                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 620168855577                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 620168855577                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 620168855577                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 620168855577                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    714335700                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1093682061                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1808017761                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    714335700                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1093682061                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1808017761                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010601                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006669                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008222                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010601                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006669                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008222                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 85030.174830                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41716.358213                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 85030.174830                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41716.358213                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     12512884                       # number of writebacks
system.cpu.dcache.writebacks::total          12512884                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7293515                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7293515                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7293515                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7293515                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 614086064067                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 614086064067                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 614086064067                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 614086064067                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006669                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004034                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006669                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004034                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 84196.174830                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84196.174830                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 84196.174830                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84196.174830                       # average overall mshr miss latency
system.cpu.dcache.replacements               14866171                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    383970155                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    607847842                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       991817997                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      4042067                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      7293458                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      11335525                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 620163053856                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 620163053856                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    388012222                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    615141300                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1003153522                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010417                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.011857                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011300                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 85030.043891                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54709.689569                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7293458                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7293458                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 614080309884                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 614080309884                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007271                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 84196.043891                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84196.043891                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    322792737                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    478540704                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      801333441                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3530741                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           57                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3530798                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      5801721                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5801721                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    326323478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    478540761                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    804864239                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010820                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004387                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 101784.578947                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     1.643176                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           57                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           57                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      5754183                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5754183                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 100950.578947                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 100950.578947                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20335790                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     33288765                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     53624555                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           47                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           57                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          104                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      4229214                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      4229214                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20335837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     33288822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     53624659                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 74196.736842                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 40665.519231                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           57                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           57                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      4181676                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4181676                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 73362.736842                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73362.736842                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20335837                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     33288822                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     53624659                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20335837                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     33288822                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     53624659                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999722                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1915267079                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14866427                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            128.831701                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    96.876086                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   159.123636                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.378422                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.621577                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       61303412955                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      61303412955                       # Number of data accesses

---------- End Simulation Statistics   ----------
