<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › include › asm › spinlock.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>spinlock.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __ASM_SPINLOCK_H</span>
<span class="cp">#define __ASM_SPINLOCK_H</span>

<span class="cp">#if __LINUX_ARM_ARCH__ &lt; 6</span>
<span class="cp">#error SMP not supported on pre-ARMv6 CPUs</span>
<span class="cp">#endif</span>

<span class="cp">#include &lt;asm/processor.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * sev and wfe are ARMv6K extensions.  Uniprocessor ARMv6 may not have the K</span>
<span class="cm"> * extensions, so when running on UP, we have to patch these instructions away.</span>
<span class="cm"> */</span>
<span class="cp">#define ALT_SMP(smp, up)					\</span>
<span class="cp">	&quot;9998:	&quot; smp &quot;\n&quot;					\</span>
<span class="cp">	&quot;	.pushsection \&quot;.alt.smp.init\&quot;, \&quot;a\&quot;\n&quot;	\</span>
<span class="cp">	&quot;	.long	9998b\n&quot;				\</span>
<span class="cp">	&quot;	&quot; up &quot;\n&quot;					\</span>
<span class="cp">	&quot;	.popsection\n&quot;</span>

<span class="cp">#ifdef CONFIG_THUMB2_KERNEL</span>
<span class="cp">#define SEV		ALT_SMP(&quot;sev.w&quot;, &quot;nop.w&quot;)</span>
<span class="cm">/*</span>
<span class="cm"> * For Thumb-2, special care is needed to ensure that the conditional WFE</span>
<span class="cm"> * instruction really does assemble to exactly 4 bytes (as required by</span>
<span class="cm"> * the SMP_ON_UP fixup code).   By itself &quot;wfene&quot; might cause the</span>
<span class="cm"> * assembler to insert a extra (16-bit) IT instruction, depending on the</span>
<span class="cm"> * presence or absence of neighbouring conditional instructions.</span>
<span class="cm"> *</span>
<span class="cm"> * To avoid this unpredictableness, an approprite IT is inserted explicitly:</span>
<span class="cm"> * the assembler won&#39;t change IT instructions which are explicitly present</span>
<span class="cm"> * in the input.</span>
<span class="cm"> */</span>
<span class="cp">#define WFE(cond)	ALT_SMP(		\</span>
<span class="cp">	&quot;it &quot; cond &quot;\n\t&quot;			\</span>
<span class="cp">	&quot;wfe&quot; cond &quot;.n&quot;,			\</span>
<span class="cp">						\</span>
<span class="cp">	&quot;nop.w&quot;					\</span>
<span class="cp">)</span>
<span class="cp">#else</span>
<span class="cp">#define SEV		ALT_SMP(&quot;sev&quot;, &quot;nop&quot;)</span>
<span class="cp">#define WFE(cond)	ALT_SMP(&quot;wfe&quot; cond, &quot;nop&quot;)</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">dsb_sev</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#if __LINUX_ARM_ARCH__ &gt;= 7</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span>
		<span class="s">&quot;dsb</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="n">SEV</span>
	<span class="p">);</span>
<span class="cp">#else</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span>
		<span class="s">&quot;mcr p15, 0, %0, c7, c10, 4</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="n">SEV</span>
		<span class="o">:</span> <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="mi">0</span><span class="p">)</span>
	<span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * ARMv6 Spin-locking.</span>
<span class="cm"> *</span>
<span class="cm"> * We exclusively read the old value.  If it is zero, we may have</span>
<span class="cm"> * won the lock, so we try exclusively storing it.  A memory barrier</span>
<span class="cm"> * is required after we get a lock, and before we release it, because</span>
<span class="cm"> * V6 CPUs are assumed to have weakly ordered memory.</span>
<span class="cm"> *</span>
<span class="cm"> * Unlocked value: 0</span>
<span class="cm"> * Locked value: 1</span>
<span class="cm"> */</span>

<span class="cp">#define arch_spin_is_locked(x)		((x)-&gt;lock != 0)</span>
<span class="cp">#define arch_spin_unlock_wait(lock) \</span>
<span class="cp">	do { while (arch_spin_is_locked(lock)) cpu_relax(); } while (0)</span>

<span class="cp">#define arch_spin_lock_flags(lock, flags) arch_spin_lock(lock)</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">arch_spin_lock</span><span class="p">(</span><span class="n">arch_spinlock_t</span> <span class="o">*</span><span class="n">lock</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span>
<span class="s">&quot;1:	ldrex	%0, [%1]</span><span class="se">\n</span><span class="s">&quot;</span>
<span class="s">&quot;	teq	%0, #0</span><span class="se">\n</span><span class="s">&quot;</span>
	<span class="n">WFE</span><span class="p">(</span><span class="s">&quot;ne&quot;</span><span class="p">)</span>
<span class="s">&quot;	strexeq	%0, %2, [%1]</span><span class="se">\n</span><span class="s">&quot;</span>
<span class="s">&quot;	teqeq	%0, #0</span><span class="se">\n</span><span class="s">&quot;</span>
<span class="s">&quot;	bne	1b&quot;</span>
	<span class="o">:</span> <span class="s">&quot;=&amp;r&quot;</span> <span class="p">(</span><span class="n">tmp</span><span class="p">)</span>
	<span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="o">&amp;</span><span class="n">lock</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">),</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="mi">1</span><span class="p">)</span>
	<span class="o">:</span> <span class="s">&quot;cc&quot;</span><span class="p">);</span>

	<span class="n">smp_mb</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">arch_spin_trylock</span><span class="p">(</span><span class="n">arch_spinlock_t</span> <span class="o">*</span><span class="n">lock</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span>
<span class="s">&quot;	ldrex	%0, [%1]</span><span class="se">\n</span><span class="s">&quot;</span>
<span class="s">&quot;	teq	%0, #0</span><span class="se">\n</span><span class="s">&quot;</span>
<span class="s">&quot;	strexeq	%0, %2, [%1]&quot;</span>
	<span class="o">:</span> <span class="s">&quot;=&amp;r&quot;</span> <span class="p">(</span><span class="n">tmp</span><span class="p">)</span>
	<span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="o">&amp;</span><span class="n">lock</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">),</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="mi">1</span><span class="p">)</span>
	<span class="o">:</span> <span class="s">&quot;cc&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">smp_mb</span><span class="p">();</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">arch_spin_unlock</span><span class="p">(</span><span class="n">arch_spinlock_t</span> <span class="o">*</span><span class="n">lock</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">smp_mb</span><span class="p">();</span>

	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span>
<span class="s">&quot;	str	%1, [%0]</span><span class="se">\n</span><span class="s">&quot;</span>
	<span class="o">:</span>
	<span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="o">&amp;</span><span class="n">lock</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">),</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="mi">0</span><span class="p">)</span>
	<span class="o">:</span> <span class="s">&quot;cc&quot;</span><span class="p">);</span>

	<span class="n">dsb_sev</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * RWLOCKS</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> * Write locks are easy - we just set bit 31.  When unlocking, we can</span>
<span class="cm"> * just write zero since the lock is exclusively held.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">arch_write_lock</span><span class="p">(</span><span class="n">arch_rwlock_t</span> <span class="o">*</span><span class="n">rw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span>
<span class="s">&quot;1:	ldrex	%0, [%1]</span><span class="se">\n</span><span class="s">&quot;</span>
<span class="s">&quot;	teq	%0, #0</span><span class="se">\n</span><span class="s">&quot;</span>
	<span class="n">WFE</span><span class="p">(</span><span class="s">&quot;ne&quot;</span><span class="p">)</span>
<span class="s">&quot;	strexeq	%0, %2, [%1]</span><span class="se">\n</span><span class="s">&quot;</span>
<span class="s">&quot;	teq	%0, #0</span><span class="se">\n</span><span class="s">&quot;</span>
<span class="s">&quot;	bne	1b&quot;</span>
	<span class="o">:</span> <span class="s">&quot;=&amp;r&quot;</span> <span class="p">(</span><span class="n">tmp</span><span class="p">)</span>
	<span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="o">&amp;</span><span class="n">rw</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">),</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="mh">0x80000000</span><span class="p">)</span>
	<span class="o">:</span> <span class="s">&quot;cc&quot;</span><span class="p">);</span>

	<span class="n">smp_mb</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">arch_write_trylock</span><span class="p">(</span><span class="n">arch_rwlock_t</span> <span class="o">*</span><span class="n">rw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span>
<span class="s">&quot;1:	ldrex	%0, [%1]</span><span class="se">\n</span><span class="s">&quot;</span>
<span class="s">&quot;	teq	%0, #0</span><span class="se">\n</span><span class="s">&quot;</span>
<span class="s">&quot;	strexeq	%0, %2, [%1]&quot;</span>
	<span class="o">:</span> <span class="s">&quot;=&amp;r&quot;</span> <span class="p">(</span><span class="n">tmp</span><span class="p">)</span>
	<span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="o">&amp;</span><span class="n">rw</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">),</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="mh">0x80000000</span><span class="p">)</span>
	<span class="o">:</span> <span class="s">&quot;cc&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">smp_mb</span><span class="p">();</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">arch_write_unlock</span><span class="p">(</span><span class="n">arch_rwlock_t</span> <span class="o">*</span><span class="n">rw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">smp_mb</span><span class="p">();</span>

	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span>
	<span class="s">&quot;str	%1, [%0]</span><span class="se">\n</span><span class="s">&quot;</span>
	<span class="o">:</span>
	<span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="o">&amp;</span><span class="n">rw</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">),</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="mi">0</span><span class="p">)</span>
	<span class="o">:</span> <span class="s">&quot;cc&quot;</span><span class="p">);</span>

	<span class="n">dsb_sev</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/* write_can_lock - would write_trylock() succeed? */</span>
<span class="cp">#define arch_write_can_lock(x)		((x)-&gt;lock == 0)</span>

<span class="cm">/*</span>
<span class="cm"> * Read locks are a bit more hairy:</span>
<span class="cm"> *  - Exclusively load the lock value.</span>
<span class="cm"> *  - Increment it.</span>
<span class="cm"> *  - Store new lock value if positive, and we still own this location.</span>
<span class="cm"> *    If the value is negative, we&#39;ve already failed.</span>
<span class="cm"> *  - If we failed to store the value, we want a negative result.</span>
<span class="cm"> *  - If we failed, try again.</span>
<span class="cm"> * Unlocking is similarly hairy.  We may have multiple read locks</span>
<span class="cm"> * currently active.  However, we know we won&#39;t have any write</span>
<span class="cm"> * locks.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">arch_read_lock</span><span class="p">(</span><span class="n">arch_rwlock_t</span> <span class="o">*</span><span class="n">rw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">tmp2</span><span class="p">;</span>

	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span>
<span class="s">&quot;1:	ldrex	%0, [%2]</span><span class="se">\n</span><span class="s">&quot;</span>
<span class="s">&quot;	adds	%0, %0, #1</span><span class="se">\n</span><span class="s">&quot;</span>
<span class="s">&quot;	strexpl	%1, %0, [%2]</span><span class="se">\n</span><span class="s">&quot;</span>
	<span class="n">WFE</span><span class="p">(</span><span class="s">&quot;mi&quot;</span><span class="p">)</span>
<span class="s">&quot;	rsbpls	%0, %1, #0</span><span class="se">\n</span><span class="s">&quot;</span>
<span class="s">&quot;	bmi	1b&quot;</span>
	<span class="o">:</span> <span class="s">&quot;=&amp;r&quot;</span> <span class="p">(</span><span class="n">tmp</span><span class="p">),</span> <span class="s">&quot;=&amp;r&quot;</span> <span class="p">(</span><span class="n">tmp2</span><span class="p">)</span>
	<span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="o">&amp;</span><span class="n">rw</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">)</span>
	<span class="o">:</span> <span class="s">&quot;cc&quot;</span><span class="p">);</span>

	<span class="n">smp_mb</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">arch_read_unlock</span><span class="p">(</span><span class="n">arch_rwlock_t</span> <span class="o">*</span><span class="n">rw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">tmp2</span><span class="p">;</span>

	<span class="n">smp_mb</span><span class="p">();</span>

	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span>
<span class="s">&quot;1:	ldrex	%0, [%2]</span><span class="se">\n</span><span class="s">&quot;</span>
<span class="s">&quot;	sub	%0, %0, #1</span><span class="se">\n</span><span class="s">&quot;</span>
<span class="s">&quot;	strex	%1, %0, [%2]</span><span class="se">\n</span><span class="s">&quot;</span>
<span class="s">&quot;	teq	%1, #0</span><span class="se">\n</span><span class="s">&quot;</span>
<span class="s">&quot;	bne	1b&quot;</span>
	<span class="o">:</span> <span class="s">&quot;=&amp;r&quot;</span> <span class="p">(</span><span class="n">tmp</span><span class="p">),</span> <span class="s">&quot;=&amp;r&quot;</span> <span class="p">(</span><span class="n">tmp2</span><span class="p">)</span>
	<span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="o">&amp;</span><span class="n">rw</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">)</span>
	<span class="o">:</span> <span class="s">&quot;cc&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">dsb_sev</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">arch_read_trylock</span><span class="p">(</span><span class="n">arch_rwlock_t</span> <span class="o">*</span><span class="n">rw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">tmp2</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span>
<span class="s">&quot;1:	ldrex	%0, [%2]</span><span class="se">\n</span><span class="s">&quot;</span>
<span class="s">&quot;	adds	%0, %0, #1</span><span class="se">\n</span><span class="s">&quot;</span>
<span class="s">&quot;	strexpl	%1, %0, [%2]</span><span class="se">\n</span><span class="s">&quot;</span>
	<span class="o">:</span> <span class="s">&quot;=&amp;r&quot;</span> <span class="p">(</span><span class="n">tmp</span><span class="p">),</span> <span class="s">&quot;+r&quot;</span> <span class="p">(</span><span class="n">tmp2</span><span class="p">)</span>
	<span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="o">&amp;</span><span class="n">rw</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">)</span>
	<span class="o">:</span> <span class="s">&quot;cc&quot;</span><span class="p">);</span>

	<span class="n">smp_mb</span><span class="p">();</span>
	<span class="k">return</span> <span class="n">tmp2</span> <span class="o">==</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* read_can_lock - would read_trylock() succeed? */</span>
<span class="cp">#define arch_read_can_lock(x)		((x)-&gt;lock &lt; 0x80000000)</span>

<span class="cp">#define arch_read_lock_flags(lock, flags) arch_read_lock(lock)</span>
<span class="cp">#define arch_write_lock_flags(lock, flags) arch_write_lock(lock)</span>

<span class="cp">#define arch_spin_relax(lock)	cpu_relax()</span>
<span class="cp">#define arch_read_relax(lock)	cpu_relax()</span>
<span class="cp">#define arch_write_relax(lock)	cpu_relax()</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_SPINLOCK_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
