#Timing report of worst 20 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: ff9.Q[0] (dffsre at (56,52) clocked by clock0)
Endpoint  : out:ff9.outpad[0] (.output at (79,66) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff9.C[0] (dffsre at (56,52))                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff9.Q[0] (dffsre at (56,52)) [clock-to-output]                   0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.244     4.195
| (intra 'io' routing)                                           0.118     4.312
out:ff9.outpad[0] (.output at (79,66))                          -0.000     4.312
data arrival time                                                          4.312

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -4.312
--------------------------------------------------------------------------------
slack (MET)                                                                1.488


#Path 2
Startpoint: ff8.Q[0] (dffsre at (11,32) clocked by clock0)
Endpoint  : ff9.D[0] (dffsre at (56,52) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff8.C[0] (dffsre at (11,32))                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff8.Q[0] (dffsre at (11,32)) [clock-to-output]                   0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          2.204     5.155
| (intra 'clb' routing)                                          0.378     5.533
ff9.D[0] (dffsre at (56,52))                                     0.000     5.533
data arrival time                                                          5.533

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff9.C[0] (dffsre at (56,52))                                     0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -5.533
--------------------------------------------------------------------------------
slack (MET)                                                                3.303


#Path 3
Startpoint: rst5.inpad[0] (.input at (10,0) clocked by clock0)
Endpoint  : ff9.R[0] (dffsre at (56,52) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                     0.000     0.000
input external delay                                                                                                                                                                                                                     1.000     1.000
rst5.inpad[0] (.input at (10,0))                                                                                                                                                                                                         0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                   0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                  1.124     2.223
| (intra 'clb' routing)                                                                                                                                                                                                                  0.208     2.431
$abc$534$techmap$techmap517$abc$359$auto$blifparse.cc:362:parse_blif$360.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$450_Y.in[0] (.names at (10,30))                        0.000     2.431
| (primitive '.names' combinational delay)                                                                                                                                                                                               0.070     2.501
$abc$534$techmap$techmap517$abc$359$auto$blifparse.cc:362:parse_blif$360.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$450_Y.out[0] (.names at (10,30))                       0.000     2.501
| (intra 'clb' routing)                                                                                                                                                                                                                  0.149     2.650
| (inter-block routing)                                                                                                                                                                                                                  2.324     4.973
| (intra 'clb' routing)                                                                                                                                                                                                                  0.020     4.994
ff9.R[0] (dffsre at (56,52))                                                                                                                                                                                                            -0.000     4.994
data arrival time                                                                                                                                                                                                                                  4.994

clock clock0 (rise edge)                                                                                                                                                                                                                 6.800     6.800
clock source latency                                                                                                                                                                                                                     0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                        0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                   0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                  0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                  2.000     8.899
ff9.C[0] (dffsre at (56,52))                                                                                                                                                                                                             0.000     8.899
clock uncertainty                                                                                                                                                                                                                        0.000     8.899
cell setup time                                                                                                                                                                                                                          0.087     8.986
data required time                                                                                                                                                                                                                                 8.986
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                 8.986
data arrival time                                                                                                                                                                                                                                 -4.994
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                        3.993


#Path 4
Startpoint: en.inpad[0] (.input at (11,0) clocked by clock0)
Endpoint  : ff9.E[0] (dffsre at (56,52) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
en.inpad[0] (.input at (11,0))                                   0.000     1.000
| (intra 'io' routing)                                           0.099     1.099
| (inter-block routing)                                          3.272     4.371
| (intra 'clb' routing)                                          0.154     4.525
ff9.E[0] (dffsre at (56,52))                                     0.000     4.525
data arrival time                                                          4.525

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff9.C[0] (dffsre at (56,52))                                     0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.081     8.818
data required time                                                         8.818
--------------------------------------------------------------------------------
data required time                                                         8.818
data arrival time                                                         -4.525
--------------------------------------------------------------------------------
slack (MET)                                                                4.293


#Path 5
Startpoint: ff5.Q[0] (dffsre at (10,3) clocked by clock0)
Endpoint  : ff6.D[0] (dffsre at (10,30) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff5.C[0] (dffsre at (10,3))                                      0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff5.Q[0] (dffsre at (10,3)) [clock-to-output]                    0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.124     4.075
| (intra 'clb' routing)                                          0.378     4.453
ff6.D[0] (dffsre at (10,30))                                     0.000     4.453
data arrival time                                                          4.453

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff6.C[0] (dffsre at (10,30))                                     0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -4.453
--------------------------------------------------------------------------------
slack (MET)                                                                4.383


#Path 6
Startpoint: ff2.Q[0] (dffsre at (7,2) clocked by clock0)
Endpoint  : ff3.D[0] (dffsre at (8,2) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff2.C[0] (dffsre at (7,2))                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff2.Q[0] (dffsre at (7,2)) [clock-to-output]                     0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'clb' routing)                                          0.378     3.613
ff3.D[0] (dffsre at (8,2))                                       0.000     3.613
data arrival time                                                          3.613

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff3.C[0] (dffsre at (8,2))                                       0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.613
--------------------------------------------------------------------------------
slack (MET)                                                                5.223


#Path 7
Startpoint: ff1.Q[0] (dffsre at (7,1) clocked by clock0)
Endpoint  : ff2.D[0] (dffsre at (7,2) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff1.C[0] (dffsre at (7,1))                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff1.Q[0] (dffsre at (7,1)) [clock-to-output]                     0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'clb' routing)                                          0.378     3.613
ff2.D[0] (dffsre at (7,2))                                       0.000     3.613
data arrival time                                                          3.613

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff2.C[0] (dffsre at (7,2))                                       0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.613
--------------------------------------------------------------------------------
slack (MET)                                                                5.223


#Path 8
Startpoint: ff3.Q[0] (dffsre at (8,2) clocked by clock0)
Endpoint  : ff4.D[0] (dffsre at (8,3) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff3.C[0] (dffsre at (8,2))                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff3.Q[0] (dffsre at (8,2)) [clock-to-output]                     0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'clb' routing)                                          0.378     3.613
ff4.D[0] (dffsre at (8,3))                                       0.000     3.613
data arrival time                                                          3.613

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff4.C[0] (dffsre at (8,3))                                       0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.613
--------------------------------------------------------------------------------
slack (MET)                                                                5.223


#Path 9
Startpoint: ff7.Q[0] (dffsre at (10,32) clocked by clock0)
Endpoint  : ff8.D[0] (dffsre at (11,32) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff7.C[0] (dffsre at (10,32))                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff7.Q[0] (dffsre at (10,32)) [clock-to-output]                   0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'clb' routing)                                          0.378     3.613
ff8.D[0] (dffsre at (11,32))                                     0.000     3.613
data arrival time                                                          3.613

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff8.C[0] (dffsre at (11,32))                                     0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.613
--------------------------------------------------------------------------------
slack (MET)                                                                5.223


#Path 10
Startpoint: ff6.Q[0] (dffsre at (10,30) clocked by clock0)
Endpoint  : ff7.D[0] (dffsre at (10,32) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff6.C[0] (dffsre at (10,30))                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff6.Q[0] (dffsre at (10,30)) [clock-to-output]                   0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'clb' routing)                                          0.378     3.613
ff7.D[0] (dffsre at (10,32))                                     0.000     3.613
data arrival time                                                          3.613

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff7.C[0] (dffsre at (10,32))                                     0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.613
--------------------------------------------------------------------------------
slack (MET)                                                                5.223


#Path 11
Startpoint: ff4.Q[0] (dffsre at (8,3) clocked by clock0)
Endpoint  : ff5.D[0] (dffsre at (10,3) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff4.C[0] (dffsre at (8,3))                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff4.Q[0] (dffsre at (8,3)) [clock-to-output]                     0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'clb' routing)                                          0.378     3.613
ff5.D[0] (dffsre at (10,3))                                      0.000     3.613
data arrival time                                                          3.613

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff5.C[0] (dffsre at (10,3))                                      0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.613
--------------------------------------------------------------------------------
slack (MET)                                                                5.223


#Path 12
Startpoint: rst6.inpad[0] (.input at (10,0) clocked by clock0)
Endpoint  : ff7.R[0] (dffsre at (10,32) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                     0.000     0.000
input external delay                                                                                                                                                                                                                     1.000     1.000
rst6.inpad[0] (.input at (10,0))                                                                                                                                                                                                         0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                   0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                  1.352     2.451
| (intra 'clb' routing)                                                                                                                                                                                                                  0.208     2.659
$abc$534$techmap$techmap518$abc$355$auto$blifparse.cc:362:parse_blif$356.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$450_Y.in[0] (.names at (11,32))                        0.000     2.659
| (primitive '.names' combinational delay)                                                                                                                                                                                               0.070     2.729
$abc$534$techmap$techmap518$abc$355$auto$blifparse.cc:362:parse_blif$356.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$450_Y.out[0] (.names at (11,32))                       0.000     2.729
| (intra 'clb' routing)                                                                                                                                                                                                                  0.149     2.878
| (inter-block routing)                                                                                                                                                                                                                  0.284     3.161
| (intra 'clb' routing)                                                                                                                                                                                                                  0.020     3.182
ff7.R[0] (dffsre at (10,32))                                                                                                                                                                                                             0.000     3.182
data arrival time                                                                                                                                                                                                                                  3.182

clock clock0 (rise edge)                                                                                                                                                                                                                 6.800     6.800
clock source latency                                                                                                                                                                                                                     0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                        0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                   0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                  0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                  2.000     8.899
ff7.C[0] (dffsre at (10,32))                                                                                                                                                                                                             0.000     8.899
clock uncertainty                                                                                                                                                                                                                        0.000     8.899
cell setup time                                                                                                                                                                                                                          0.087     8.986
data required time                                                                                                                                                                                                                                 8.986
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                 8.986
data arrival time                                                                                                                                                                                                                                 -3.182
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                        5.805


#Path 13
Startpoint: rst6.inpad[0] (.input at (10,0) clocked by clock0)
Endpoint  : ff8.R[0] (dffsre at (11,32) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                     0.000     0.000
input external delay                                                                                                                                                                                                                     1.000     1.000
rst6.inpad[0] (.input at (10,0))                                                                                                                                                                                                         0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                   0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                  1.352     2.451
| (intra 'clb' routing)                                                                                                                                                                                                                  0.208     2.659
$abc$534$techmap$techmap518$abc$355$auto$blifparse.cc:362:parse_blif$356.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$450_Y.in[0] (.names at (11,32))                        0.000     2.659
| (primitive '.names' combinational delay)                                                                                                                                                                                               0.070     2.729
$abc$534$techmap$techmap518$abc$355$auto$blifparse.cc:362:parse_blif$356.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$450_Y.out[0] (.names at (11,32))                       0.000     2.729
| (intra 'clb' routing)                                                                                                                                                                                                                  0.149     2.878
| (inter-block routing)                                                                                                                                                                                                                  0.272     3.149
| (intra 'clb' routing)                                                                                                                                                                                                                  0.020     3.170
ff8.R[0] (dffsre at (11,32))                                                                                                                                                                                                             0.000     3.170
data arrival time                                                                                                                                                                                                                                  3.170

clock clock0 (rise edge)                                                                                                                                                                                                                 6.800     6.800
clock source latency                                                                                                                                                                                                                     0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                        0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                   0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                  0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                  2.000     8.899
ff8.C[0] (dffsre at (11,32))                                                                                                                                                                                                             0.000     8.899
clock uncertainty                                                                                                                                                                                                                        0.000     8.899
cell setup time                                                                                                                                                                                                                          0.087     8.986
data required time                                                                                                                                                                                                                                 8.986
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                 8.986
data arrival time                                                                                                                                                                                                                                 -3.170
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                        5.817


#Path 14
Startpoint: rst5.inpad[0] (.input at (10,0) clocked by clock0)
Endpoint  : ff6.R[0] (dffsre at (10,30) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                     0.000     0.000
input external delay                                                                                                                                                                                                                     1.000     1.000
rst5.inpad[0] (.input at (10,0))                                                                                                                                                                                                         0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                   0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                  1.124     2.223
| (intra 'clb' routing)                                                                                                                                                                                                                  0.208     2.431
$abc$534$techmap$techmap517$abc$359$auto$blifparse.cc:362:parse_blif$360.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$450_Y.in[0] (.names at (10,30))                        0.000     2.431
| (primitive '.names' combinational delay)                                                                                                                                                                                               0.070     2.501
$abc$534$techmap$techmap517$abc$359$auto$blifparse.cc:362:parse_blif$360.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$450_Y.out[0] (.names at (10,30))                       0.000     2.501
| (intra 'clb' routing)                                                                                                                                                                                                                  0.149     2.650
| (inter-block routing)                                                                                                                                                                                                                  0.272     2.921
| (intra 'clb' routing)                                                                                                                                                                                                                  0.020     2.942
ff6.R[0] (dffsre at (10,30))                                                                                                                                                                                                             0.000     2.942
data arrival time                                                                                                                                                                                                                                  2.942

clock clock0 (rise edge)                                                                                                                                                                                                                 6.800     6.800
clock source latency                                                                                                                                                                                                                     0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                        0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                   0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                  0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                  2.000     8.899
ff6.C[0] (dffsre at (10,30))                                                                                                                                                                                                             0.000     8.899
clock uncertainty                                                                                                                                                                                                                        0.000     8.899
cell setup time                                                                                                                                                                                                                          0.087     8.986
data required time                                                                                                                                                                                                                                 8.986
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                 8.986
data arrival time                                                                                                                                                                                                                                 -2.942
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                        6.045


#Path 15
Startpoint: en.inpad[0] (.input at (11,0) clocked by clock0)
Endpoint  : ff8.E[0] (dffsre at (11,32) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
en.inpad[0] (.input at (11,0))                                   0.000     1.000
| (intra 'io' routing)                                           0.099     1.099
| (inter-block routing)                                          1.244     2.343
| (intra 'clb' routing)                                          0.154     2.497
ff8.E[0] (dffsre at (11,32))                                     0.000     2.497
data arrival time                                                          2.497

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff8.C[0] (dffsre at (11,32))                                     0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.081     8.818
data required time                                                         8.818
--------------------------------------------------------------------------------
data required time                                                         8.818
data arrival time                                                         -2.497
--------------------------------------------------------------------------------
slack (MET)                                                                6.321


#Path 16
Startpoint: rst3.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : ff4.R[0] (dffsre at (8,3) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
input external delay                                                                                                                                                                                                                   1.000     1.000
rst3.inpad[0] (.input at (8,0))                                                                                                                                                                                                        0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                0.404     1.503
| (intra 'clb' routing)                                                                                                                                                                                                                0.208     1.711
$abc$534$techmap$techmap515$abc$335$auto$blifparse.cc:362:parse_blif$336.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$450_Y.in[0] (.names at (8,3))                        0.000     1.711
| (primitive '.names' combinational delay)                                                                                                                                                                                             0.070     1.781
$abc$534$techmap$techmap515$abc$335$auto$blifparse.cc:362:parse_blif$336.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$450_Y.out[0] (.names at (8,3))                       0.000     1.781
| (intra 'clb' routing)                                                                                                                                                                                                                0.149     1.930
| (inter-block routing)                                                                                                                                                                                                                0.272     2.201
| (intra 'clb' routing)                                                                                                                                                                                                                0.020     2.222
ff4.R[0] (dffsre at (8,3))                                                                                                                                                                                                             0.000     2.222
data arrival time                                                                                                                                                                                                                                2.222

clock clock0 (rise edge)                                                                                                                                                                                                               6.800     6.800
clock source latency                                                                                                                                                                                                                   0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                      0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                 0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                2.000     8.899
ff4.C[0] (dffsre at (8,3))                                                                                                                                                                                                             0.000     8.899
clock uncertainty                                                                                                                                                                                                                      0.000     8.899
cell setup time                                                                                                                                                                                                                        0.087     8.986
data required time                                                                                                                                                                                                                               8.986
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                               8.986
data arrival time                                                                                                                                                                                                                               -2.222
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                      6.765


#Path 17
Startpoint: rst4.inpad[0] (.input at (9,0) clocked by clock0)
Endpoint  : ff5.R[0] (dffsre at (10,3) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                    0.000     0.000
input external delay                                                                                                                                                                                                                    1.000     1.000
rst4.inpad[0] (.input at (9,0))                                                                                                                                                                                                         0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                  0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                 0.404     1.503
| (intra 'clb' routing)                                                                                                                                                                                                                 0.208     1.711
$abc$534$techmap$techmap516$abc$363$auto$blifparse.cc:362:parse_blif$364.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$450_Y.in[0] (.names at (10,3))                        0.000     1.711
| (primitive '.names' combinational delay)                                                                                                                                                                                              0.070     1.781
$abc$534$techmap$techmap516$abc$363$auto$blifparse.cc:362:parse_blif$364.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$450_Y.out[0] (.names at (10,3))                       0.000     1.781
| (intra 'clb' routing)                                                                                                                                                                                                                 0.149     1.930
| (inter-block routing)                                                                                                                                                                                                                 0.272     2.201
| (intra 'clb' routing)                                                                                                                                                                                                                 0.020     2.222
ff5.R[0] (dffsre at (10,3))                                                                                                                                                                                                             0.000     2.222
data arrival time                                                                                                                                                                                                                                 2.222

clock clock0 (rise edge)                                                                                                                                                                                                                6.800     6.800
clock source latency                                                                                                                                                                                                                    0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                       0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                  0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                 0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                 2.000     8.899
ff5.C[0] (dffsre at (10,3))                                                                                                                                                                                                             0.000     8.899
clock uncertainty                                                                                                                                                                                                                       0.000     8.899
cell setup time                                                                                                                                                                                                                         0.087     8.986
data required time                                                                                                                                                                                                                                8.986
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                8.986
data arrival time                                                                                                                                                                                                                                -2.222
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                       6.765


#Path 18
Startpoint: rst1.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : ff2.R[0] (dffsre at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
rst1.inpad[0] (.input at (7,0))                                                                    0.000     1.000
| (intra 'io' routing)                                                                             0.099     1.099
| (inter-block routing)                                                                            0.284     1.383
| (intra 'clb' routing)                                                                            0.208     1.591
$abc$534$auto$simplemap.cc:333:simplemap_lut$521[1].in[0] (.names at (7,1))                        0.000     1.591
| (primitive '.names' combinational delay)                                                         0.120     1.711
$abc$534$auto$simplemap.cc:333:simplemap_lut$521[1].out[0] (.names at (7,1))                       0.000     1.711
| (intra 'clb' routing)                                                                            0.149     1.860
| (inter-block routing)                                                                            0.284     2.143
| (intra 'clb' routing)                                                                            0.020     2.164
ff2.R[0] (dffsre at (7,2))                                                                         0.000     2.164
data arrival time                                                                                            2.164

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing)                                                                            0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
ff2.C[0] (dffsre at (7,2))                                                                         0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                    0.087     8.986
data required time                                                                                           8.986
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.986
data arrival time                                                                                           -2.164
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  6.823


#Path 19
Startpoint: rst2.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : ff3.R[0] (dffsre at (8,2) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
input external delay                                                                                                                                                                                                                   1.000     1.000
rst2.inpad[0] (.input at (8,0))                                                                                                                                                                                                        0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                0.284     1.383
| (intra 'clb' routing)                                                                                                                                                                                                                0.208     1.591
$abc$534$techmap$techmap514$abc$339$auto$blifparse.cc:362:parse_blif$340.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$450_Y.in[0] (.names at (8,2))                        0.000     1.591
| (primitive '.names' combinational delay)                                                                                                                                                                                             0.070     1.661
$abc$534$techmap$techmap514$abc$339$auto$blifparse.cc:362:parse_blif$340.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$450_Y.out[0] (.names at (8,2))                       0.000     1.661
| (intra 'clb' routing)                                                                                                                                                                                                                0.149     1.810
| (inter-block routing)                                                                                                                                                                                                                0.272     2.081
| (intra 'clb' routing)                                                                                                                                                                                                                0.020     2.102
ff3.R[0] (dffsre at (8,2))                                                                                                                                                                                                             0.000     2.102
data arrival time                                                                                                                                                                                                                                2.102

clock clock0 (rise edge)                                                                                                                                                                                                               6.800     6.800
clock source latency                                                                                                                                                                                                                   0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                      0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                 0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                2.000     8.899
ff3.C[0] (dffsre at (8,2))                                                                                                                                                                                                             0.000     8.899
clock uncertainty                                                                                                                                                                                                                      0.000     8.899
cell setup time                                                                                                                                                                                                                        0.087     8.986
data required time                                                                                                                                                                                                                               8.986
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                               8.986
data arrival time                                                                                                                                                                                                                               -2.102
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                      6.885


#Path 20
Startpoint: start.inpad[0] (.input at (9,0) clocked by clock0)
Endpoint  : ff1.D[0] (dffsre at (7,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
start.inpad[0] (.input at (9,0))                                 0.000     1.000
| (intra 'io' routing)                                           0.099     1.099
| (inter-block routing)                                          0.284     1.383
| (intra 'clb' routing)                                          0.208     1.591
$abc$347$li0_li0.in[0] (.names at (7,1))                         0.000     1.591
| (primitive '.names' combinational delay)                       0.280     1.871
$abc$347$li0_li0.out[0] (.names at (7,1))                        0.000     1.871
| (intra 'clb' routing)                                          0.000     1.871
ff1.D[0] (dffsre at (7,1))                                       0.000     1.871
data arrival time                                                          1.871

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff1.C[0] (dffsre at (7,1))                                       0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -1.871
--------------------------------------------------------------------------------
slack (MET)                                                                6.965


#End of timing report
