31
~M 0 "" 0 $root
~A 1 "" 0 $root
~M 3 "./../../../workdir/Cpll.v" 8 Cpll
~A 1 "./../../../workdir/Cpll.v" 8 Cpll
~M 3 "./../../../workdir/Cpll0.v" 8 Cpll0
~A 1 "./../../../workdir/Cpll0.v" 8 Cpll0
~M 3 "./../../../workdir/Cpll1.v" 8 Cpll1
~A 1 "./../../../workdir/Cpll1.v" 8 Cpll1
~M 3 "./../../../workdir/Cpll2.v" 8 Cpll2
~A 1 "./../../../workdir/Cpll2.v" 8 Cpll2
~M 3 "./../../../workdir/Cpll3.v" 8 Cpll3
~A 1 "./../../../workdir/Cpll3.v" 8 Cpll3
~M 3 "./../../../workdir/Cpll4.v" 8 Cpll4
~A 1 "./../../../workdir/Cpll4.v" 8 Cpll4
~M 3 "./../../../workdir/LA_FIFO.v" 8 LA_FIFO
~A 1 "./../../../workdir/LA_FIFO.v" 8 LA_FIFO
~E 1 "E:/FPGA/trigger_FPGA_MUSE/trbnet/optical_link/f_divider.vhd" 87 edge_to_pulse
~A 1 "E:/FPGA/trigger_FPGA_MUSE/trbnet/optical_link/f_divider.vhd" 97 arch_edge_to_pulse
~E 1 "E:/FPGA/trigger_FPGA_MUSE/trbnet/optical_link/f_divider.vhd" 7 f_divider
~A 1 "E:/FPGA/trigger_FPGA_MUSE/trbnet/optical_link/f_divider.vhd" 23 arch_f_divider
~E 1 "E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd" 14 fifo_36x256_oreg
~A 1 "E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd" 29 Structure
~E 1 "E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd" 14 lattice_ecp3_fifo_16x16_dualport
~A 1 "E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd" 29 Structure
~E 1 "E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd" 14 lattice_ecp3_fifo_18x16_dualport
~A 1 "E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd" 29 Structure
~E 1 "E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_125_int.vhd" 11 PCSD
~A 1 "E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_125_int.vhd" 517 PCSD_arch
~E 1 "E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/pulse_sync.vhd" 9 pulse_sync
~A 1 "E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/pulse_sync.vhd" 20 behavioral
~E 1 "E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_16x8_dp.vhd" 9 ram_16x8_dp
~A 1 "E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_16x8_dp.vhd" 31 ram_16x8_dp_arch
~E 1 "E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_dp.vhd" 9 ram_dp
~A 1 "E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_dp.vhd" 25 ram_dp_arch
~E 1 "E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_dp_rw.vhd" 11 ram_dp_rw
~A 1 "E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_dp_rw.vhd" 26 ram_dp_rw_arch
~M 3 "./../../../workdir/readoutfifo.v" 8 readoutfifo
~A 1 "./../../../workdir/readoutfifo.v" 8 readoutfifo
~E 1 "E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_125_int.vhd" 1528 rx_reset_sm_125
~A 1 "E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_125_int.vhd" 1541 rx_reset_sm_125arch
~E 1 "E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_125_int.vhd" 1883 sfp_1_125_int
~A 1 "E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_125_int.vhd" 1934 sfp_1_125_int_arch
~E 1 "./../../../Source/SignalDelay.vhd" 12 signal_delay
~A 1 "./../../../Source/SignalDelay.vhd" 25 arch
~E 1 "./../../../Source/signal_gated.vhd" 8 signal_gated
~A 1 "./../../../Source/signal_gated.vhd" 19 arch
~E 1 "./../../../Source/SignalStretch.vhd" 12 signal_stretch
~A 1 "./../../../Source/SignalStretch.vhd" 23 arch
~E 1 "E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/state_sync.vhd" 9 state_sync
~A 1 "E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/state_sync.vhd" 18 behavioral
~C 1 "E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd" 878 structure_con
~E 1 "E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_CRC8.vhd" 21 trb_net_CRC8
~A 1 "E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_CRC8.vhd" 32 imp_crc
~E 1 "./../../../Source/trigger_master.vhd" 14 trigger_master
~A 1 "./../../../Source/trigger_master.vhd" 22 trigger_master_arch
~E 1 "./../../../Source/trigger_OR_enabled.vhd" 14 trigger_OR_enabled
~A 1 "./../../../Source/trigger_OR_enabled.vhd" 22 trigger_OR_enabled_arch
~E 1 "E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_125_int.vhd" 1716 tx_reset_sm_125
~A 1 "E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_125_int.vhd" 1727 tx_reset_sm_arch_125
