

================================================================
== Vitis HLS Report for 'multi_core_multi_ram_ip'
================================================================
* Date:           Wed Sep 11 21:19:26 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        multi_core_multi_ram_ip
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      162|      162|  1.620 us|  1.620 us|  160|  160|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |      160|      160|        11|         10|         10|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    136|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    -|     968|    955|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    194|    -|
|Register         |        -|    -|     180|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|    1148|   1285|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  144|  232|    0|
    |gmem_m_axi_U     |gmem_m_axi     |        4|   0|  824|  723|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        4|   0|  968|  955|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln35_fu_248_p2                 |         +|   0|  0|  71|          64|          64|
    |i_fu_274_p2                        |         +|   0|  0|  13|           4|           1|
    |ap_block_pp0_stage1_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage9_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage7_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_condition_375                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_566                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_569                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln23_fu_284_p2                |      icmp|   0|  0|  13|           4|           2|
    |ap_block_state2_io                 |        or|   0|  0|   2|           1|           1|
    |conv3_i_i16_fu_177_p3              |    select|   0|  0|  15|           1|           4|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 136|          85|          84|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  59|         11|    1|         11|
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i4_load            |   9|          2|    4|          8|
    |ap_sig_allocacmp_local_value3_load  |   9|          2|   32|         64|
    |global_value2_fu_118                |   9|          2|   32|         64|
    |gmem_blk_n_AR                       |   9|          2|    1|          2|
    |gmem_blk_n_AW                       |   9|          2|    1|          2|
    |gmem_blk_n_B                        |   9|          2|    1|          2|
    |gmem_blk_n_R                        |   9|          2|    1|          2|
    |gmem_blk_n_W                        |   9|          2|    1|          2|
    |i4_fu_114                           |   9|          2|    4|          8|
    |local_ram_WEN_A_local               |   9|          2|    4|          8|
    |local_value3_fu_122                 |   9|          2|   32|         64|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 194|         41|  118|        245|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  10|   0|   10|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |global_value2_fu_118              |  32|   0|   32|          0|
    |global_value_reg_349              |  32|   0|   32|          0|
    |gmem_addr_reg_338                 |  64|   0|   64|          0|
    |i0_reg_329                        |   1|   0|    1|          0|
    |i4_fu_114                         |   4|   0|    4|          0|
    |icmp_ln23_reg_345                 |   1|   0|    1|          0|
    |local_value3_fu_122               |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 180|   0|  180|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------+-----+-----+------------+-------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                  control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                  control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                  control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                  control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                  control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  multi_core_multi_ram_ip|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  multi_core_multi_ram_ip|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  multi_core_multi_ram_ip|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|                     gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|                     gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|                     gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|                     gmem|       pointer|
|local_ram_Addr_A       |  out|   32|        bram|                local_ram|         array|
|local_ram_EN_A         |  out|    1|        bram|                local_ram|         array|
|local_ram_WEN_A        |  out|    4|        bram|                local_ram|         array|
|local_ram_Din_A        |  out|   32|        bram|                local_ram|         array|
|local_ram_Dout_A       |   in|   32|        bram|                local_ram|         array|
|local_ram_Clk_A        |  out|    1|        bram|                local_ram|         array|
|local_ram_Rst_A        |  out|    1|        bram|                local_ram|         array|
+-----------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 10, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.10>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i4 = alloca i32 1"   --->   Operation 14 'alloca' 'i4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%global_value2 = alloca i32 1"   --->   Operation 15 'alloca' 'global_value2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%local_value3 = alloca i32 1"   --->   Operation 16 'alloca' 'local_value3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [../../multi_core_multi_ram_ip.cpp:3]   --->   Operation 17 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ip_num"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ip_num, void @empty_3, i32 4294967295, i32 4294967295, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ip_num, void @empty_7, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %local_ram, void @empty_8, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %local_ram"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_ram, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_ram, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%data_ram_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %data_ram" [../../multi_core_multi_ram_ip.cpp:4]   --->   Operation 28 'read' 'data_ram_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%ip_num_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ip_num" [../../multi_core_multi_ram_ip.cpp:4]   --->   Operation 29 'read' 'ip_num_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%ip = trunc i32 %ip_num_read" [../../multi_core_multi_ram_ip.cpp:19]   --->   Operation 30 'trunc' 'ip' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.75ns)   --->   "%conv3_i_i16 = select i1 %ip, i15 8, i15 16392" [../../multi_core_multi_ram_ip.cpp:19]   --->   Operation 31 'select' 'conv3_i_i16' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 18, i32 %local_value3"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 19, i32 %global_value2"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i4"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.body.split" [../../multi_core_multi_ram_ip.cpp:23]   --->   Operation 35 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i4_load = load i4 %i4" [../../multi_core_multi_ram_ip.cpp:25]   --->   Operation 36 'load' 'i4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 10, i32 0, i32 0, i32 0, void @empty_0" [../../multi_core_multi_ram_ip.cpp:24]   --->   Operation 37 'specpipeline' 'specpipeline_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln15 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [../../multi_core_multi_ram_ip.cpp:15]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../../multi_core_multi_ram_ip.cpp:23]   --->   Operation 39 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%i0 = trunc i4 %i4_load" [../../multi_core_multi_ram_ip.cpp:25]   --->   Operation 40 'trunc' 'i0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %i4_load, i32 1, i32 3" [../../multi_core_multi_ram_ip.cpp:26]   --->   Operation 41 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %conv3_i_i16, i32 4, i32 14" [../../multi_core_multi_ram_ip.cpp:27]   --->   Operation 42 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i3 %lshr_ln" [../../multi_core_multi_ram_ip.cpp:34]   --->   Operation 43 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i11.i1.i3.i2, i11 %tmp, i1 1, i3 %lshr_ln, i2 0" [../../multi_core_multi_ram_ip.cpp:35]   --->   Operation 44 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i17 %shl_ln" [../../multi_core_multi_ram_ip.cpp:35]   --->   Operation 45 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (3.52ns)   --->   "%add_ln35 = add i64 %zext_ln35, i64 %data_ram_read" [../../multi_core_multi_ram_ip.cpp:35]   --->   Operation 46 'add' 'add_ln35' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%local_ram_addr = getelementptr i32 %local_ram, i64 0, i64 %zext_ln34" [../../multi_core_multi_ram_ip.cpp:34]   --->   Operation 47 'getelementptr' 'local_ram_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln35, i32 2, i32 63" [../../multi_core_multi_ram_ip.cpp:35]   --->   Operation 48 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i62 %trunc_ln" [../../multi_core_multi_ram_ip.cpp:35]   --->   Operation 49 'sext' 'sext_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln35" [../../multi_core_multi_ram_ip.cpp:35]   --->   Operation 50 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.73ns)   --->   "%i = add i4 %i4_load, i4 1" [../../multi_core_multi_ram_ip.cpp:23]   --->   Operation 51 'add' 'i' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %i0, void %if.then, void %if.else" [../../multi_core_multi_ram_ip.cpp:29]   --->   Operation 52 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%local_value3_load = load i32 %local_value3" [../../multi_core_multi_ram_ip.cpp:30]   --->   Operation 53 'load' 'local_value3_load' <Predicate = (!i0)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (3.25ns)   --->   "%store_ln30 = store i32 %local_value3_load, i14 %local_ram_addr" [../../multi_core_multi_ram_ip.cpp:30]   --->   Operation 54 'store' 'store_ln30' <Predicate = (!i0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 55 [2/2] (3.25ns)   --->   "%local_value = load i14 %local_ram_addr" [../../multi_core_multi_ram_ip.cpp:34]   --->   Operation 55 'load' 'local_value' <Predicate = (i0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 56 [1/1] (1.73ns)   --->   "%icmp_ln23 = icmp_eq  i4 %i4_load, i4 15" [../../multi_core_multi_ram_ip.cpp:23]   --->   Operation 56 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln23 = store i4 %i, i4 %i4" [../../multi_core_multi_ram_ip.cpp:23]   --->   Operation 57 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.body.split, void %for.end" [../../multi_core_multi_ram_ip.cpp:23]   --->   Operation 58 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 59 [1/1] (7.30ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem_addr, i64 1" [../../multi_core_multi_ram_ip.cpp:31]   --->   Operation 59 'writereq' 'gmem_addr_req' <Predicate = (!i0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 60 [1/2] (3.25ns)   --->   "%local_value = load i14 %local_ram_addr" [../../multi_core_multi_ram_ip.cpp:34]   --->   Operation 60 'load' 'local_value' <Predicate = (i0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 61 [8/8] (7.30ns)   --->   "%global_value_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1" [../../multi_core_multi_ram_ip.cpp:35]   --->   Operation 61 'readreq' 'global_value_2_req' <Predicate = (i0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln34 = store i32 %local_value, i32 %local_value3" [../../multi_core_multi_ram_ip.cpp:34]   --->   Operation 62 'store' 'store_ln34' <Predicate = (i0)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%global_value2_load = load i32 %global_value2" [../../multi_core_multi_ram_ip.cpp:31]   --->   Operation 63 'load' 'global_value2_load' <Predicate = (!i0)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (7.30ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem_addr, i32 %global_value2_load, i4 15" [../../multi_core_multi_ram_ip.cpp:31]   --->   Operation 64 'write' 'write_ln31' <Predicate = (!i0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 65 [7/8] (7.30ns)   --->   "%global_value_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1" [../../multi_core_multi_ram_ip.cpp:35]   --->   Operation 65 'readreq' 'global_value_2_req' <Predicate = (i0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 66 [5/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [../../multi_core_multi_ram_ip.cpp:31]   --->   Operation 66 'writeresp' 'gmem_addr_resp' <Predicate = (!i0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 67 [6/8] (7.30ns)   --->   "%global_value_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1" [../../multi_core_multi_ram_ip.cpp:35]   --->   Operation 67 'readreq' 'global_value_2_req' <Predicate = (i0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 68 [4/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [../../multi_core_multi_ram_ip.cpp:31]   --->   Operation 68 'writeresp' 'gmem_addr_resp' <Predicate = (!i0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 69 [5/8] (7.30ns)   --->   "%global_value_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1" [../../multi_core_multi_ram_ip.cpp:35]   --->   Operation 69 'readreq' 'global_value_2_req' <Predicate = (i0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 70 [3/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [../../multi_core_multi_ram_ip.cpp:31]   --->   Operation 70 'writeresp' 'gmem_addr_resp' <Predicate = (!i0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 71 [4/8] (7.30ns)   --->   "%global_value_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1" [../../multi_core_multi_ram_ip.cpp:35]   --->   Operation 71 'readreq' 'global_value_2_req' <Predicate = (i0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 72 [2/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [../../multi_core_multi_ram_ip.cpp:31]   --->   Operation 72 'writeresp' 'gmem_addr_resp' <Predicate = (!i0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 73 [3/8] (7.30ns)   --->   "%global_value_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1" [../../multi_core_multi_ram_ip.cpp:35]   --->   Operation 73 'readreq' 'global_value_2_req' <Predicate = (i0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 74 [1/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [../../multi_core_multi_ram_ip.cpp:31]   --->   Operation 74 'writeresp' 'gmem_addr_resp' <Predicate = (!i0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc" [../../multi_core_multi_ram_ip.cpp:32]   --->   Operation 75 'br' 'br_ln32' <Predicate = (!i0)> <Delay = 0.00>
ST_8 : Operation 76 [2/8] (7.30ns)   --->   "%global_value_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1" [../../multi_core_multi_ram_ip.cpp:35]   --->   Operation 76 'readreq' 'global_value_2_req' <Predicate = (i0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 77 [1/8] (7.30ns)   --->   "%global_value_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1" [../../multi_core_multi_ram_ip.cpp:35]   --->   Operation 77 'readreq' 'global_value_2_req' <Predicate = (i0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 78 [1/1] (7.30ns)   --->   "%global_value = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr" [../../multi_core_multi_ram_ip.cpp:35]   --->   Operation 78 'read' 'global_value' <Predicate = (i0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.58>
ST_11 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln35 = store i32 %global_value, i32 %global_value2" [../../multi_core_multi_ram_ip.cpp:35]   --->   Operation 79 'store' 'store_ln35' <Predicate = (i0)> <Delay = 1.58>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 80 'br' 'br_ln0' <Predicate = (i0)> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (1.58ns)   --->   "%ret_ln38 = ret" [../../multi_core_multi_ram_ip.cpp:38]   --->   Operation 81 'ret' 'ret_ln38' <Predicate = (icmp_ln23)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ip_num]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_ram]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=bram:ce=0
Port [ data_ram]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i4                     (alloca           ) [ 010000000000]
global_value2          (alloca           ) [ 011111111111]
local_value3           (alloca           ) [ 011000000000]
spectopmodule_ln3      (spectopmodule    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
data_ram_read          (read             ) [ 000000000000]
ip_num_read            (read             ) [ 000000000000]
ip                     (trunc            ) [ 000000000000]
conv3_i_i16            (select           ) [ 000000000000]
store_ln0              (store            ) [ 000000000000]
store_ln0              (store            ) [ 000000000000]
store_ln0              (store            ) [ 000000000000]
br_ln23                (br               ) [ 000000000000]
i4_load                (load             ) [ 000000000000]
specpipeline_ln24      (specpipeline     ) [ 000000000000]
speclooptripcount_ln15 (speclooptripcount) [ 000000000000]
specloopname_ln23      (specloopname     ) [ 000000000000]
i0                     (trunc            ) [ 011111111111]
lshr_ln                (partselect       ) [ 000000000000]
tmp                    (partselect       ) [ 000000000000]
zext_ln34              (zext             ) [ 000000000000]
shl_ln                 (bitconcatenate   ) [ 000000000000]
zext_ln35              (zext             ) [ 000000000000]
add_ln35               (add              ) [ 000000000000]
local_ram_addr         (getelementptr    ) [ 001000000000]
trunc_ln               (partselect       ) [ 000000000000]
sext_ln35              (sext             ) [ 000000000000]
gmem_addr              (getelementptr    ) [ 001111111110]
i                      (add              ) [ 000000000000]
br_ln29                (br               ) [ 000000000000]
local_value3_load      (load             ) [ 000000000000]
store_ln30             (store            ) [ 000000000000]
icmp_ln23              (icmp             ) [ 011111111111]
store_ln23             (store            ) [ 000000000000]
br_ln23                (br               ) [ 000000000000]
gmem_addr_req          (writereq         ) [ 000000000000]
local_value            (load             ) [ 000000000000]
store_ln34             (store            ) [ 000000000000]
global_value2_load     (load             ) [ 000000000000]
write_ln31             (write            ) [ 000000000000]
gmem_addr_resp         (writeresp        ) [ 000000000000]
br_ln32                (br               ) [ 000000000000]
global_value_2_req     (readreq          ) [ 000000000000]
global_value           (read             ) [ 010000000001]
store_ln35             (store            ) [ 000000000000]
br_ln0                 (br               ) [ 000000000000]
ret_ln38               (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ip_num">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip_num"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="local_ram">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_ram"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_ram">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_ram"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i11.i1.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="i4_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i4/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="global_value2_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="global_value2/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="local_value3_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_value3/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="data_ram_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_ram_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="ip_num_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ip_num_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_writeresp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="1"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_req/2 global_value_2_req/2 gmem_addr_resp/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln31_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="2"/>
<pin id="149" dir="0" index="2" bw="32" slack="0"/>
<pin id="150" dir="0" index="3" bw="1" slack="0"/>
<pin id="151" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="global_value_read_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="9"/>
<pin id="158" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="global_value/10 "/>
</bind>
</comp>

<comp id="160" class="1004" name="local_ram_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="3" slack="0"/>
<pin id="164" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_ram_addr/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="14" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln30/1 local_value/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="ip_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ip/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="conv3_i_i16_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="15" slack="0"/>
<pin id="180" dir="0" index="2" bw="15" slack="0"/>
<pin id="181" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv3_i_i16/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln0_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="6" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln0_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln0_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="4" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="i4_load_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i4_load/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="i0_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="i0/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="lshr_ln_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="0"/>
<pin id="209" dir="0" index="1" bw="4" slack="0"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="0" index="3" bw="3" slack="0"/>
<pin id="212" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="11" slack="0"/>
<pin id="219" dir="0" index="1" bw="15" slack="0"/>
<pin id="220" dir="0" index="2" bw="4" slack="0"/>
<pin id="221" dir="0" index="3" bw="5" slack="0"/>
<pin id="222" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln34_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="0"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="shl_ln_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="17" slack="0"/>
<pin id="234" dir="0" index="1" bw="11" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="0" index="3" bw="3" slack="0"/>
<pin id="237" dir="0" index="4" bw="1" slack="0"/>
<pin id="238" dir="1" index="5" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln35_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="17" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln35_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="17" slack="0"/>
<pin id="250" dir="0" index="1" bw="64" slack="0"/>
<pin id="251" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="trunc_ln_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="62" slack="0"/>
<pin id="256" dir="0" index="1" bw="64" slack="0"/>
<pin id="257" dir="0" index="2" bw="3" slack="0"/>
<pin id="258" dir="0" index="3" bw="7" slack="0"/>
<pin id="259" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sext_ln35_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="62" slack="0"/>
<pin id="266" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="gmem_addr_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="0"/>
<pin id="270" dir="0" index="1" bw="64" slack="0"/>
<pin id="271" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="i_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="local_value3_load_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_value3_load/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="icmp_ln23_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="0" index="1" bw="4" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln23_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="0" index="1" bw="4" slack="0"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln34_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="1"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="global_value2_load_load_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="2"/>
<pin id="302" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="global_value2_load/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln35_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="0" index="1" bw="32" slack="10"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/11 "/>
</bind>
</comp>

<comp id="308" class="1005" name="i4_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i4 "/>
</bind>
</comp>

<comp id="315" class="1005" name="global_value2_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="global_value2 "/>
</bind>
</comp>

<comp id="322" class="1005" name="local_value3_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="local_value3 "/>
</bind>
</comp>

<comp id="329" class="1005" name="i0_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="i0 "/>
</bind>
</comp>

<comp id="333" class="1005" name="local_ram_addr_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="14" slack="1"/>
<pin id="335" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="local_ram_addr "/>
</bind>
</comp>

<comp id="338" class="1005" name="gmem_addr_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="345" class="1005" name="icmp_ln23_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="10"/>
<pin id="347" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="349" class="1005" name="global_value_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="1"/>
<pin id="351" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="global_value "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="48" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="50" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="102" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="104" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="145"><net_src comp="106" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="152"><net_src comp="108" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="100" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="154"><net_src comp="110" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="159"><net_src comp="112" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="90" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="132" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="52" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="54" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="189"><net_src comp="56" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="58" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="60" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="200" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="74" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="200" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="8" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="216"><net_src comp="76" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="223"><net_src comp="78" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="177" pin="3"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="80" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="226"><net_src comp="82" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="230"><net_src comp="207" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="239"><net_src comp="84" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="217" pin="4"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="86" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="242"><net_src comp="207" pin="4"/><net_sink comp="232" pin=3"/></net>

<net id="243"><net_src comp="88" pin="0"/><net_sink comp="232" pin=4"/></net>

<net id="247"><net_src comp="232" pin="5"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="126" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="92" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="248" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="94" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="96" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="267"><net_src comp="254" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="0" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="264" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="200" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="98" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="280" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="288"><net_src comp="200" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="100" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="274" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="167" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="300" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="311"><net_src comp="114" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="314"><net_src comp="308" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="318"><net_src comp="118" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="321"><net_src comp="315" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="325"><net_src comp="122" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="328"><net_src comp="322" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="332"><net_src comp="203" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="160" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="341"><net_src comp="268" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="344"><net_src comp="338" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="348"><net_src comp="284" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="155" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="304" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 3 4 5 6 7 8 }
	Port: local_ram | {1 }
 - Input state : 
	Port: multi_core_multi_ram_ip : gmem | {2 3 4 5 6 7 8 9 10 }
	Port: multi_core_multi_ram_ip : ip_num | {1 }
	Port: multi_core_multi_ram_ip : local_ram | {1 2 }
	Port: multi_core_multi_ram_ip : data_ram | {1 }
  - Chain level:
	State 1
		conv3_i_i16 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i4_load : 1
		i0 : 2
		lshr_ln : 2
		tmp : 2
		zext_ln34 : 3
		shl_ln : 3
		zext_ln35 : 4
		add_ln35 : 5
		local_ram_addr : 4
		trunc_ln : 6
		sext_ln35 : 7
		gmem_addr : 8
		i : 2
		br_ln29 : 3
		local_value3_load : 1
		store_ln30 : 5
		local_value : 5
		icmp_ln23 : 2
		store_ln23 : 3
		br_ln23 : 3
	State 2
		store_ln34 : 1
	State 3
		write_ln31 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln35_fu_248      |    0    |    71   |
|          |          i_fu_274         |    0    |    13   |
|----------|---------------------------|---------|---------|
|  select  |     conv3_i_i16_fu_177    |    0    |    15   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln23_fu_284     |    0    |    13   |
|----------|---------------------------|---------|---------|
|          | data_ram_read_read_fu_126 |    0    |    0    |
|   read   |  ip_num_read_read_fu_132  |    0    |    0    |
|          |  global_value_read_fu_155 |    0    |    0    |
|----------|---------------------------|---------|---------|
| writeresp|    grp_writeresp_fu_138   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |  write_ln31_write_fu_146  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |         ip_fu_173         |    0    |    0    |
|          |         i0_fu_203         |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       lshr_ln_fu_207      |    0    |    0    |
|partselect|         tmp_fu_217        |    0    |    0    |
|          |      trunc_ln_fu_254      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      zext_ln34_fu_227     |    0    |    0    |
|          |      zext_ln35_fu_244     |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|       shl_ln_fu_232       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |      sext_ln35_fu_264     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   112   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| global_value2_reg_315|   32   |
| global_value_reg_349 |   32   |
|   gmem_addr_reg_338  |   32   |
|      i0_reg_329      |    1   |
|      i4_reg_308      |    4   |
|   icmp_ln23_reg_345  |    1   |
|local_ram_addr_reg_333|   14   |
| local_value3_reg_322 |   32   |
+----------------------+--------+
|         Total        |   148  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------|------|------|------|--------||---------||---------||---------|
| grp_writeresp_fu_138 |  p0  |   3  |   1  |    3   |
|   grp_access_fu_167  |  p0  |   2  |  14  |   28   ||    0    ||    9    |
|----------------------|------|------|------|--------||---------||---------||---------|
|         Total        |      |      |      |   31   ||  3.2953 ||    0    ||    9    |
|----------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   112  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |    9   |
|  Register |    -   |   148  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   148  |   121  |
+-----------+--------+--------+--------+
