

================================================================
== Vivado HLS Report for 'timer'
================================================================
* Date:           Tue Sep  3 13:26:53 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        HLStimer
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.321|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         1|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     57|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     112|    168|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     24|
|Register         |        -|      -|      34|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     146|    249|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------+-------------------+---------+-------+-----+-----+
    |       Instance      |       Module      | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------+-------------------+---------+-------+-----+-----+
    |timer_BUS_A_s_axi_U  |timer_BUS_A_s_axi  |        0|      0|  112|  168|
    +---------------------+-------------------+---------+-------+-----+-----+
    |Total                |                   |        0|      0|  112|  168|
    +---------------------+-------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |timeTicks     |     +    |      0|  0|  39|          32|           1|
    |tmp_fu_41_p2  |   icmp   |      0|  0|  18|          32|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|  57|          64|           2|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    |cnt        |   9|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+
    |Total      |  24|          5|   33|         67|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |ap_CS_fsm  |   2|   0|    2|          0|
    |cnt        |  32|   0|   32|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  34|   0|   34|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_BUS_A_AWVALID  |  in |    1|    s_axi   |     BUS_A    |    pointer   |
|s_axi_BUS_A_AWREADY  | out |    1|    s_axi   |     BUS_A    |    pointer   |
|s_axi_BUS_A_AWADDR   |  in |    5|    s_axi   |     BUS_A    |    pointer   |
|s_axi_BUS_A_WVALID   |  in |    1|    s_axi   |     BUS_A    |    pointer   |
|s_axi_BUS_A_WREADY   | out |    1|    s_axi   |     BUS_A    |    pointer   |
|s_axi_BUS_A_WDATA    |  in |   32|    s_axi   |     BUS_A    |    pointer   |
|s_axi_BUS_A_WSTRB    |  in |    4|    s_axi   |     BUS_A    |    pointer   |
|s_axi_BUS_A_ARVALID  |  in |    1|    s_axi   |     BUS_A    |    pointer   |
|s_axi_BUS_A_ARREADY  | out |    1|    s_axi   |     BUS_A    |    pointer   |
|s_axi_BUS_A_ARADDR   |  in |    5|    s_axi   |     BUS_A    |    pointer   |
|s_axi_BUS_A_RVALID   | out |    1|    s_axi   |     BUS_A    |    pointer   |
|s_axi_BUS_A_RREADY   |  in |    1|    s_axi   |     BUS_A    |    pointer   |
|s_axi_BUS_A_RDATA    | out |   32|    s_axi   |     BUS_A    |    pointer   |
|s_axi_BUS_A_RRESP    | out |    2|    s_axi   |     BUS_A    |    pointer   |
|s_axi_BUS_A_BVALID   | out |    1|    s_axi   |     BUS_A    |    pointer   |
|s_axi_BUS_A_BREADY   |  in |    1|    s_axi   |     BUS_A    |    pointer   |
|s_axi_BUS_A_BRESP    | out |    2|    s_axi   |     BUS_A    |    pointer   |
|ap_clk               |  in |    1| ap_ctrl_hs |     timer    | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs |     timer    | return value |
|interrupt            | out |    1| ap_ctrl_hs |     timer    | return value |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %reset_signal) nounwind, !map !7"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %timeTicks) nounwind, !map !13"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @timer_str) nounwind"   --->   Operation 5 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [HLStimer/timer.cc:4]   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reset_signal, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [HLStimer/timer.cc:5]   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %timeTicks, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [HLStimer/timer.cc:6]   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "br label %1" [HLStimer/timer.cc:8]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.32>
ST_2 : Operation 10 [1/1] (1.00ns)   --->   "%reset_signal_read = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %reset_signal) nounwind" [HLStimer/timer.cc:10]   --->   Operation 10 'read' 'reset_signal_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 11 [1/1] (2.47ns)   --->   "%tmp = icmp eq i32 %reset_signal_read, 0" [HLStimer/timer.cc:10]   --->   Operation 11 'icmp' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %2" [HLStimer/timer.cc:10]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.76ns)   --->   "store i32 0, i32* @cnt, align 4" [HLStimer/timer.cc:12]   --->   Operation 13 'store' <Predicate = (!tmp)> <Delay = 1.76>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br label %4" [HLStimer/timer.cc:13]   --->   Operation 14 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%cnt_load = load i32* @cnt, align 4" [HLStimer/timer.cc:16]   --->   Operation 15 'load' 'cnt_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.55ns)   --->   "%tmp_1 = add nsw i32 %cnt_load, 1" [HLStimer/timer.cc:16]   --->   Operation 16 'add' 'tmp_1' <Predicate = (tmp)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.76ns)   --->   "store i32 %tmp_1, i32* @cnt, align 4" [HLStimer/timer.cc:16]   --->   Operation 17 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 18 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %timeTicks, i32 %tmp_1) nounwind" [HLStimer/timer.cc:17]   --->   Operation 18 'write' <Predicate = (tmp)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 19 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br label %1" [HLStimer/timer.cc:19]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reset_signal]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ timeTicks]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ cnt]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3        (specbitsmap  ) [ 000]
StgValue_4        (specbitsmap  ) [ 000]
StgValue_5        (spectopmodule) [ 000]
StgValue_6        (specinterface) [ 000]
StgValue_7        (specinterface) [ 000]
StgValue_8        (specinterface) [ 000]
StgValue_9        (br           ) [ 000]
reset_signal_read (read         ) [ 000]
tmp               (icmp         ) [ 001]
StgValue_12       (br           ) [ 000]
StgValue_13       (store        ) [ 000]
StgValue_14       (br           ) [ 000]
cnt_load          (load         ) [ 000]
tmp_1             (add          ) [ 000]
StgValue_17       (store        ) [ 000]
StgValue_18       (write        ) [ 000]
StgValue_19       (br           ) [ 000]
StgValue_20       (br           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reset_signal">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset_signal"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="timeTicks">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="timeTicks"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cnt">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnt"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="timer_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="reset_signal_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reset_signal_read/2 "/>
</bind>
</comp>

<comp id="34" class="1004" name="StgValue_18_write_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="0" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="0" index="2" bw="32" slack="0"/>
<pin id="38" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_18/2 "/>
</bind>
</comp>

<comp id="41" class="1004" name="tmp_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="32" slack="0"/>
<pin id="43" dir="0" index="1" bw="32" slack="0"/>
<pin id="44" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="47" class="1004" name="StgValue_13_store_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="1" slack="0"/>
<pin id="49" dir="0" index="1" bw="32" slack="0"/>
<pin id="50" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_13/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="cnt_load_load_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="0"/>
<pin id="55" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnt_load/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="tmp_1_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="StgValue_17_store_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_17/2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="22" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="39"><net_src comp="26" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="2" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="45"><net_src comp="28" pin="2"/><net_sink comp="41" pin=0"/></net>

<net id="46"><net_src comp="14" pin="0"/><net_sink comp="41" pin=1"/></net>

<net id="51"><net_src comp="14" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="52"><net_src comp="4" pin="0"/><net_sink comp="47" pin=1"/></net>

<net id="56"><net_src comp="4" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="61"><net_src comp="53" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="62"><net_src comp="24" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="63"><net_src comp="57" pin="2"/><net_sink comp="34" pin=2"/></net>

<net id="68"><net_src comp="57" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: timeTicks | {2 }
	Port: cnt | {2 }
 - Input state : 
	Port: timer : reset_signal | {2 }
	Port: timer : cnt | {2 }
  - Chain level:
	State 1
	State 2
		StgValue_12 : 1
		tmp_1 : 1
		StgValue_17 : 2
		StgValue_18 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |          tmp_1_fu_57         |    0    |    39   |
|----------|------------------------------|---------|---------|
|   icmp   |           tmp_fu_41          |    0    |    18   |
|----------|------------------------------|---------|---------|
|   read   | reset_signal_read_read_fu_28 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    StgValue_18_write_fu_34   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    57   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   57   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   57   |
+-----------+--------+--------+
