set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2[6]} -x 683 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_2_sqmuxa} -x 778 -y 45
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2_i_m2[3]} -x 735 -y 63
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[15]} -x 868 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[0]} -x 790 -y 55
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[19]} -x 728 -y 37
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2} -x 633 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[7]} -x 717 -y 48
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer[2]} -x 733 -y 63
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[7]} -x 873 -y 48
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[12]} -x 637 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[5]} -x 813 -y 46
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[3]} -x 771 -y 58
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg[1]} -x 685 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[1]} -x 811 -y 42
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[12]} -x 834 -y 43
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/INT_ss_n} -x 709 -y 70
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[0]} -x 810 -y 49
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18} -x 638 -y 51
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[25]} -x 650 -y 55
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1[5]} -x 718 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[13]} -x 812 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[7]} -x 745 -y 45
set_location -inst_name {Controler_0/Answer_Encoder_0/CD_busy_i_a2} -x 676 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[11]} -x 727 -y 61
set_location -inst_name {Controler_0/Reset_Controler_0/un1_write_signal_1} -x 768 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.2.un12_inputs} -x 796 -y 54
set_location -inst_name {Controler_0/Command_Decoder_0/counter[28]} -x 652 -y 61
set_location -inst_name {Controler_0/Reset_Controler_0/un20_write_signal_0_a2_3_a2_2} -x 769 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[5]} -x 755 -y 61
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_143_i} -x 702 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[1]} -x 825 -y 49
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0[5]} -x 717 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv[13]} -x 812 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[13]} -x 808 -y 52
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[4]} -x 717 -y 46
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[1]} -x 750 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[7]} -x 823 -y 51
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[10]} -x 719 -y 37
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[4]} -x 687 -y 52
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[21]} -x 646 -y 55
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2[2]} -x 670 -y 54
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[3]} -x 735 -y 64
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNI1S6F1[2]} -x 728 -y 54
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[14]} -x 718 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_4_a2_0_0} -x 780 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_4[13]} -x 794 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[5]} -x 820 -y 52
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[15]} -x 640 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[3]} -x 727 -y 72
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[13]} -x 809 -y 64
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[1]} -x 725 -y 55
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[9]} -x 718 -y 37
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[9]} -x 768 -y 42
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[21]} -x 759 -y 73
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[8]} -x 694 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_LENGTH[0]} -x 828 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_LENGTH[20]} -x 848 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[15]} -x 734 -y 52
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[1]} -x 780 -y 42
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[8]} -x 765 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[15]} -x 823 -y 46
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[7]} -x 764 -y 60
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_cl_2_i_0_a2_0_0} -x 722 -y 54
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg_RNO[4]} -x 689 -y 51
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[31]} -x 740 -y 37
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[8]} -x 873 -y 55
set_location -inst_name {Controler_0/ADI_SPI_0/un1_state_reg_6_i_a2_0_a2} -x 698 -y 54
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[9]} -x 660 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[1]} -x 728 -y 70
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_18} -x 869 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/state_reg_RNO[0]} -x 769 -y 54
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[11]} -x 636 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[12]} -x 792 -y 46
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[5]} -x 791 -y 60
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[6]} -x 755 -y 57
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[8]} -x 759 -y 60
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_1[7]} -x 865 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.4.un102_inputs} -x 787 -y 54
set_location -inst_name {Controler_0/Command_Decoder_0/counter[20]} -x 644 -y 61
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[4]} -x 721 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[10]} -x 763 -y 48
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[3]} -x 736 -y 58
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[7]} -x 820 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[2]} -x 798 -y 55
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[25]} -x 734 -y 37
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[4]} -x 726 -y 60
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1[0]} -x 733 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH_1_sqmuxa} -x 744 -y 45
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[3]} -x 716 -y 60
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[16]} -x 765 -y 70
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.13.un67_inputs} -x 789 -y 54
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[3]} -x 749 -y 57
set_location -inst_name {Controler_0/ADI_SPI_0/sclk_4} -x 707 -y 51
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[11]} -x 741 -y 60
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[6]} -x 821 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[5]} -x 776 -y 58
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[14]} -x 728 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_RNO[2]} -x 857 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[14]} -x 762 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.3.un97_inputs} -x 794 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[12]} -x 798 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/un1_state_reg_2} -x 769 -y 45
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[1]} -x 769 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0[9]} -x 817 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.6.un32_inputs} -x 802 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[1]} -x 773 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_RNO[6]} -x 840 -y 48
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_1_RNO} -x 727 -y 54
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[13]} -x 745 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2} -x 778 -y 60
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[7]} -x 743 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[6]} -x 794 -y 46
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2_13} -x 876 -y 51
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[3]} -x 709 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[7]} -x 710 -y 60
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[8]} -x 812 -y 48
set_location -inst_name {Controler_0/ADI_SPI_1/counter[0]} -x 829 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[9]} -x 842 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_MASK[1]} -x 834 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[15]} -x 727 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[14]} -x 809 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[8]} -x 792 -y 61
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNI23831[2]} -x 723 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/state_reg[1]} -x 778 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[8]} -x 715 -y 61
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[6]} -x 770 -y 52
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[2]} -x 693 -y 55
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[5]} -x 732 -y 61
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[3]} -x 727 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/un40_write_signal_0_a2_0_a2_0_1} -x 788 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[4]} -x 788 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[6]} -x 800 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[3]} -x 734 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[2]} -x 723 -y 69
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[6]} -x 820 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/state_reg[5]} -x 771 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[21]} -x 726 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[13]} -x 780 -y 55
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_9[0]} -x 736 -y 57
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_2[15]} -x 810 -y 63
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_ns_a2[4]} -x 672 -y 57
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[3]} -x 749 -y 58
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[6]} -x 740 -y 60
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[11]} -x 771 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[5]} -x 817 -y 43
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[2]} -x 745 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[12]} -x 724 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_LENGTH[25]} -x 853 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[2]} -x 754 -y 61
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[13]} -x 716 -y 46
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[18]} -x 764 -y 73
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_6[5]} -x 709 -y 57
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[2]} -x 728 -y 60
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[4]} -x 870 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_1[2]} -x 854 -y 45
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[12]} -x 788 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[10]} -x 836 -y 43
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[6]} -x 871 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[2]} -x 718 -y 49
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[12]} -x 726 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_1[11]} -x 824 -y 54
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_6[1]} -x 743 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_1_sqmuxa_1_0_i} -x 858 -y 45
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[7]} -x 747 -y 63
set_location -inst_name {Controler_0/ADI_SPI_1/divider_enable} -x 850 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE[20]} -x 849 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[6]} -x 765 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.4.un22_inputs} -x 781 -y 54
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_6[7]} -x 720 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[2]} -x 796 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[10]} -x 777 -y 42
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_LENGTH_0_10_0_a2_0_a2} -x 832 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[4]} -x 730 -y 72
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE[31]} -x 860 -y 52
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[6]} -x 728 -y 45
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0} -x 714 -y 69
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[20]} -x 885 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO} -x 798 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[23]} -x 771 -y 63
set_location -inst_name {Controler_0/Command_Decoder_0/FaultCounter_Elapsed} -x 657 -y 61
set_location -inst_name {Controler_0/Command_Decoder_0/counter[9]} -x 633 -y 61
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[5]} -x 686 -y 58
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[6]} -x 736 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[5]} -x 824 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[8]} -x 816 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE[28]} -x 857 -y 52
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[6]} -x 770 -y 51
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_6[0]} -x 732 -y 57
set_location -inst_name {Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0_0} -x 716 -y 54
set_location -inst_name {Controler_0/ADI_SPI_0/counter[4]} -x 649 -y 52
set_location -inst_name {Controler_0/ADI_SPI_1/busy} -x 880 -y 58
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[3]} -x 723 -y 60
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[2]} -x 792 -y 64
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_13} -x 626 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[1]} -x 821 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[5]} -x 857 -y 48
set_location -inst_name {Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_15_RNIH06E} -x 764 -y 54
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[1]} -x 790 -y 60
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[10]} -x 757 -y 46
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_sn_m5_0_RNIPH2I} -x 704 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_2[1]} -x 830 -y 45
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_9[7]} -x 760 -y 60
set_location -inst_name {Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT_1_sqmuxa_i} -x 767 -y 51
set_location -inst_name {Controler_0/Command_Decoder_0/counter[21]} -x 645 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[8]} -x 744 -y 70
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_MASK[2]} -x 859 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[13]} -x 745 -y 49
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[1]} -x 706 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[7]} -x 823 -y 43
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[12]} -x 877 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING} -x 782 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[5]} -x 753 -y 61
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_9[3]} -x 768 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_o2[11]} -x 873 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[13]} -x 709 -y 45
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[7]} -x 872 -y 55
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[27]} -x 736 -y 37
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[3]} -x 720 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[14]} -x 804 -y 43
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0_i_m4} -x 692 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.7.un37_inputs} -x 817 -y 48
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[7]} -x 755 -y 43
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[21]} -x 874 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_o2[7]} -x 866 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[7]} -x 747 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[7]} -x 823 -y 49
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_ID[5]} -x 679 -y 52
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[1]} -x 823 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/SYS_Main_Reset_N} -x 526 -y 34
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[0]} -x 625 -y 55
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[9]} -x 705 -y 52
set_location -inst_name {Controler_0/Reset_Controler_0/un10_write_signal_0_a2_0_a2} -x 778 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_m3[0]} -x 729 -y 69
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[6]} -x 803 -y 45
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[30]} -x 883 -y 61
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2_i_m2[5]} -x 741 -y 63
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[13]} -x 781 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_o2[2]} -x 852 -y 45
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_8_2[12]} -x 756 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[4]} -x 867 -y 46
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[0]} -x 734 -y 64
set_location -inst_name {Controler_0/ADI_SPI_0/ss_n} -x 703 -y 55
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[16]} -x 881 -y 55
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[4]} -x 739 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/Counter_RF_Input_Last} -x 796 -y 49
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_13} -x 868 -y 57
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNI0DLL[1]} -x 726 -y 54
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[1]} -x 750 -y 57
set_location -inst_name {Controler_0/ADI_SPI_0/op_eq.divider_enable37_5} -x 670 -y 51
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[8]} -x 717 -y 37
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[16]} -x 765 -y 73
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[13]} -x 729 -y 48
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[27]} -x 652 -y 55
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[9]} -x 756 -y 60
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[14]} -x 840 -y 46
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16} -x 657 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_2_1[3]} -x 831 -y 45
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[11]} -x 864 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_LENGTH[24]} -x 852 -y 55
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer[1]} -x 732 -y 63
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[7]} -x 764 -y 61
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m21} -x 684 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/un4_write_signal_0_a2_4_a2} -x 787 -y 48
set_location -inst_name {Controler_0/Reset_Controler_0/SET_PULSE_EXT} -x 770 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE[10]} -x 839 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[2]} -x 803 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[4]} -x 787 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[8]} -x 834 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNIKHI31} -x 713 -y 72
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[4]} -x 736 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[4]} -x 822 -y 51
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[5]} -x 731 -y 72
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[1]} -x 752 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[4]} -x 812 -y 46
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[11]} -x 775 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[22]} -x 725 -y 64
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_RNI5HF81[2]} -x 849 -y 57
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0[4]} -x 722 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[10]} -x 758 -y 43
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[5]} -x 732 -y 60
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[3]} -x 716 -y 48
set_location -inst_name {Controler_0/Reset_Controler_0/un14_write_signal_0_a2_1_a2} -x 777 -y 48
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_RNO[2]} -x 674 -y 45
set_location -inst_name {Controler_0/ADI_SPI_0/un1_state_reg_9_i_0_0_a2} -x 724 -y 54
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0_i_o4} -x 693 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_RNO[15]} -x 841 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE[18]} -x 847 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[4]} -x 753 -y 64
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_i_m2_1_0} -x 720 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[3]} -x 793 -y 46
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/busy} -x 775 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[15]} -x 729 -y 42
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv[12]} -x 802 -y 54
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[17]} -x 642 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[12]} -x 739 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[18]} -x 737 -y 61
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_3_sqmuxa} -x 775 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[4]} -x 720 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[5]} -x 713 -y 46
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/state_RNO[1]} -x 774 -y 63
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[0]} -x 753 -y 58
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_2[14]} -x 807 -y 63
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[21]} -x 757 -y 70
set_location -inst_name {Controler_0/ADI_SPI_1/un1_state_reg_6_i_a2} -x 841 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_MASK[7]} -x 868 -y 49
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[10]} -x 756 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[6]} -x 766 -y 58
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[5]} -x 630 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[0]} -x 725 -y 69
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_RNIH34I[4]} -x 730 -y 60
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[2]} -x 855 -y 45
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[5]} -x 724 -y 58
set_location -inst_name {Controler_0/ADI_SPI_0/op_eq.divider_enable37_4} -x 671 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[3]} -x 802 -y 46
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_16} -x 885 -y 60
set_location -inst_name {Controler_0/ADI_SPI_1/counter_3[0]} -x 829 -y 60
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[6]} -x 819 -y 42
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_LENGTH_0_0_a2_0_a2} -x 835 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/CLEAR_PULSE_INT} -x 788 -y 52
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[3]} -x 692 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[6]} -x 729 -y 45
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2_0[6]} -x 674 -y 54
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[13]} -x 753 -y 70
set_location -inst_name {Controler_0/Command_Decoder_0/counter[30]} -x 654 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[5]} -x 827 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[1]} -x 809 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[14]} -x 721 -y 42
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_LENGTH[22]} -x 850 -y 55
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[0]} -x 723 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[6]} -x 814 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[14]} -x 767 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[11]} -x 828 -y 48
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0[3]} -x 735 -y 57
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[4]} -x 724 -y 55
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_9[10]} -x 803 -y 57
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_ret_RNO} -x 673 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[11]} -x 829 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[9]} -x 793 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[7]} -x 819 -y 49
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0[4]} -x 669 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[14]} -x 814 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_RNO[10]} -x 872 -y 48
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_9[9]} -x 765 -y 60
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[6]} -x 715 -y 37
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[1]} -x 816 -y 48
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[24]} -x 649 -y 55
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[5]} -x 870 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[7]} -x 870 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/un23_read_signal_0_a2_0_a2} -x 803 -y 48
set_location -inst_name {Controler_0/ADI_SPI_1/counter[2]} -x 842 -y 61
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[15]} -x 721 -y 52
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[9]} -x 761 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[1]} -x 728 -y 69
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_cl} -x 862 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/state_RNO[0]} -x 721 -y 69
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[14]} -x 805 -y 45
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[0]} -x 788 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_LENGTH[8]} -x 836 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[12]} -x 799 -y 46
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[15]} -x 724 -y 37
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_RNO[11]} -x 866 -y 45
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_4[0]} -x 667 -y 54
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0_i_o2} -x 857 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[7]} -x 822 -y 42
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[15]} -x 724 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8[13]} -x 839 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_2_sqmuxa} -x 741 -y 51
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_1[13]} -x 806 -y 63
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[11]} -x 767 -y 60
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2} -x 769 -y 60
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/mosi_cl} -x 773 -y 64
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_1[10]} -x 794 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_3_sqmuxa} -x 786 -y 51
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[18]} -x 762 -y 64
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[12]} -x 762 -y 60
set_location -inst_name {Controler_0/Command_Decoder_0/counter[8]} -x 632 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[8]} -x 824 -y 42
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_LENGTH[5]} -x 833 -y 55
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[14]} -x 639 -y 55
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_ns_a2[1]} -x 673 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[13]} -x 716 -y 45
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[3]} -x 752 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[0]} -x 785 -y 54
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[2]} -x 743 -y 58
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[9]} -x 739 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/state_reg_ns_a2_0_a2[4]} -x 778 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[1]} -x 820 -y 49
set_location -inst_name {Controler_0/ADI_SPI_1/counter[6]} -x 846 -y 61
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[5]} -x 742 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[7]} -x 821 -y 43
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[0]} -x 780 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/un12_write_signal_0_a2_RNIAJHB1} -x 863 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[11]} -x 839 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv[3]} -x 793 -y 48
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17} -x 631 -y 57
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[28]} -x 653 -y 55
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_i_a2[0]} -x 734 -y 63
set_location -inst_name {Controler_0/gpio_controler_0/un11_read_signal_0_a2_0_a2_0} -x 776 -y 48
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.N_108_i} -x 863 -y 57
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[7]} -x 716 -y 37
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[3]} -x 808 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_o2[1]} -x 730 -y 69
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[11]} -x 736 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[10]} -x 821 -y 55
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg[2]} -x 858 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[7]} -x 819 -y 48
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[4]} -x 751 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_1[14]} -x 805 -y 54
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1[7]} -x 728 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/EXT_LMX1_Reset_N} -x 782 -y 42
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8[1]} -x 834 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[7]} -x 723 -y 42
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[1]} -x 754 -y 64
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2} -x 630 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[10]} -x 864 -y 48
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[20]} -x 705 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[7]} -x 777 -y 58
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns[6]} -x 678 -y 54
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0[7]} -x 727 -y 57
set_location -inst_name {Controler_0/ADI_SPI_0/counter[1]} -x 661 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[7]} -x 710 -y 61
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_ns[0]} -x 691 -y 51
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[1]} -x 751 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[11]} -x 731 -y 61
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[17]} -x 758 -y 63
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24} -x 639 -y 51
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_4_sqmuxa} -x 773 -y 45
set_location -inst_name {Controler_0/ADI_SPI_1/un1_state_reg_9_i_0_0_a2} -x 859 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2} -x 714 -y 72
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_2_1[13]} -x 838 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[2]} -x 750 -y 43
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[18]} -x 643 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[5]} -x 774 -y 58
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[5]} -x 752 -y 46
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[10]} -x 771 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[7]} -x 815 -y 46
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[20]} -x 722 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[0]} -x 808 -y 46
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[3]} -x 751 -y 58
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_9[2]} -x 738 -y 57
set_location -inst_name {Controler_0/Command_Decoder_0/counter[31]} -x 655 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3} -x 713 -y 69
set_location -inst_name {Controler_0/gpio_controler_0/state_reg[2]} -x 777 -y 55
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[10]} -x 875 -y 55
set_location -inst_name {Controler_0/ADI_SPI_1/counter[4]} -x 828 -y 61
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_9[4]} -x 802 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[3]} -x 754 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[0]} -x 796 -y 43
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20} -x 647 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[2]} -x 785 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_MASK[0]} -x 837 -y 46
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[23]} -x 733 -y 61
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_4_sqmuxa} -x 791 -y 51
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[0]} -x 788 -y 60
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[27]} -x 892 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[3]} -x 722 -y 48
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[10]} -x 769 -y 42
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[1]} -x 788 -y 43
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNI2FLL[3]} -x 721 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[9]} -x 822 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[9]} -x 775 -y 43
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_9[1]} -x 734 -y 57
set_location -inst_name {Controler_0/ADI_SPI_1/counter[3]} -x 843 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_1[9]} -x 843 -y 48
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[15]} -x 684 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[3]} -x 811 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[4]} -x 783 -y 55
set_location -inst_name {Controler_0/Command_Decoder_0/counter[23]} -x 647 -y 61
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[4]} -x 716 -y 58
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[0]} -x 747 -y 46
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[7]} -x 725 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/INT_ss_n} -x 777 -y 64
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14} -x 659 -y 54
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[6]} -x 768 -y 51
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e} -x 867 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[2]} -x 729 -y 73
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[11]} -x 752 -y 69
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[29]} -x 654 -y 55
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[6]} -x 729 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[3]} -x 793 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_LENGTH[21]} -x 849 -y 55
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19} -x 645 -y 51
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[17]} -x 726 -y 37
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[0]} -x 703 -y 52
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[0]} -x 740 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/SET_PULSE_1_sqmuxa_i_0_o2_i_a2} -x 789 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_1[12]} -x 830 -y 57
set_location -inst_name {Controler_0/ADI_SPI_1/counter[8]} -x 848 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[14]} -x 804 -y 42
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[0]} -x 715 -y 63
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[20]} -x 645 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE[25]} -x 854 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv[0]} -x 810 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[7]} -x 817 -y 52
set_location -inst_name {Controler_0/Command_Decoder_0/Perif_BUSY} -x 774 -y 54
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg_ns_a2_0_a2[4]} -x 685 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[7]} -x 822 -y 43
set_location -inst_name {Controler_0/Command_Decoder_0/counter[22]} -x 646 -y 61
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[15]} -x 740 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_MASK[9]} -x 842 -y 49
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_ns_a2[3]} -x 675 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_11} -x 696 -y 45
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[19]} -x 644 -y 55
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[6]} -x 701 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[10]} -x 751 -y 69
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[4]} -x 787 -y 60
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[9]} -x 757 -y 55
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[2]} -x 665 -y 55
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[14]} -x 720 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_LENGTH[10]} -x 838 -y 55
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[13]} -x 727 -y 51
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[5]} -x 714 -y 37
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID_RNIDOF8[4]} -x 702 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.11.un57_inputs} -x 835 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[0]} -x 805 -y 42
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[15]} -x 762 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[15]} -x 724 -y 43
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[4]} -x 798 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[13]} -x 754 -y 70
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.3.un17_inputs} -x 793 -y 45
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[0]} -x 865 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[2]} -x 715 -y 48
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_8_2[15]} -x 766 -y 63
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[15]} -x 727 -y 42
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[26]} -x 735 -y 37
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_14} -x 886 -y 60
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[4]} -x 869 -y 55
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[10]} -x 635 -y 55
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[13]} -x 690 -y 43
set_location -inst_name {Controler_0/Command_Decoder_0/counter[26]} -x 650 -y 61
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[3]} -x 735 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[0]} -x 745 -y 63
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[14]} -x 730 -y 42
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[2]} -x 749 -y 46
set_location -inst_name {Controler_0/Command_Decoder_0/counter[3]} -x 627 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[13]} -x 784 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/SET_PULSE_1_sqmuxa_i_0_o2_i_a2_0} -x 788 -y 45
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[2]} -x 762 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_1[11]} -x 869 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[4]} -x 725 -y 46
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[0]} -x 699 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[7]} -x 722 -y 42
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[4]} -x 795 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[2]} -x 795 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE[4]} -x 833 -y 52
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_19} -x 866 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[8]} -x 826 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.8.un122_inputs} -x 838 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[12]} -x 724 -y 61
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[13]} -x 749 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[11]} -x 829 -y 43
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[2]} -x 819 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[1]} -x 754 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[15]} -x 716 -y 63
set_location -inst_name {Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_12} -x 704 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[8]} -x 765 -y 49
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[7]} -x 755 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0} -x 709 -y 69
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_1[11]} -x 793 -y 57
set_location -inst_name {Controler_0/Command_Decoder_0/counter[24]} -x 648 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[0]} -x 725 -y 70
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[14]} -x 844 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/un19_read_signal_0_a2_0_a2} -x 801 -y 48
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[35]} -x 666 -y 49
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_cl_RNO} -x 731 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[5]} -x 818 -y 42
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[8]} -x 816 -y 42
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3_RNIFALT} -x 773 -y 60
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2_17} -x 727 -y 33
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[8]} -x 759 -y 61
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[28]} -x 881 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[2]} -x 801 -y 54
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[13]} -x 726 -y 48
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[5]} -x 712 -y 45
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[6]} -x 702 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[3]} -x 744 -y 63
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_LENGTH[29]} -x 857 -y 55
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_i_m2} -x 730 -y 54
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[5]} -x 713 -y 45
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_RNO} -x 717 -y 72
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15} -x 658 -y 54
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[6]} -x 736 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_0[11]} -x 812 -y 51
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2_15} -x 898 -y 54
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[3]} -x 678 -y 55
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[2]} -x 703 -y 58
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[21]} -x 730 -y 37
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[9]} -x 739 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_LENGTH[2]} -x 830 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[6]} -x 825 -y 42
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE[5]} -x 834 -y 52
set_location -inst_name {Controler_0/ADI_SPI_0/divider_enable} -x 669 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_LENGTH[6]} -x 834 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[11]} -x 774 -y 45
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_4_0[0]} -x 671 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[0]} -x 786 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/un1_write_signal_4_0_o2} -x 787 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg_RNO[2]} -x 686 -y 51
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[2]} -x 747 -y 61
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_RNI1EQS[1]} -x 852 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[6]} -x 730 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/state_reg[4]} -x 776 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE[23]} -x 852 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[5]} -x 862 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[14]} -x 836 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[2]} -x 859 -y 45
set_location -inst_name {Controler_0/Command_Decoder_0/counter[0]} -x 628 -y 58
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[18]} -x 871 -y 61
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_9[8]} -x 801 -y 57
set_location -inst_name {Controler_0/ADI_SPI_0/counter[3]} -x 663 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3} -x 720 -y 69
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE[15]} -x 844 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[6]} -x 796 -y 45
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_RNIHM9C[6]} -x 681 -y 54
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[4]} -x 723 -y 58
set_location -inst_name {Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_15_RNI5I0A} -x 764 -y 42
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[0]} -x 688 -y 52
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_24} -x 865 -y 57
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[31]} -x 896 -y 55
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[0]} -x 853 -y 61
set_location -inst_name {Controler_0/Command_Decoder_0/counter[6]} -x 630 -y 61
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[15]} -x 734 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv[8]} -x 809 -y 48
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_2[6]} -x 813 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[1]} -x 726 -y 73
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_LENGTH[15]} -x 843 -y 55
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[23]} -x 706 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[14]} -x 710 -y 45
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[0]} -x 749 -y 61
set_location -inst_name {Controler_0/ADI_SPI_1/counter[7]} -x 847 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/un11_read_signal_0_a2_0_a2} -x 797 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[6]} -x 772 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[22]} -x 772 -y 64
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[3]} -x 724 -y 49
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[6]} -x 738 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[0]} -x 804 -y 48
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[11]} -x 766 -y 48
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID_RNIUKVG[0]} -x 700 -y 57
set_location -inst_name {Controler_0/ADI_SPI_0/un1_reset_n_inv_0_i_a2} -x 715 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_o2[15]} -x 846 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/state_reg[3]} -x 768 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[13]} -x 830 -y 42
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_4[0]} -x 813 -y 48
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[4]} -x 672 -y 46
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[14]} -x 686 -y 43
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[33]} -x 668 -y 49
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_15} -x 887 -y 60
set_location -inst_name {Controler_0/Command_Decoder_0/counter_RNO[0]} -x 628 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[9]} -x 775 -y 42
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[1]} -x 788 -y 42
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[19]} -x 729 -y 63
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_1[6]} -x 788 -y 57
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2_i_m2_1_0} -x 850 -y 57
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[11]} -x 741 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[7]} -x 760 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[3]} -x 792 -y 42
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE[30]} -x 859 -y 52
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[1]} -x 823 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0[15]} -x 818 -y 54
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[7]} -x 726 -y 43
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[9]} -x 766 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/busy} -x 713 -y 70
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[10]} -x 675 -y 46
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[0]} -x 734 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[4]} -x 788 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[11]} -x 774 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[13]} -x 792 -y 54
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[2]} -x 747 -y 48
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_RNIFK9C[4]} -x 717 -y 54
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[18]} -x 762 -y 63
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[5]} -x 723 -y 48
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_dummy[1]} -x 714 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/receive_transmit} -x 777 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_LENGTH[27]} -x 855 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[1]} -x 719 -y 70
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[1]} -x 681 -y 46
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[21]} -x 721 -y 64
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg[0]} -x 855 -y 58
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask_1_sqmuxa_1} -x 770 -y 45
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31} -x 657 -y 60
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[15]} -x 785 -y 64
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3_RNISJ7T} -x 710 -y 72
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[5]} -x 718 -y 58
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_ret} -x 673 -y 52
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[8]} -x 633 -y 55
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[4]} -x 722 -y 58
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_12_1dflt} -x 685 -y 54
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m9} -x 690 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_0[0]} -x 789 -y 51
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_12_5dflt} -x 686 -y 57
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[23]} -x 888 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg_RNO[0]} -x 692 -y 51
set_location -inst_name {Controler_0/Command_Decoder_0/counter[25]} -x 649 -y 61
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[6]} -x 740 -y 61
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2_i_m2[4]} -x 822 -y 57
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2} -x 629 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.1.un7_inputs} -x 821 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_0[5]} -x 813 -y 51
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[5]} -x 748 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/busy_RNO} -x 716 -y 69
set_location -inst_name {Controler_0/ADI_SPI_0/un1_state_reg_9_i_0_0} -x 725 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[4]} -x 782 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER} -x 795 -y 49
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[6]} -x 728 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[8]} -x 771 -y 43
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2_19} -x 882 -y 51
set_location -inst_name {Controler_0/ADI_SPI_1/op_eq.divider_enable37} -x 850 -y 60
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_comm[0]} -x 711 -y 58
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[12]} -x 730 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_LENGTH[26]} -x 854 -y 55
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0} -x 718 -y 33
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2_i_m2[6]} -x 821 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[4]} -x 737 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_1[13]} -x 813 -y 54
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_8_2[14]} -x 765 -y 63
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[5]} -x 858 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[12]} -x 803 -y 61
set_location -inst_name {Controler_0/ADI_SPI_1/un1_state_reg_11_i_0} -x 877 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[10]} -x 735 -y 48
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[11]} -x 725 -y 52
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[15]} -x 767 -y 45
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNIOH1M} -x 775 -y 63
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE[26]} -x 855 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[8]} -x 837 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv[11]} -x 806 -y 48
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[28]} -x 737 -y 37
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_o2[14]} -x 845 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_LENGTH[4]} -x 832 -y 55
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg_RNO} -x 694 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_enable} -x 714 -y 70
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_o2[9]} -x 847 -y 48
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4} -x 626 -y 57
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[23]} -x 706 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[6]} -x 807 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE[13]} -x 842 -y 52
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_8_2[8]} -x 758 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_RNO} -x 727 -y 69
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[11]} -x 874 -y 45
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[4]} -x 787 -y 61
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_12_0dflt_0} -x 695 -y 54
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[3]} -x 727 -y 73
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[10]} -x 758 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[14]} -x 812 -y 43
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl} -x 727 -y 70
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[1]} -x 748 -y 46
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_12_3dflt} -x 692 -y 54
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[0]} -x 709 -y 37
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE[0]} -x 829 -y 52
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[4]} -x 713 -y 37
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[2]} -x 715 -y 70
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_1[7]} -x 761 -y 60
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[8]} -x 706 -y 51
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[0]} -x 680 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_4_a2} -x 790 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[12]} -x 745 -y 69
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[5]} -x 726 -y 58
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[3]} -x 818 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[4]} -x 772 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_LENGTH[14]} -x 842 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[4]} -x 708 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_RNO} -x 774 -y 60
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[10]} -x 726 -y 52
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg[1]} -x 863 -y 58
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[14]} -x 734 -y 42
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[2]} -x 710 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[9]} -x 851 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[7]} -x 823 -y 42
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[34]} -x 660 -y 49
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[13]} -x 706 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[13]} -x 761 -y 43
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[3]} -x 744 -y 64
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[6]} -x 754 -y 55
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_8_2[5]} -x 747 -y 57
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[17]} -x 882 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[15]} -x 848 -y 45
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[9]} -x 761 -y 58
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[1]} -x 698 -y 52
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[9]} -x 705 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[11]} -x 814 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[13]} -x 713 -y 64
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[21]} -x 701 -y 57
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_12_7dflt} -x 684 -y 54
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[13]} -x 729 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[3]} -x 795 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[10]} -x 773 -y 43
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/mosi_1} -x 770 -y 64
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[15]} -x 720 -y 42
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[11]} -x 741 -y 48
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[11]} -x 725 -y 51
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_8_2[1]} -x 754 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[11]} -x 828 -y 49
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2_18} -x 887 -y 51
set_location -inst_name {Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1_RNIG81A1} -x 663 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_MASK[10]} -x 864 -y 49
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[6]} -x 778 -y 51
set_location -inst_name {Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_7} -x 702 -y 45
set_location -inst_name {Controler_0/ADI_SPI_1/op_eq.divider_enable37_5} -x 851 -y 60
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[12]} -x 797 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[4]} -x 864 -y 45
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/busy} -x 778 -y 64
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u_RNO} -x 768 -y 60
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[2]} -x 711 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[5]} -x 818 -y 48
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[21]} -x 701 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[4]} -x 800 -y 42
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_2[8]} -x 796 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0[10]} -x 816 -y 54
set_location -inst_name {Controler_0/Reset_Controler_0/EXT_LMX2_Reset_N} -x 728 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[6]} -x 789 -y 58
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[5]} -x 731 -y 49
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[3]} -x 709 -y 48
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[7]} -x 708 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[8]} -x 809 -y 49
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[3]} -x 868 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[20]} -x 762 -y 70
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3} -x 775 -y 60
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3} -x 777 -y 60
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[5]} -x 827 -y 43
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[11]} -x 676 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[4]} -x 714 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.5.un107_inputs} -x 824 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[12]} -x 862 -y 46
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[0]} -x 689 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[14]} -x 728 -y 42
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_0[7]} -x 814 -y 51
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_comm[3]} -x 718 -y 52
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[0]} -x 775 -y 51
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[8]} -x 718 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[5]} -x 826 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[14]} -x 830 -y 49
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[1]} -x 777 -y 51
set_location -inst_name {Controler_0/Command_Decoder_0/counter[19]} -x 643 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[14]} -x 709 -y 64
set_location -inst_name {Controler_0/Reset_Controler_0/un8_write_signal_0_a2_0_a2} -x 775 -y 48
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2_13} -x 731 -y 33
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2} -x 879 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_LENGTH[12]} -x 840 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[5]} -x 791 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[1]} -x 793 -y 42
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[13]} -x 761 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[3]} -x 751 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE[16]} -x 845 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8[0]} -x 837 -y 45
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[10]} -x 742 -y 60
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[15]} -x 842 -y 45
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u_RNO} -x 719 -y 72
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg} -x 694 -y 58
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[2]} -x 702 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[14]} -x 747 -y 70
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[1]} -x 787 -y 43
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_comm[1]} -x 711 -y 52
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[16]} -x 725 -y 37
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[11]} -x 740 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[14]} -x 746 -y 69
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5} -x 624 -y 57
set_location -inst_name {Controler_0/ADI_SPI_1/op_eq.divider_enable37_4} -x 849 -y 60
set_location -inst_name {Controler_0/ADI_SPI_0/write_read_buffer} -x 683 -y 55
set_location -inst_name {Controler_0/Command_Decoder_0/counter[1]} -x 625 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_2_1[0]} -x 828 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[11]} -x 868 -y 45
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[1]} -x 790 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[23]} -x 770 -y 55
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[6]} -x 731 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[6]} -x 709 -y 60
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3} -x 709 -y 72
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[11]} -x 832 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_0[14]} -x 815 -y 51
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[9]} -x 761 -y 48
set_location -inst_name {Controler_0/Command_Decoder_0/counter[2]} -x 626 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_LENGTH[28]} -x 856 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/state_reg_ns_a2_0_1[0]} -x 768 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[8]} -x 863 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[2]} -x 853 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_RNO[14]} -x 840 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[0]} -x 790 -y 42
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[8]} -x 854 -y 48
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[3]} -x 678 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg_ns_a2_0_1[0]} -x 684 -y 51
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[14]} -x 765 -y 64
set_location -inst_name {Controler_0/ADI_SPI_1/assert_data_3_0_a2_0_a2} -x 846 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[17]} -x 723 -y 63
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[15]} -x 761 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[4]} -x 799 -y 52
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[4]} -x 752 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[7]} -x 714 -y 48
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_dummy[0]} -x 717 -y 52
set_location -inst_name {Controler_0/Reset_Controler_0/un20_write_signal_0_a2_3_a2_0} -x 774 -y 48
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[2]} -x 784 -y 42
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[5]} -x 691 -y 52
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[1]} -x 866 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[0]} -x 782 -y 43
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_1[8]} -x 792 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[16]} -x 727 -y 64
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[12]} -x 677 -y 46
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_2[13]} -x 813 -y 63
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[10]} -x 769 -y 43
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg_ns[0]} -x 693 -y 51
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[16]} -x 685 -y 49
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[13]} -x 760 -y 63
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[14]} -x 711 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[12]} -x 835 -y 43
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[11]} -x 720 -y 37
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[12]} -x 766 -y 70
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_2[10]} -x 809 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[12]} -x 732 -y 48
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[24]} -x 889 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[6]} -x 751 -y 63
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.13.un147_inputs} -x 783 -y 54
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[2]} -x 679 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_0[6]} -x 785 -y 51
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[11]} -x 759 -y 55
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2_1_4_0[6]} -x 672 -y 54
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[13]} -x 727 -y 52
set_location -inst_name {Controler_0/Command_Decoder_0/counter[17]} -x 641 -y 61
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_12_2dflt} -x 693 -y 54
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[3]} -x 717 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/un12_write_signal_0_a2_0} -x 773 -y 48
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[25]} -x 655 -y 49
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[31]} -x 656 -y 55
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[13]} -x 760 -y 64
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[5]} -x 753 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[8]} -x 835 -y 49
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[3]} -x 750 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[10]} -x 871 -y 48
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[0]} -x 779 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[6]} -x 719 -y 61
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[6]} -x 730 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2} -x 708 -y 72
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[6]} -x 803 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[14]} -x 843 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[2]} -x 719 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[5]} -x 713 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8[12]} -x 862 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[2]} -x 795 -y 55
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_CDb_2} -x 715 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[2]} -x 798 -y 43
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[3]} -x 696 -y 58
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[7]} -x 754 -y 46
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[2]} -x 746 -y 63
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[1]} -x 729 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[0]} -x 712 -y 64
set_location -inst_name {Controler_0/Reset_Controler_0/un20_write_signal_0_a2_3_a2_0_0} -x 772 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[12]} -x 797 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[3]} -x 802 -y 43
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[6]} -x 692 -y 43
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg[0]} -x 672 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[15]} -x 761 -y 70
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[5]} -x 723 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[8]} -x 837 -y 49
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[2]} -x 867 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[9]} -x 750 -y 70
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[4]} -x 696 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[6]} -x 754 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[15]} -x 820 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[5]} -x 708 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/Counter_RF_Input} -x 792 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[0]} -x 712 -y 70
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[8]} -x 742 -y 51
set_location -inst_name {Controler_0/ADI_SPI_0/busy} -x 707 -y 55
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0_2[5]} -x 675 -y 54
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_1[0]} -x 780 -y 57
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[0]} -x 817 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.0.un2_inputs} -x 790 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_RNO[8]} -x 852 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_0[12]} -x 790 -y 51
set_location -inst_name {Controler_0/ADI_SPI_1/write_read_buffer} -x 842 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_MASK[11]} -x 874 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[15]} -x 841 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[9]} -x 756 -y 46
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[8]} -x 774 -y 61
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[4]} -x 822 -y 58
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[4]} -x 737 -y 46
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2_24} -x 724 -y 33
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[5]} -x 731 -y 73
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[7]} -x 670 -y 55
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg[1]} -x 675 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[3]} -x 799 -y 42
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2_i_m2[4]} -x 739 -y 63
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[11]} -x 767 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[12]} -x 720 -y 61
set_location -inst_name {Controler_0/Reset_Controler_0/un1_state_reg_1} -x 781 -y 51
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[16]} -x 736 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_LENGTH[1]} -x 829 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_2_1[1]} -x 836 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[14]} -x 833 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/un44_write_signal_0_a2_3_a2} -x 781 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[2]} -x 789 -y 61
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_1[9]} -x 766 -y 60
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[4]} -x 720 -y 46
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[23]} -x 672 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1} -x 726 -y 70
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[14]} -x 831 -y 49
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2_16} -x 729 -y 33
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[8]} -x 668 -y 55
set_location -inst_name {Controler_0/ADI_SPI_0/counter[7]} -x 667 -y 52
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[2]} -x 746 -y 48
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[2]} -x 732 -y 58
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[7]} -x 685 -y 43
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[7]} -x 776 -y 61
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[1]} -x 682 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/un4_write_signal_0_a2} -x 789 -y 48
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[32]} -x 672 -y 52
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2_i_m2[6]} -x 740 -y 63
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[13]} -x 878 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[8]} -x 715 -y 60
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[14]} -x 833 -y 48
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[0]} -x 741 -y 58
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[36]} -x 669 -y 49
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[4]} -x 746 -y 57
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[15]} -x 724 -y 51
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[29]} -x 894 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[10]} -x 735 -y 49
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_1[5]} -x 774 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[8]} -x 744 -y 69
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[3]} -x 712 -y 37
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[13]} -x 800 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_LENGTH[11]} -x 839 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[9]} -x 736 -y 52
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[1]} -x 749 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/state_reg_RNO[2]} -x 777 -y 54
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[12]} -x 743 -y 48
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2_i} -x 880 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/state_reg_RNO[4]} -x 776 -y 54
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[7]} -x 704 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[1]} -x 814 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[0]} -x 805 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[13]} -x 784 -y 55
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[7]} -x 684 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[13]} -x 828 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_RNO[9]} -x 845 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING} -x 785 -y 49
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[18]} -x 727 -y 37
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_4[3]} -x 827 -y 45
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[22]} -x 707 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNI7INJ} -x 771 -y 60
set_location -inst_name {Controler_0/Answer_Encoder_0/un1_cd_enable_cmd_i_o2} -x 674 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[3]} -x 792 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[11]} -x 866 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[11]} -x 833 -y 42
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_RNIJO9C[8]} -x 673 -y 54
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[16]} -x 759 -y 63
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[1]} -x 774 -y 51
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[7]} -x 711 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_LENGTH[23]} -x 851 -y 55
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_9[13]} -x 814 -y 63
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_5[6]} -x 785 -y 45
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[4]} -x 629 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv[6]} -x 807 -y 54
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[5]} -x 748 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[2]} -x 810 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[4]} -x 735 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.6.un112_inputs} -x 800 -y 45
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_i_a2_0_1} -x 700 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[4]} -x 800 -y 43
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[1]} -x 748 -y 61
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_12_1dflt_0} -x 688 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_MASK[4]} -x 870 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[12]} -x 760 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[4]} -x 714 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_1[1]} -x 839 -y 57
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_dummy[2]} -x 708 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.14.un72_inputs} -x 836 -y 48
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[1]} -x 699 -y 58
set_location -inst_name {Controler_0/ADI_SPI_0/counter[6]} -x 666 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_0[8]} -x 802 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK_1_sqmuxa_0_a2_0_a2} -x 781 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_MASK[13]} -x 839 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[2]} -x 793 -y 54
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[5]} -x 677 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_RNO} -x 782 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_1[2]} -x 825 -y 54
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[4]} -x 750 -y 61
set_location -inst_name {Controler_0/Reset_Controler_0/un20_write_signal_0_a2_3_a2} -x 771 -y 48
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[2]} -x 674 -y 46
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3} -x 767 -y 69
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[2]} -x 783 -y 43
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[16]} -x 759 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.11.un137_inputs} -x 832 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[9]} -x 730 -y 61
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_1} -x 730 -y 55
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[19]} -x 679 -y 49
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[5]} -x 741 -y 64
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[14]} -x 718 -y 64
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[3]} -x 786 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_1[10]} -x 874 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_o2_0[6]} -x 850 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[10]} -x 875 -y 48
set_location -inst_name {Controler_0/Reset_Controler_0/un9_write_signal_0_a2_0_a2_1} -x 779 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[4]} -x 730 -y 73
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[13]} -x 721 -y 48
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2} -x 659 -y 60
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[1]} -x 710 -y 37
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[6]} -x 664 -y 55
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer_RNO[0]} -x 703 -y 51
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[15]} -x 800 -y 64
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[30]} -x 739 -y 37
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_MASK[5]} -x 857 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[1]} -x 802 -y 64
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_ns_a2_0_1[0]} -x 694 -y 51
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2[3]} -x 664 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[8]} -x 803 -y 52
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[1]} -x 734 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[1]} -x 820 -y 48
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[24]} -x 649 -y 49
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2_16} -x 880 -y 51
set_location -inst_name {Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_0} -x 687 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[15]} -x 758 -y 69
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID_RNISIVG[4]} -x 716 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[0]} -x 785 -y 55
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_2[11]} -x 800 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[2]} -x 801 -y 43
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[1]} -x 729 -y 60
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_LENGTH[19]} -x 847 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[7]} -x 764 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[14]} -x 830 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[13]} -x 708 -y 64
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[15]} -x 717 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.8.un42_inputs} -x 831 -y 48
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_1[3]} -x 775 -y 57
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_CDb} -x 651 -y 49
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[7]} -x 728 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[17]} -x 723 -y 64
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[4]} -x 778 -y 58
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[23]} -x 732 -y 37
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_9[15]} -x 811 -y 63
set_location -inst_name {Controler_0/Command_Decoder_0/un1_decode_vector12_1_o4} -x 695 -y 57
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_ID[6]} -x 677 -y 52
set_location -inst_name {Controler_0/Reset_Controler_0/EXT_HMC_Reset_N} -x 787 -y 42
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[8]} -x 861 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv[1]} -x 809 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_MASK[12]} -x 860 -y 46
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[0]} -x 794 -y 64
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[20]} -x 690 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[8]} -x 758 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[6]} -x 825 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_4[5]} -x 824 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[12]} -x 804 -y 45
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[31]} -x 884 -y 61
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[9]} -x 634 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[13]} -x 744 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[14]} -x 808 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1[15]} -x 823 -y 54
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[1]} -x 737 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_PULSE} -x 862 -y 52
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[29]} -x 882 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[17]} -x 758 -y 73
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[21]} -x 757 -y 69
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[12]} -x 835 -y 42
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[15]} -x 805 -y 64
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[18]} -x 692 -y 49
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[3]} -x 628 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_1[3]} -x 811 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.12.un62_inputs} -x 799 -y 45
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[4]} -x 702 -y 51
set_location -inst_name {Controler_0/ADI_SPI_0/un1_state_reg_11_i_0_0} -x 703 -y 54
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[14]} -x 711 -y 45
set_location -inst_name {Controler_0/Command_Decoder_0/counter[5]} -x 629 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[7]} -x 802 -y 52
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2[1]} -x 668 -y 54
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[7]} -x 632 -y 55
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_0_0} -x 704 -y 54
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[17]} -x 758 -y 64
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[0]} -x 770 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[14]} -x 799 -y 64
set_location -inst_name {Controler_0/Command_Decoder_0/counter[4]} -x 628 -y 61
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_cl_2_i_0_a2_0_0} -x 861 -y 57
set_location -inst_name {Controler_0/ADI_SPI_1/counter[1]} -x 841 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[10]} -x 805 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv[2]} -x 798 -y 54
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[1]} -x 714 -y 63
set_location -inst_name {Controler_0/gpio_controler_0/un40_write_signal_0_a2_0_a2} -x 783 -y 48
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[2]} -x 711 -y 37
set_location -inst_name {Controler_0/ADI_SPI_0/assert_data_3_0_a2_0_a2} -x 697 -y 54
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk} -x 715 -y 73
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[9]} -x 673 -y 46
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2_19} -x 722 -y 33
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[6]} -x 746 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[6]} -x 746 -y 46
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[16]} -x 727 -y 63
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[1]} -x 752 -y 63
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.5.un27_inputs} -x 825 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[8]} -x 816 -y 43
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[19]} -x 872 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_1[0]} -x 829 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[12]} -x 802 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[3]} -x 801 -y 46
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[11]} -x 802 -y 61
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_2[7]} -x 812 -y 63
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[6]} -x 844 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_RNO[7]} -x 869 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[1]} -x 809 -y 46
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[14]} -x 757 -y 64
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[20]} -x 762 -y 69
set_location -inst_name {Controler_0/Command_Decoder_0/counter[18]} -x 642 -y 61
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[3]} -x 725 -y 49
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[5]} -x 722 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_1[14]} -x 849 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_0[13]} -x 811 -y 51
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg[4]} -x 680 -y 58
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_ns_a2_0_a2[4]} -x 681 -y 45
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNIFGUM[0]} -x 708 -y 57
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0_i_2} -x 688 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[5]} -x 700 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[3]} -x 724 -y 48
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[8]} -x 771 -y 42
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[3]} -x 739 -y 58
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[0]} -x 781 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[5]} -x 858 -y 48
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[11]} -x 758 -y 46
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_RNI5B2S[2]} -x 843 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[4]} -x 727 -y 45
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[6]} -x 701 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_LENGTH[17]} -x 845 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[10]} -x 738 -y 48
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[21]} -x 886 -y 55
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_RNO[4]} -x 687 -y 51
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[5]} -x 730 -y 48
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_9[14]} -x 808 -y 63
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[2]} -x 627 -y 55
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[20]} -x 705 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[19]} -x 759 -y 69
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv[5]} -x 820 -y 51
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[0]} -x 751 -y 48
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[11]} -x 759 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[2]} -x 798 -y 64
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[19]} -x 756 -y 64
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg[2]} -x 682 -y 58
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[2]} -x 700 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[7]} -x 822 -y 49
set_location -inst_name {Controler_0/ADI_SPI_1/counter[5]} -x 845 -y 61
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[14]} -x 879 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[2]} -x 750 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[2]} -x 710 -y 64
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_2[0]} -x 782 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[9]} -x 849 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[7]} -x 761 -y 61
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_sn_m5_0_RNI1KQD} -x 703 -y 57
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[3]} -x 705 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[8]} -x 772 -y 43
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_i} -x 705 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8[3]} -x 832 -y 45
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNIGMLH[4]} -x 708 -y 54
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_1[12]} -x 789 -y 57
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[12]} -x 762 -y 61
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[1]} -x 732 -y 46
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit} -x 717 -y 73
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[22]} -x 772 -y 55
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[12]} -x 722 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE[22]} -x 851 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[5]} -x 855 -y 49
set_location -inst_name {Controler_0/Reset_Controler_0/un4_write_signal_0_a2_4_a2_1} -x 786 -y 48
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[19]} -x 756 -y 63
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg[5]} -x 693 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_LENGTH[16]} -x 844 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[15]} -x 766 -y 64
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[8]} -x 798 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[15]} -x 758 -y 70
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[9]} -x 838 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[13]} -x 821 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_LENGTH[7]} -x 835 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[11]} -x 752 -y 70
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[3]} -x 748 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[6]} -x 801 -y 52
set_location -inst_name {Controler_0/Command_Decoder_0/counter[10]} -x 634 -y 61
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[9]} -x 735 -y 51
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[8]} -x 755 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/un13_set_pulse_cry_31_RNI42UO} -x 861 -y 51
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_1[4]} -x 798 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[14]} -x 762 -y 43
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[38]} -x 667 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[5]} -x 818 -y 43
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[13]} -x 801 -y 64
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2_1_3_0[6]} -x 682 -y 54
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[3]} -x 699 -y 51
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[15]} -x 763 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[9]} -x 804 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[12]} -x 807 -y 52
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_8_2[0]} -x 753 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[5]} -x 827 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[1]} -x 811 -y 43
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.N_106_i} -x 858 -y 57
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[6]} -x 755 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[0]} -x 829 -y 46
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[12]} -x 801 -y 61
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_8_2[7]} -x 764 -y 57
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[25]} -x 890 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_1[4]} -x 824 -y 51
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0_i_0} -x 685 -y 57
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[20]} -x 873 -y 61
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[7]} -x 714 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_LENGTH[30]} -x 858 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_5_RNO[6]} -x 784 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1[10]} -x 826 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_4_a2_1_RNIBB2N} -x 784 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[1]} -x 719 -y 64
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[17]} -x 691 -y 49
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[7]} -x 738 -y 64
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[21]} -x 678 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[2]} -x 797 -y 42
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[2]} -x 718 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNI5ET91} -x 724 -y 69
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[9]} -x 817 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg[4]} -x 689 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[7]} -x 737 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[2]} -x 798 -y 42
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[5]} -x 800 -y 52
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2_14} -x 741 -y 36
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[15]} -x 734 -y 45
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[13]} -x 723 -y 52
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[24]} -x 733 -y 37
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[6]} -x 740 -y 64
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0} -x 716 -y 75
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[9]} -x 757 -y 43
set_location -inst_name {Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_1} -x 690 -y 57
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_8_2[4]} -x 752 -y 57
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0dflt} -x 683 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_4[7]} -x 818 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[10]} -x 872 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[2]} -x 746 -y 64
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[9]} -x 755 -y 70
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/state[1]} -x 774 -y 64
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_RNIGL9C[5]} -x 712 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[1]} -x 836 -y 46
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0[1]} -x 737 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_0[1]} -x 793 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[13]} -x 830 -y 43
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[10]} -x 863 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[19]} -x 759 -y 70
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_RNI5E7S[0]} -x 678 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[8]} -x 758 -y 48
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2} -x 881 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[12]} -x 753 -y 49
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2_24} -x 878 -y 51
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[2]} -x 789 -y 42
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_MASK[3]} -x 842 -y 46
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[4]} -x 691 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_RNO} -x 785 -y 48
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1[4]} -x 721 -y 57
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[19]} -x 884 -y 55
set_location -inst_name {Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1} -x 666 -y 54
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/state[1]} -x 717 -y 70
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_2_1[12]} -x 856 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[6]} -x 731 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[14]} -x 812 -y 42
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[14]} -x 822 -y 46
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[2]} -x 742 -y 58
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg[3]} -x 684 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[23]} -x 771 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE[2]} -x 831 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[11]} -x 727 -y 60
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[1]} -x 626 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/busy_5_0_0_m2_0_a2} -x 770 -y 63
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[2]} -x 793 -y 55
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[1]} -x 698 -y 51
set_location -inst_name {Controler_0/Command_Decoder_0/Not_Decode_Value} -x 691 -y 58
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_8_2[13]} -x 764 -y 63
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[19]} -x 729 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/un1_write_signal_4_0_a2} -x 783 -y 45
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2_18} -x 725 -y 33
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[7]} -x 726 -y 42
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[11]} -x 762 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE[12]} -x 841 -y 52
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_RNI29DG[1]} -x 856 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[14]} -x 791 -y 64
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[10]} -x 722 -y 60
set_location -inst_name {Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT} -x 772 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[9]} -x 736 -y 51
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17} -x 644 -y 51
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_RNI7G7S[0]} -x 681 -y 57
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[6]} -x 631 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[1]} -x 796 -y 64
set_location -inst_name {Controler_0/ADI_SPI_0/counter_3[4]} -x 649 -y 51
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_8_2[10]} -x 763 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[13]} -x 728 -y 49
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[22]} -x 673 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[1]} -x 714 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[4]} -x 794 -y 42
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[5]} -x 697 -y 51
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[5]} -x 739 -y 45
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_ns[2]} -x 682 -y 57
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[26]} -x 657 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[11]} -x 839 -y 48
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[0]} -x 772 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[2]} -x 857 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[13]} -x 789 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[4]} -x 782 -y 54
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_0_0} -x 853 -y 57
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0_i_a2_0_1} -x 854 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[6]} -x 840 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[12]} -x 831 -y 43
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[5]} -x 750 -y 64
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[12]} -x 730 -y 52
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[7]} -x 726 -y 55
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[28]} -x 893 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_1_sqmuxa_1_i} -x 782 -y 51
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[2]} -x 715 -y 69
set_location -inst_name {Controler_0/Reset_Controler_0/SET_PULSE_INT_1_sqmuxa_i} -x 788 -y 51
set_location -inst_name {Controler_0/Command_Decoder_0/counter[11]} -x 635 -y 61
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[8]} -x 733 -y 52
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[10]} -x 737 -y 49
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[37]} -x 662 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3} -x 716 -y 72
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_o2[1]} -x 718 -y 69
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[6]} -x 721 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[2]} -x 750 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[8]} -x 852 -y 49
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[8]} -x 756 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[3]} -x 775 -y 58
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[24]} -x 877 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_MASK[15]} -x 848 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[6]} -x 771 -y 52
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_comm[2]} -x 712 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_LENGTH[18]} -x 846 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[6]} -x 755 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_1[5]} -x 826 -y 51
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[10]} -x 758 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNIOBA6} -x 792 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_4[11]} -x 807 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_MASK[8]} -x 854 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[5]} -x 742 -y 64
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2_i_m2[7]} -x 820 -y 57
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_6[3]} -x 714 -y 57
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_0_i} -x 699 -y 54
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_cl} -x 731 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[1]} -x 736 -y 42
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[0]} -x 786 -y 42
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[6]} -x 687 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[22]} -x 772 -y 63
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[1]} -x 749 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[7]} -x 708 -y 48
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg[3]} -x 673 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[13]} -x 837 -y 43
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_17} -x 864 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[18]} -x 764 -y 70
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[0]} -x 733 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_1[6]} -x 841 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[21]} -x 721 -y 63
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_8_2[9]} -x 757 -y 57
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[4]} -x 721 -y 58
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[27]} -x 880 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_4[8]} -x 811 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[4]} -x 712 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[20]} -x 724 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[8]} -x 834 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[6]} -x 796 -y 46
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[12]} -x 790 -y 64
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[12]} -x 753 -y 48
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[5]} -x 691 -y 43
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID_RNISIVG_0[4]} -x 699 -y 57
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[26]} -x 879 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[20]} -x 722 -y 63
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[11]} -x 871 -y 45
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[0]} -x 749 -y 64
set_location -inst_name {Controler_0/ADI_SPI_0/counter[8]} -x 668 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE[1]} -x 830 -y 52
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[13]} -x 722 -y 37
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[4]} -x 752 -y 43
set_location -inst_name {Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_6} -x 696 -y 51
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[14]} -x 867 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_MASK[14]} -x 843 -y 46
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[6]} -x 779 -y 58
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[10]} -x 758 -y 60
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE[9]} -x 838 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_MASK[6]} -x 846 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[3]} -x 832 -y 46
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[6]} -x 709 -y 61
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[5]} -x 753 -y 55
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[1]} -x 685 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO} -x 795 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[6]} -x 846 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[5]} -x 714 -y 60
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[30]} -x 655 -y 55
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_2[9]} -x 807 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[13]} -x 760 -y 46
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[4]} -x 746 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[9]} -x 796 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[17]} -x 756 -y 70
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u} -x 770 -y 60
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[2]} -x 785 -y 42
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[2]} -x 819 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[4]} -x 717 -y 45
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[9]} -x 721 -y 61
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[17]} -x 870 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[15]} -x 847 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[10]} -x 756 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv[7]} -x 817 -y 51
set_location -inst_name {Controler_0/Reset_Controler_0/un1_state_reg_1_1} -x 784 -y 51
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_m3[0]} -x 710 -y 69
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[0]} -x 793 -y 64
set_location -inst_name {Controler_0/ADI_SPI_0/counter_3[0]} -x 648 -y 51
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[16]} -x 869 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[3]} -x 743 -y 64
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[0]} -x 715 -y 64
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1[2]} -x 739 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[12]} -x 759 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[11]} -x 759 -y 43
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[15]} -x 795 -y 64
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[2]} -x 729 -y 72
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[4]} -x 676 -y 54
set_location -inst_name {Controler_0/ADI_SPI_0/op_eq.divider_enable37} -x 669 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[2]} -x 797 -y 43
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_12_4dflt} -x 691 -y 54
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/mosi_1_RNO} -x 769 -y 63
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[13]} -x 753 -y 69
set_location -inst_name {Controler_0/gpio_controler_0/un15_read_signal_0_a2_1_a2} -x 799 -y 48
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_12_8dflt} -x 694 -y 54
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[4]} -x 857 -y 61
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[7]} -x 731 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[5]} -x 817 -y 42
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_6[4]} -x 729 -y 57
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_err} -x 698 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[10]} -x 795 -y 61
set_location -inst_name {Controler_0/ADI_SPI_0/assert_data} -x 697 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[5]} -x 750 -y 63
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_RNO} -x 773 -y 63
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m38_i_i} -x 840 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_o2[10]} -x 867 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_3_i_0} -x 722 -y 69
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[14]} -x 803 -y 64
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[0]} -x 674 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/busy} -x 716 -y 70
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[7]} -x 727 -y 58
set_location -inst_name {Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_0_0} -x 845 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[9]} -x 774 -y 42
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[10]} -x 749 -y 70
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2} -x 656 -y 60
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg[4]} -x 881 -y 58
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_1_RNO} -x 847 -y 57
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[1]} -x 738 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[8]} -x 793 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[15]} -x 716 -y 64
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[11]} -x 876 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0} -x 779 -y 60
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_3[0]} -x 661 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[7]} -x 822 -y 48
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask_1_sqmuxa_1} -x 787 -y 51
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[18]} -x 764 -y 69
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[23]} -x 876 -y 61
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_1_sqmuxa_i} -x 772 -y 45
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[10]} -x 742 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[0]} -x 815 -y 43
set_location -inst_name {Controler_0/Reset_Controler_0/CLEAR_PULSE_INT_1_sqmuxa_i} -x 783 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_4_a2_1} -x 791 -y 48
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_RNITTD7[1]} -x 732 -y 42
set_location -inst_name {Controler_0/Command_Decoder_0/counter[7]} -x 631 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[0]} -x 728 -y 72
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_status_err} -x 661 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv[4]} -x 816 -y 51
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_cl_RNO} -x 862 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[9]} -x 737 -y 52
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[9]} -x 779 -y 43
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[14]} -x 728 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[10]} -x 818 -y 46
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[7]} -x 704 -y 52
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[13]} -x 715 -y 45
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[0]} -x 744 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[12]} -x 739 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[2]} -x 748 -y 64
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[22]} -x 707 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[11]} -x 829 -y 42
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[4]} -x 752 -y 58
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[2]} -x 750 -y 48
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_o2_0} -x 883 -y 51
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[9]} -x 750 -y 69
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[0]} -x 746 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[8]} -x 767 -y 70
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNIU4K11[1]} -x 729 -y 54
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_0} -x 696 -y 54
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2[8]} -x 677 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[2]} -x 781 -y 58
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[8]} -x 778 -y 42
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[14]} -x 806 -y 64
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[6]} -x 773 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[13]} -x 708 -y 63
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_8_2[11]} -x 763 -y 63
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE[7]} -x 836 -y 52
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[3]} -x 716 -y 49
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_1[15]} -x 804 -y 63
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[2]} -x 700 -y 52
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2_0[6]} -x 713 -y 54
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg[0]} -x 692 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[2]} -x 723 -y 70
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_1[4]} -x 875 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[12]} -x 760 -y 43
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[30]} -x 895 -y 55
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[13]} -x 866 -y 61
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[9]} -x 862 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/INT_sclk} -x 770 -y 61
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[5]} -x 677 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[13]} -x 780 -y 54
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_o2[5]} -x 679 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.0.un82_inputs} -x 791 -y 54
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[3]} -x 751 -y 55
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_0_i} -x 855 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[11]} -x 833 -y 43
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[3]} -x 856 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_LENGTH[13]} -x 841 -y 55
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[15]} -x 880 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[4]} -x 745 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_0_iv[9]} -x 822 -y 54
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[7]} -x 733 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[8]} -x 764 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[15]} -x 809 -y 43
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_i_o2} -x 701 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[1]} -x 816 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[3]} -x 744 -y 61
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[7]} -x 860 -y 61
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[11]} -x 762 -y 48
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID_RNIBDFP[4]} -x 698 -y 57
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_8_2[3]} -x 751 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[8]} -x 743 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3} -x 708 -y 69
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[9]} -x 760 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE[21]} -x 850 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE[6]} -x 835 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE[8]} -x 837 -y 52
set_location -inst_name {Controler_0/ADI_SPI_1/counter_3[4]} -x 828 -y 60
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[11]} -x 779 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[0]} -x 781 -y 42
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[13]} -x 782 -y 64
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/state[0]} -x 711 -y 70
set_location -inst_name {Controler_0/ADI_SPI_1/sclk_4} -x 876 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[12]} -x 733 -y 49
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[28]} -x 678 -y 52
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[14]} -x 723 -y 37
set_location -inst_name {Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa} -x 703 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_13} -x 697 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[11]} -x 819 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_2[3]} -x 835 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE_0_sqmuxa} -x 862 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/state_reg_ns[0]} -x 771 -y 54
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0[0]} -x 740 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[0]} -x 772 -y 52
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[1]} -x 769 -y 51
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[0]} -x 712 -y 69
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[14]} -x 707 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[12]} -x 723 -y 45
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[1]} -x 719 -y 69
set_location -inst_name {Controler_0/Command_Decoder_0/un1_decode_vector12_1_a4} -x 689 -y 57
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_RNI42GQ1[4]} -x 851 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[12]} -x 745 -y 70
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg[3]} -x 840 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[11]} -x 832 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_0_iv[15]} -x 820 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE[3]} -x 832 -y 52
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_1[0]} -x 662 -y 54
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[3]} -x 711 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[13]} -x 828 -y 42
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2_14} -x 897 -y 54
set_location -inst_name {Controler_0/Command_Decoder_0/counter[29]} -x 653 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.7.un117_inputs} -x 823 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/un12_write_signal_0_a2_1} -x 782 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[10]} -x 776 -y 42
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[14]} -x 851 -y 45
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[22]} -x 731 -y 37
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[13]} -x 838 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_o2[4]} -x 865 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE[24]} -x 853 -y 52
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0[6]} -x 730 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[0]} -x 776 -y 51
set_location -inst_name {Controler_0/ADI_SPI_0/un1_reset_n_inv_0_i} -x 714 -y 54
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_9[5]} -x 772 -y 57
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0[2]} -x 742 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[5]} -x 727 -y 48
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_sn_m5_0} -x 696 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[23]} -x 730 -y 63
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/busy_5_0_0_m2_0_a2} -x 711 -y 72
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[29]} -x 738 -y 37
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[12]} -x 756 -y 58
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_RNI4BDG[3]} -x 848 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/busy_RNO} -x 778 -y 63
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[15]} -x 783 -y 64
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[13]} -x 723 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[7]} -x 817 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_1[8]} -x 815 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[8]} -x 853 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[3]} -x 795 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[1]} -x 791 -y 42
set_location -inst_name {Controler_0/Reset_Controler_0/SET_PULSE_INT} -x 787 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[2]} -x 797 -y 52
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[2]} -x 855 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2_0[6]} -x 848 -y 48
set_location -inst_name {Controler_0/Reset_Controler_0/INT_DataFifo_Reset_N} -x 855 -y 87
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_sn_m4} -x 741 -y 45
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[12]} -x 789 -y 64
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[14]} -x 767 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/state_reg[0]} -x 769 -y 55
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_2[5]} -x 799 -y 57
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[8]} -x 735 -y 60
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2_i_m2[3]} -x 818 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[8]} -x 824 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_0[3]} -x 794 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[4]} -x 794 -y 43
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[1]} -x 677 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/state[0]} -x 721 -y 70
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[14]} -x 730 -y 43
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[8]} -x 759 -y 58
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[4]} -x 676 -y 55
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[8]} -x 706 -y 52
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_12_0dflt} -x 689 -y 54
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[4]} -x 702 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_o2[8]} -x 859 -y 48
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[15]} -x 741 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[16]} -x 765 -y 69
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[14]} -x 787 -y 64
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[9]} -x 739 -y 60
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[12]} -x 733 -y 48
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[20]} -x 729 -y 37
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_o2[5]} -x 860 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_RNO[5]} -x 855 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[9]} -x 757 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_4[14]} -x 810 -y 42
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_2[3]} -x 779 -y 57
set_location -inst_name {Controler_0/ADI_SPI_0/counter[5]} -x 665 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[11]} -x 748 -y 70
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[9]} -x 756 -y 61
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[18]} -x 883 -y 55
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_1[1]} -x 769 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[4]} -x 708 -y 60
set_location -inst_name {Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNI93V6} -x 796 -y 48
set_location -inst_name {Controler_0/Command_Decoder_0/counter[13]} -x 637 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[5]} -x 818 -y 49
set_location -inst_name {Controler_0/Reset_Controler_0/SET_PULSE_EXT_1_sqmuxa_i} -x 777 -y 45
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[19]} -x 760 -y 70
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[9]} -x 660 -y 54
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0} -x 712 -y 72
set_location -inst_name {Controler_0/Command_Decoder_0/Not_Decode_Value_RNO} -x 691 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_4[6]} -x 825 -y 45
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2_i_m2[7]} -x 738 -y 63
set_location -inst_name {Controler_0/gpio_controler_0/un1_write_signal_4_0_a2_RNID36P} -x 826 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.2.un92_inputs} -x 803 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[12]} -x 798 -y 46
set_location -inst_name {Controler_0/ADI_SPI_1/ss_n} -x 878 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[3]} -x 801 -y 45
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2} -x 776 -y 60
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m5} -x 686 -y 54
set_location -inst_name {Controler_0/Command_Decoder_0/counter[27]} -x 651 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_3_i_0} -x 768 -y 63
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE[11]} -x 840 -y 52
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID_RNIBMF8[1]} -x 786 -y 57
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_2[2]} -x 787 -y 57
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[7]} -x 738 -y 61
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[3]} -x 754 -y 48
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_2[1]} -x 770 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[22]} -x 728 -y 64
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[10]} -x 722 -y 61
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[14]} -x 725 -y 43
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[2]} -x 745 -y 58
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[0]} -x 751 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_4[1]} -x 806 -y 42
set_location -inst_name {Controler_0/gpio_controler_0/un12_write_signal_0_a2} -x 780 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[11]} -x 806 -y 52
set_location -inst_name {Controler_0/Reset_Controler_0/un7_write_signal_0_a2_0_a2} -x 768 -y 48
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[1]} -x 769 -y 52
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_12_6dflt} -x 687 -y 54
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[8]} -x 770 -y 42
set_location -inst_name {Controler_0/ADI_SPI_1/assert_data} -x 846 -y 58
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_145_i} -x 706 -y 54
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[11]} -x 778 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[0]} -x 755 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_2[0]} -x 829 -y 45
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[27]} -x 674 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[4]} -x 753 -y 63
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_4[6]} -x 860 -y 45
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[2]} -x 728 -y 61
set_location -inst_name {Controler_0/Command_Decoder_0/counter[12]} -x 636 -y 61
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_1[14]} -x 805 -y 63
set_location -inst_name {Controler_0/ADI_SPI_0/counter[0]} -x 648 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[0]} -x 786 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[8]} -x 756 -y 43
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[10]} -x 725 -y 61
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2} -x 723 -y 33
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_0_a2_17} -x 877 -y 51
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[4]} -x 719 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE[14]} -x 843 -y 52
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg[2]} -x 686 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[5]} -x 747 -y 58
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2[6]} -x 690 -y 51
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[0]} -x 711 -y 69
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0} -x 777 -y 63
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_1[7]} -x 819 -y 51
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[11]} -x 740 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_LENGTH[3]} -x 831 -y 55
set_location -inst_name {Controler_0/Command_Decoder_0/Perif_BUSY_5} -x 695 -y 51
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2} -x 718 -y 72
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_LENGTH[31]} -x 859 -y 55
set_location -inst_name {Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_a2_1_a2} -x 842 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.1.un87_inputs} -x 827 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[8]} -x 838 -y 49
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[2]} -x 665 -y 54
set_location -inst_name {Controler_0/Command_Decoder_0/counter[16]} -x 640 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u} -x 715 -y 72
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[8]} -x 683 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[9]} -x 757 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1[9]} -x 819 -y 54
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_ns_i_a2[5]} -x 688 -y 51
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[5]} -x 742 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv[14]} -x 814 -y 54
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0[0]} -x 680 -y 54
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[13]} -x 764 -y 64
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[3]} -x 699 -y 52
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2_i_m2} -x 844 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE[27]} -x 856 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[17]} -x 756 -y 69
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[12]} -x 722 -y 51
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_2[12]} -x 783 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[15]} -x 810 -y 52
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_sn_m5_0_RNIQQPF1} -x 697 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/SET_PULSE_1_sqmuxa_1_0_a2_i} -x 863 -y 51
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[18]} -x 720 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[1]} -x 793 -y 43
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[1]} -x 854 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[3]} -x 798 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[10]} -x 767 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[12]} -x 720 -y 60
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[9]} -x 778 -y 61
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[7]} -x 743 -y 46
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_1} -x 844 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[11]} -x 781 -y 64
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_RNIEJ9C[3]} -x 718 -y 54
set_location -inst_name {Controler_0/ADI_SPI_1/sclk} -x 876 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE[29]} -x 858 -y 52
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_RNIDI9C[2]} -x 719 -y 54
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[6]} -x 859 -y 61
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1[3]} -x 710 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[10]} -x 751 -y 70
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[13]} -x 784 -y 64
set_location -inst_name {Controler_0/Command_Decoder_0/counter[14]} -x 638 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_4[12]} -x 797 -y 54
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[14]} -x 709 -y 63
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[1]} -x 717 -y 69
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_0[7]} -x 868 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_1[6]} -x 831 -y 57
set_location -inst_name {Controler_0/Command_Decoder_0/Perif_BUSY_4} -x 775 -y 54
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_8_2[2]} -x 762 -y 57
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25} -x 658 -y 60
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer_RNO[0]} -x 734 -y 60
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[18]} -x 720 -y 63
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[2]} -x 733 -y 64
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[9]} -x 874 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_0_iv[10]} -x 821 -y 54
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_0_a2_15} -x 742 -y 36
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_6[2]} -x 741 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[14]} -x 761 -y 46
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[22]} -x 875 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[3]} -x 799 -y 43
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[15]} -x 740 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_4[4]} -x 821 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/PULSE_LENGTH[9]} -x 837 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[12]} -x 722 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[9]} -x 845 -y 49
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_9[6]} -x 790 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[9]} -x 721 -y 60
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_1[15]} -x 850 -y 45
set_location -inst_name {Controler_0/ADI_SPI_0/sclk} -x 707 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[3]} -x 786 -y 60
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_a2_2[4]} -x 872 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_RNO[4]} -x 867 -y 45
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0} -x 772 -y 60
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[5]} -x 710 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[10]} -x 794 -y 61
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1[6]} -x 726 -y 57
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[5]} -x 826 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[2]} -x 710 -y 63
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[0]} -x 745 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_4_a2_0} -x 800 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[20]} -x 763 -y 70
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_4[2]} -x 800 -y 54
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[0]} -x 728 -y 73
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[6]} -x 751 -y 64
set_location -inst_name {Controler_0/ADI_SPI_0/counter[2]} -x 662 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_enable} -x 767 -y 64
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[23]} -x 730 -y 64
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_RNO} -x 726 -y 69
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[8]} -x 735 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.12.un142_inputs} -x 792 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/un1_write_signal_1_0} -x 776 -y 45
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[23]} -x 648 -y 55
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[4]} -x 726 -y 61
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[15]} -x 761 -y 63
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[1]} -x 726 -y 72
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_0[2]} -x 799 -y 54
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[11]} -x 741 -y 49
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[12]} -x 865 -y 61
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[19]} -x 743 -y 61
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[10]} -x 742 -y 48
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[15]} -x 763 -y 55
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[5]} -x 816 -y 58
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[8]} -x 738 -y 51
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0} -x 731 -y 69
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[22]} -x 728 -y 63
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[6]} -x 806 -y 45
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[14]} -x 746 -y 70
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3} -x 776 -y 63
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.14.un152_inputs} -x 829 -y 48
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[3]} -x 694 -y 52
set_location -inst_name {Controler_0/ADI_SPI_1/un1_state_reg_9_i_0_0} -x 860 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/EXT_ADC_Reset_N} -x 783 -y 42
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[11]} -x 806 -y 49
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_9[11]} -x 795 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[2]} -x 789 -y 60
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[26]} -x 651 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[15]} -x 740 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[12]} -x 820 -y 46
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[0]} -x 744 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_1_0[1]} -x 815 -y 48
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1[1]} -x 711 -y 57
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[22]} -x 887 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[10]} -x 792 -y 58
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[12]} -x 722 -y 45
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[11]} -x 763 -y 64
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_8_2[6]} -x 765 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[3]} -x 797 -y 64
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[13]} -x 638 -y 55
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[15]} -x 732 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_1[5]} -x 856 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[3]} -x 716 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE[17]} -x 846 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[1]} -x 796 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[4]} -x 816 -y 52
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[11]} -x 794 -y 58
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[10]} -x 763 -y 58
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_0_i} -x 707 -y 54
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[8]} -x 743 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[0]} -x 795 -y 52
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE[19]} -x 848 -y 52
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_2[4]} -x 797 -y 57
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e} -x 636 -y 51
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[5]} -x 770 -y 58
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[2]} -x 729 -y 55
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[1]} -x 732 -y 64
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data[14]} -x 757 -y 63
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[5]} -x 714 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_2[12]} -x 861 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[1]} -x 732 -y 45
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[25]} -x 878 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/SET_PULSE} -x 861 -y 52
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[26]} -x 891 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[17]} -x 731 -y 64
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[16]} -x 641 -y 55
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[7]} -x 869 -y 49
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_9[12]} -x 784 -y 57
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[0]} -x 748 -y 55
set_location -inst_name {Controler_0/Command_Decoder_0/counter[15]} -x 639 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[12]} -x 834 -y 42
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[15]} -x 721 -y 51
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[11]} -x 797 -y 61
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_i_a2[0]} -x 817 -y 57
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[22]} -x 647 -y 55
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2_i_m2[5]} -x 816 -y 57
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[14]} -x 720 -y 51
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3} -x 779 -y 63
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_i_0_1[8]} -x 861 -y 48
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_6[6]} -x 723 -y 57
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[5]} -x 697 -y 52
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[0]} -x 700 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_10_iv_0[4]} -x 780 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[6]} -x 819 -y 43
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_CDb} -x 715 -y 58
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2_i_m2[7]} -x 738 -y 60
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_8_2[13]} -x 833 -y 45
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_7_1[2]} -x 781 -y 57
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[7]} -x 768 -y 58
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_RNO[4]} -x 680 -y 57
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[12]} -x 721 -y 37
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[0]} -x 748 -y 43
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2_i_m2[10]} -x 726 -y 51
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[0]} -x 791 -y 55
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[3]} -x 723 -y 61
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER} -x 798 -y 49
set_location -inst_name {Controler_0/REGISTERS_0/memory_memory_0_0} -x 696 -y 41
set_location -inst_name {Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0} -x 747 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE_s_865} -x 828 -y 51
set_location -inst_name {Controler_0/ADI_SPI_1/divider_enable_RNI9IIT4} -x 852 -y 60
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_869} -x 780 -y 60
set_location -inst_name {Controler_0/gpio_controler_0/un13_set_pulse_cry_0} -x 828 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]} -x 807 -y 45
set_location -inst_name {Controler_0/ADI_SPI_1/un1_counter_1_s_1_871} -x 840 -y 60
set_location -inst_name {Controler_0/ADI_SPI_0/divider_enable_RNI96RV9} -x 624 -y 54
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter_RNIOL1QB[31]} -x 708 -y 36
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_866} -x 747 -y 54
set_location -inst_name {Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0} -x 747 -y 51
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter_RNIPN52A[31]} -x 864 -y 54
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_867} -x 747 -y 42
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_868} -x 720 -y 72
set_location -inst_name {Controler_0/Command_Decoder_0/counter_s_864} -x 624 -y 60
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]} -x 794 -y 51
set_location -inst_name {Controler_0/ADI_SPI_0/un1_counter_1_s_1_870} -x 660 -y 51
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter_RNIOL1QB[31]_CC_0} -x 708 -y 38
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter_RNIOL1QB[31]_CC_1} -x 720 -y 38
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter_RNIOL1QB[31]_CC_2} -x 732 -y 38
set_location -inst_name {Controler_0/ADI_SPI_0/divider_enable_RNI96RV9_CC_0} -x 624 -y 56
set_location -inst_name {Controler_0/ADI_SPI_0/divider_enable_RNI96RV9_CC_1} -x 636 -y 56
set_location -inst_name {Controler_0/ADI_SPI_0/divider_enable_RNI96RV9_CC_2} -x 648 -y 56
set_location -inst_name {Controler_0/ADI_SPI_0/un1_counter_1_s_1_870_CC_0} -x 660 -y 53
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter_RNIPN52A[31]_CC_0} -x 864 -y 56
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter_RNIPN52A[31]_CC_1} -x 876 -y 56
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter_RNIPN52A[31]_CC_2} -x 888 -y 56
set_location -inst_name {Controler_0/ADI_SPI_1/divider_enable_RNI9IIT4_CC_0} -x 852 -y 62
set_location -inst_name {Controler_0/ADI_SPI_1/divider_enable_RNI9IIT4_CC_1} -x 864 -y 62
set_location -inst_name {Controler_0/ADI_SPI_1/divider_enable_RNI9IIT4_CC_2} -x 876 -y 62
set_location -inst_name {Controler_0/ADI_SPI_1/un1_counter_1_s_1_871_CC_0} -x 840 -y 62
set_location -inst_name {Controler_0/Command_Decoder_0/counter_s_864_CC_0} -x 624 -y 62
set_location -inst_name {Controler_0/Command_Decoder_0/counter_s_864_CC_1} -x 636 -y 62
set_location -inst_name {Controler_0/Command_Decoder_0/counter_s_864_CC_2} -x 648 -y 62
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE_s_865_CC_0} -x 828 -y 53
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE_s_865_CC_1} -x 840 -y 53
set_location -inst_name {Controler_0/gpio_controler_0/Counter_PULSE_s_865_CC_2} -x 852 -y 53
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_0} -x 807 -y 47
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_1} -x 816 -y 47
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_0} -x 794 -y 53
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_1} -x 804 -y 53
set_location -inst_name {Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_0} -x 828 -y 56
set_location -inst_name {Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_1} -x 840 -y 56
set_location -inst_name {Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_2} -x 852 -y 56
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_866_CC_0} -x 747 -y 56
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_866_CC_1} -x 756 -y 56
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_867_CC_0} -x 747 -y 44
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_867_CC_1} -x 756 -y 44
set_location -inst_name {Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_0} -x 747 -y 53
set_location -inst_name {Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_1} -x 756 -y 53
set_location -inst_name {Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_0} -x 747 -y 47
set_location -inst_name {Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_1} -x 756 -y 47
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_869_CC_0} -x 780 -y 62
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_868_CC_0} -x 720 -y 74
