Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Oct 26 00:44:04 2022
| Host         : DESKTOP-I5HHF0K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |            9 |
| No           | No                    | Yes                    |               5 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               7 |            4 |
| Yes          | No                    | Yes                    |              40 |           13 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |         Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------+------------------+------------------+----------------+--------------+
|  clk_reg[10]   |                               |                  |                1 |              2 |         2.00 |
|  clk_BUFG      | cpu0/ctrl_mi                  | PIN_13_IBUF      |                1 |              4 |         4.00 |
|  clk_BUFG      | cpu0/pc[3]_i_1_n_0            | PIN_13_IBUF      |                2 |              4 |         2.00 |
|  clk_BUFG      |                               | PIN_13_IBUF      |                3 |              5 |         1.67 |
|  clk_reg[10]   | PIN_20_OBUF                   |                  |                4 |              7 |         1.75 |
|  clk_BUFG      | cpu0/ctrl_bi                  | PIN_13_IBUF      |                3 |              8 |         2.67 |
|  clk_BUFG      | cpu0/ctrl_ai                  | PIN_13_IBUF      |                3 |              8 |         2.67 |
|  clk_BUFG      | cpu0/ctrl_ii                  | PIN_13_IBUF      |                3 |              8 |         2.67 |
|  clk_BUFG      | cpu0/mem_reg_0_15_0_0_i_2_n_0 |                  |                2 |              8 |         4.00 |
|  clk_BUFG      | cpu0/ctrl_oi                  | PIN_13_IBUF      |                1 |              8 |         8.00 |
| ~clk_BUFG      |                               |                  |                4 |             14 |         3.50 |
|  CLK_IBUF_BUFG |                               |                  |                4 |             16 |         4.00 |
+----------------+-------------------------------+------------------+------------------+----------------+--------------+


