Analysis & Synthesis report for MBE_dadda_mult_9x9
Tue Dec 19 18:32:00 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Tue Dec 19 18:32:00 2017           ;
; Quartus Prime Version       ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name               ; MBE_dadda_mult_9x9                          ;
; Top-level Entity Name       ; MBE_dadda_mult_9x9                          ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; MBE_dadda_mult_9x9 ; MBE_dadda_mult_9x9 ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Tue Dec 19 18:31:47 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MBE_dadda_mult_9x9 -c MBE_dadda_mult_9x9
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Warning (20031): Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space.
Info (12021): Found 2 design units, including 1 entities, in source file compressor_53_approx.vhd
    Info (12022): Found design unit 1: compressor_53_approx-DATAFLOW File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53_approx.vhd Line: 15
    Info (12023): Found entity 1: compressor_53_approx File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53_approx.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file shift_n.vhd
    Info (12022): Found design unit 1: shift_n-beh_shift File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n.vhd Line: 13
    Info (12023): Found entity 1: shift_n File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux_mbe.vhd
    Info (12022): Found design unit 1: mux_mbe-beh_mux_mbe File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe.vhd Line: 13
    Info (12023): Found entity 1: mux_mbe File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mbe.vhd
    Info (12022): Found design unit 1: MBE-beh_mbe File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE.vhd Line: 16
    Info (12023): Found entity 1: MBE File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file halfadd.vhd
    Info (12022): Found design unit 1: halfadd-DATAFLOW File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/halfadd.vhd Line: 9
    Info (12023): Found entity 1: halfadd File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/halfadd.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fulladd.vhd
    Info (12022): Found design unit 1: fulladd-beh File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/fulladd.vhd Line: 10
    Info (12023): Found entity 1: fulladd File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/fulladd.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file dadda_tree_18x5_ext.vhd
    Info (12022): Found design unit 1: dadda_tree_18x5_ext-structural File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x5_ext.vhd Line: 17
    Info (12023): Found entity 1: dadda_tree_18x5_ext File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x5_ext.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file compressor_53.vhd
    Info (12022): Found design unit 1: compressor_53-DATAFLOW File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53.vhd Line: 9
    Info (12023): Found entity 1: compressor_53 File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file cell.vhd
    Info (12022): Found design unit 1: cell-beh_cell File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell.vhd Line: 15
    Info (12023): Found entity 1: cell File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell.vhd Line: 5
Info (12021): Found 5 design units, including 1 entities, in source file mbe_dadda_mult_9x9.vhd
    Info (12022): Found design unit 1: MBE_dadda_mult_9x9-NoExt File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd Line: 13
    Info (12022): Found design unit 2: MBE_dadda_mult_9x9-approx File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd Line: 86
    Info (12022): Found design unit 3: MBE_dadda_mult_9x9-approxCut File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd Line: 158
    Info (12022): Found design unit 4: MBE_dadda_mult_9x9-final File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd Line: 230
    Info (12023): Found entity 1: MBE_dadda_mult_9x9 File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd Line: 5
Info (12021): Found 5 design units, including 1 entities, in source file dadda_tree_18x6_noext.vhd
    Info (12022): Found design unit 1: dadda_tree_18x6_NoExt-Roorda File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd Line: 18
    Info (12022): Found design unit 2: dadda_tree_18x6_NoExt-approx File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd Line: 246
    Info (12022): Found design unit 3: dadda_tree_18x6_NoExt-approxCut File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd Line: 474
    Info (12022): Found design unit 4: dadda_tree_18x6_NoExt-final File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd Line: 664
    Info (12023): Found entity 1: dadda_tree_18x6_NoExt File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd Line: 5
Info (12127): Elaborating entity "MBE_dadda_mult_9x9" for the top level hierarchy
Warning (12125): Using design file mbe_roorda.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: MBE_Roorda-beh_mbe File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mbe_roorda.vhd Line: 15
    Info (12023): Found entity 1: MBE_Roorda File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mbe_roorda.vhd Line: 5
Info (12128): Elaborating entity "MBE_Roorda" for hierarchy "MBE_Roorda:MBE_unit" File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd Line: 275
Warning (12125): Using design file cell_roorda.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: cell_Roorda-beh_cell File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_roorda.vhd Line: 15
    Info (12023): Found entity 1: cell_Roorda File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_roorda.vhd Line: 5
Info (12128): Elaborating entity "cell_Roorda" for hierarchy "MBE_Roorda:MBE_unit|cell_Roorda:\Cells_gen:1:Single_cell" File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mbe_roorda.vhd Line: 35
Warning (12125): Using design file mux_mbe_roorda.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: mux_mbe_Roorda-beh_mux_mbe File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe_roorda.vhd Line: 13
    Info (12023): Found entity 1: mux_mbe_Roorda File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mux_mbe_roorda.vhd Line: 5
Info (12128): Elaborating entity "mux_mbe_Roorda" for hierarchy "MBE_Roorda:MBE_unit|cell_Roorda:\Cells_gen:1:Single_cell|mux_mbe_Roorda:LUT" File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_roorda.vhd Line: 38
Warning (12125): Using design file shift_n_roorda.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: shift_n_Roorda-beh_shift File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n_roorda.vhd Line: 14
    Info (12023): Found entity 1: shift_n_Roorda File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/shift_n_roorda.vhd Line: 5
Info (12128): Elaborating entity "shift_n_Roorda" for hierarchy "MBE_Roorda:MBE_unit|cell_Roorda:\Cells_gen:1:Single_cell|shift_n_Roorda:shiftREG" File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_roorda.vhd Line: 40
Info (12128): Elaborating entity "cell_Roorda" for hierarchy "MBE_Roorda:MBE_unit|cell_Roorda:\Cells_gen:2:Single_cell" File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mbe_roorda.vhd Line: 35
Info (12128): Elaborating entity "shift_n_Roorda" for hierarchy "MBE_Roorda:MBE_unit|cell_Roorda:\Cells_gen:2:Single_cell|shift_n_Roorda:shiftREG" File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_roorda.vhd Line: 40
Info (12128): Elaborating entity "cell_Roorda" for hierarchy "MBE_Roorda:MBE_unit|cell_Roorda:\Cells_gen:3:Single_cell" File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mbe_roorda.vhd Line: 35
Info (12128): Elaborating entity "shift_n_Roorda" for hierarchy "MBE_Roorda:MBE_unit|cell_Roorda:\Cells_gen:3:Single_cell|shift_n_Roorda:shiftREG" File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_roorda.vhd Line: 40
Info (12128): Elaborating entity "cell_Roorda" for hierarchy "MBE_Roorda:MBE_unit|cell_Roorda:\Cells_gen:4:Single_cell" File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mbe_roorda.vhd Line: 35
Info (12128): Elaborating entity "shift_n_Roorda" for hierarchy "MBE_Roorda:MBE_unit|cell_Roorda:\Cells_gen:4:Single_cell|shift_n_Roorda:shiftREG" File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_roorda.vhd Line: 40
Info (12128): Elaborating entity "cell_Roorda" for hierarchy "MBE_Roorda:MBE_unit|cell_Roorda:\Cells_gen:5:Single_cell" File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/mbe_roorda.vhd Line: 35
Info (12128): Elaborating entity "shift_n_Roorda" for hierarchy "MBE_Roorda:MBE_unit|cell_Roorda:\Cells_gen:5:Single_cell|shift_n_Roorda:shiftREG" File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/cell_roorda.vhd Line: 40
Info (12129): Elaborating entity "dadda_tree_18x6_NoExt" using architecture "A:final" for hierarchy "dadda_tree_18x6_NoExt:dadda_tree" File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd Line: 284
Info (12128): Elaborating entity "halfadd" for hierarchy "dadda_tree_18x6_NoExt:dadda_tree|halfadd:\level2to1:6:level2to1_ha_cond_first:level2to1_ha" File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd Line: 752
Warning (12125): Using design file compressor_42_approx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: compressor_42_approx-DATAFLOW File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_42_approx.vhd Line: 15
    Info (12023): Found entity 1: compressor_42_approx File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_42_approx.vhd Line: 5
Info (12128): Elaborating entity "compressor_42_approx" for hierarchy "dadda_tree_18x6_NoExt:dadda_tree|compressor_42_approx:\level2to1:8:level2to1_42approx_cond:level2to1_42approx" File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd Line: 758
Info (12128): Elaborating entity "compressor_53" for hierarchy "dadda_tree_18x6_NoExt:dadda_tree|compressor_53:\level2to1:9:level2to1_42_cond_first:level2to1_42" File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/dadda_tree_18x6_NoExt.vhd Line: 766
Info (12128): Elaborating entity "fulladd" for hierarchy "dadda_tree_18x6_NoExt:dadda_tree|compressor_53:\level2to1:9:level2to1_42_cond_first:level2to1_42|fulladd:f1" File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/compressor_53.vhd Line: 19
Error (12006): Node instance "tree_add" instantiates undefined entity "PP_ADDER18". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/meaep/Documents/GitHub/ISA2/VHDL/MBE_dadda_mult/MBE_dadda_mult_9x9.vhd Line: 295
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 7 warnings
    Error: Peak virtual memory: 766 megabytes
    Error: Processing ended: Tue Dec 19 18:32:00 2017
    Error: Elapsed time: 00:00:13
    Error: Total CPU time (on all processors): 00:00:29


