$date
	Wed Oct 15 00:03:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module barrido_tb $end
$var wire 4 ! col [3:0] $end
$var reg 1 " clk $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 4 # col [3:0] $end
$var parameter 1 $ ACTIVE_LOW $end
$var parameter 32 % WAIT_TIME $end
$var parameter 32 & WIDTH $end
$var reg 4 ' col_reg [3:0] $end
$var integer 32 ( clockCounter [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 &
b1 %
0$
$end
#0
$dumpvars
b0 (
b1 '
b1 #
0"
b1 !
$end
#20000
b1 (
1"
#40000
0"
#60000
b10 !
b10 #
b10 '
b0 (
1"
#80000
0"
#100000
b1 (
1"
#120000
0"
#140000
b100 !
b100 #
b100 '
b0 (
1"
#160000
0"
#180000
b1 (
1"
#200000
0"
#220000
b1000 !
b1000 #
b1000 '
b0 (
1"
#240000
0"
#260000
b1 (
1"
#280000
0"
#300000
b1 !
b1 #
b1 '
b0 (
1"
#320000
0"
#340000
b1 (
1"
#360000
0"
#380000
b10 !
b10 #
b10 '
b0 (
1"
#400000
0"
#420000
b1 (
1"
#440000
0"
#460000
b100 !
b100 #
b100 '
b0 (
1"
#480000
0"
#500000
b1 (
1"
#520000
0"
#540000
b1000 !
b1000 #
b1000 '
b0 (
1"
#560000
0"
#580000
b1 (
1"
#600000
0"
#620000
b1 !
b1 #
b1 '
b0 (
1"
#640000
0"
#660000
b1 (
1"
#680000
0"
#700000
b10 !
b10 #
b10 '
b0 (
1"
#720000
0"
#740000
b1 (
1"
#760000
0"
#780000
b100 !
b100 #
b100 '
b0 (
1"
#800000
0"
#820000
b1 (
1"
#840000
0"
#860000
b1000 !
b1000 #
b1000 '
b0 (
1"
#880000
0"
#900000
b1 (
1"
#920000
0"
#940000
b1 !
b1 #
b1 '
b0 (
1"
#960000
0"
#980000
b1 (
1"
#1000000
0"
