-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GCM_AE_HW_1x1_create_H_matrix is
port (
    ap_ready : OUT STD_LOGIC;
    H : IN STD_LOGIC_VECTOR (127 downto 0);
    H_matrix : OUT STD_LOGIC_VECTOR (127 downto 0);
    H_matrix_ap_vld : OUT STD_LOGIC );
end;


architecture behav of GCM_AE_HW_1x1_create_H_matrix is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;


begin



    H_matrix <= H;
    H_matrix_ap_vld <= ap_const_logic_1;
    ap_ready <= ap_const_logic_1;
end behav;
