/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [5:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [14:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [16:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [5:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire [5:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_14z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [5:0] _02_;
  always_latch
    if (!clkin_data[64]) _02_ = 6'h00;
    else if (celloutsig_1_18z[0]) _02_ = { celloutsig_0_27z[4:1], celloutsig_0_15z, celloutsig_0_0z };
  assign celloutsig_0_30z[6:1] = _02_;
  assign celloutsig_1_3z = !(celloutsig_1_1z ? celloutsig_1_1z : celloutsig_1_2z[4]);
  assign celloutsig_0_9z = ~celloutsig_0_13z[8];
  assign celloutsig_0_2z = ~((celloutsig_0_1z | celloutsig_0_1z) & celloutsig_0_1z);
  assign celloutsig_0_5z = in_data[86] | in_data[62];
  assign celloutsig_0_7z = _00_ | celloutsig_0_5z;
  assign celloutsig_0_1z = in_data[0] | celloutsig_0_0z;
  assign celloutsig_0_25z = celloutsig_0_12z[2] | celloutsig_0_10z;
  assign celloutsig_0_26z = in_data[43] | celloutsig_0_16z[9];
  assign celloutsig_0_0z = in_data[42] ^ in_data[66];
  assign celloutsig_1_1z = in_data[187] ^ celloutsig_1_0z[5];
  assign celloutsig_1_11z = celloutsig_1_3z ^ celloutsig_1_0z[0];
  assign celloutsig_0_11z = ~(celloutsig_0_9z ^ celloutsig_0_4z);
  assign celloutsig_0_15z = ~(_00_ ^ celloutsig_0_14z);
  assign celloutsig_1_18z = { celloutsig_1_6z[14:12], celloutsig_1_3z, celloutsig_1_14z } + in_data[117:110];
  reg [5:0] _17_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _17_ <= 6'h00;
    else _17_ <= { in_data[77:73], celloutsig_0_2z };
  assign { celloutsig_0_13z[8], _01_[4], celloutsig_0_27z[5], _01_[2], _00_, _01_[0] } = _17_;
  assign celloutsig_1_19z = { celloutsig_1_18z[2], celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_11z } === in_data[147:144];
  assign celloutsig_0_10z = { in_data[57:47], celloutsig_0_4z } === { celloutsig_0_13z[8], _01_[4], celloutsig_0_27z[5], _01_[2], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_13z[11], celloutsig_0_6z[1], 1'h1 };
  assign celloutsig_1_7z = celloutsig_1_0z[5:2] > celloutsig_1_6z[10:7];
  assign celloutsig_1_10z = celloutsig_1_6z[12:2] > { celloutsig_1_8z[4:1], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_14z = ! { celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_1_2z = { celloutsig_1_0z[4:1], celloutsig_1_1z } | celloutsig_1_0z[5:1];
  assign celloutsig_1_14z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_7z } | in_data[170:167];
  assign celloutsig_1_5z = | celloutsig_1_2z[4:1];
  assign celloutsig_0_4z = | { in_data[12:7], celloutsig_0_1z, celloutsig_0_13z[8], _01_[4], celloutsig_0_27z[5], _01_[2], _00_, _01_[0], celloutsig_0_1z };
  assign celloutsig_1_8z = { in_data[167:161], celloutsig_1_3z } >> in_data[138:131];
  assign celloutsig_0_47z = { 1'h1, celloutsig_0_13z[8:4] } >> celloutsig_0_30z[6:1];
  assign celloutsig_1_0z = in_data[165:160] >> in_data[106:101];
  assign celloutsig_1_6z = { in_data[147:134], celloutsig_1_3z } >> { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_12z = { celloutsig_0_13z[8], _01_[4], celloutsig_0_27z[5], celloutsig_0_1z } >> { _01_[4], celloutsig_0_27z[5], _01_[2], _00_ };
  assign celloutsig_0_16z = { celloutsig_0_27z[5], _01_[2], _00_, _01_[0], celloutsig_0_5z, celloutsig_0_4z, 1'h0, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_13z[11], celloutsig_0_6z[1], 1'h1, celloutsig_0_14z, celloutsig_0_12z } <<< { celloutsig_0_13z[12:10], 1'h1, celloutsig_0_13z[8:3], 2'h2, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_1z, 1'h0, celloutsig_0_5z };
  assign { celloutsig_0_6z[1], celloutsig_0_13z[11] } = { celloutsig_0_2z, celloutsig_0_0z } ~^ { celloutsig_0_4z, _01_[0] };
  assign { celloutsig_0_13z[3], celloutsig_0_13z[4], celloutsig_0_13z[1], celloutsig_0_13z[13], celloutsig_0_13z[14], celloutsig_0_13z[7], celloutsig_0_13z[5], celloutsig_0_13z[10], celloutsig_0_13z[6], celloutsig_0_13z[12] } = { celloutsig_0_6z[1], celloutsig_0_13z[11], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z } | { _01_[0], _00_, celloutsig_0_6z[1], celloutsig_0_9z, celloutsig_0_7z, _01_[4], _01_[2], celloutsig_0_6z[1], celloutsig_0_27z[5], celloutsig_0_0z };
  assign { celloutsig_0_27z[1], celloutsig_0_27z[4:2] } = { celloutsig_0_26z, _01_[2], _00_, _01_[0] } ~^ { celloutsig_0_1z, celloutsig_0_13z[1], celloutsig_0_9z, celloutsig_0_25z };
  assign { _01_[5], _01_[3], _01_[1] } = { celloutsig_0_13z[8], celloutsig_0_27z[5], _00_ };
  assign { celloutsig_0_13z[9], celloutsig_0_13z[2], celloutsig_0_13z[0] } = 3'h7;
  assign celloutsig_0_27z[0] = 1'h1;
  assign celloutsig_0_30z[0] = 1'h0;
  assign { celloutsig_0_6z[2], celloutsig_0_6z[0] } = { celloutsig_0_13z[11], 1'h1 };
  assign { out_data[135:128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, 1'h1, celloutsig_0_47z };
endmodule
