# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do {C:/FPGAprojects/flipflops/reset_sinc/reset_sinc.mdo}
# Loading project reset_sinc
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:53:10 on Apr 07,2025
# vlog -reportprogress 300 "+incdir+C:/FPGAprojects/flipflops" -work work C:/FPGAprojects/flipflops/reset_sinc.v 
# -- Compiling module reset_sinc
# 
# Top level modules:
# 	reset_sinc
# End time: 19:53:10 on Apr 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 19:53:10 on Apr 07,2025
# vlog -reportprogress 300 "+incdir+C:/FPGAprojects/flipflops" -work work C:/FPGAprojects/flipflops/reset_sinc_tf.v 
# -- Compiling module reset_sinc_tf
# 
# Top level modules:
# 	reset_sinc_tf
# End time: 19:53:10 on Apr 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -L work -L pmi_work -L ovi_ecp5u reset_sinc_tf 
# Start time: 19:53:10 on Apr 07,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.reset_sinc_tf(fast)
# Loading work.reset_sinc(fast)
# .main_pane.wave.interior.cs.body.pw.wf
# Causality operation skipped due to absence of debug database file
add wave -position end  sim:/reset_sinc_tf/UUT/Q_FF1
add wave -position end  sim:/reset_sinc_tf/UUT/Q_FF2
add wave -position end  sim:/reset_sinc_tf/UUT/Q_FF3
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.reset_sinc_tf(fast)
# Loading work.reset_sinc(fast)
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.reset_sinc_tf(fast)
# Loading work.reset_sinc(fast)
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/FPGAprojects/flipflops/reset_sinc/wave.do
quit
# End time: 19:59:04 on Apr 07,2025, Elapsed time: 0:05:54
# Errors: 0, Warnings: 2
