.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000000000000001000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000001011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000011000011010
000111111000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000111000100010
000000001000010000
001100000000000000
000000000000000000
000001110000000000
000100000000000000
000000000000010010
000000000000010000
000000000001100000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000011010
000000000000000000
000000000000000000
000000000000000001
000000000000010110
000000000000111000
001110000000000000
000010010000000000
000000000000000000
000111010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000001000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000001000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000011010000110000
001110000000000000
000000110000000000
000000000000000000
000100000000000000
000000000010000010
000000000001000000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 10 0
000000000000000000
000100000000000000
000000000000000000
010000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000010110000000000

.io_tile 11 0
000000000001000010
000100000000000000
000000000000000000
000000000000000001
000000000011110001
000000000011110000
001000000000000000
000000000000000000
010000000000000000
010100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000111000000000
000011010000000000

.io_tile 12 0
000000000000000000
000100000000000000
100000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
110000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000111011000101000000000000000
100000000000001101000000000000000000101000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000001000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000011100000000000000100000000
100000000000000000000000000000000000000001001000000000

.logic_tile 6 1
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
111000000000000001100000000111000000000000001000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000110010101001000001100111100000001
010000000000000000000010000000100000110011000000000000
000000000000001000000110000101001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000010110000000000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000001101000010000000001000110011000000000000
000000000000000101000000000000001001001100111100000000
000000000000000000100000000000001101110011000000000000
110000000000000000000000000101101000001100110100000000
100000000000000000000000000000100000110011000000000000

.logic_tile 7 1
000000000000000011100000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000011100110000000010000000
000000000000000000000011010000011101110000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000111100000100000010000000000
000000000000000000000000000000001101100000010000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
001000000000000000000000000111100000000000001000000000
000000000000001111000000000000100000000000000000000000
000000000000000000000000000111001000001100110100000000
000000000000000000000000000000100000110011000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010011111110101000000000000010
000000000000000000000010001111110000000000000000000000
000000000000000000000000010000000001001111000100000000
000000000000000000000010000000001101001111000100000000
010000000000000000000110000011111110001100110100000000
010000000000000000000000000000110000110011000100000000

.logic_tile 9 1
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
001000000000001000000110110000000000000000000000000000
000000000000001111000010100000000000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000001101011000111100000000000000
000001000000000000000000001001110000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000011010000100000100000000
010000000000000000000000000000000000000000000100000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000010100000000000000000001000000000
000000000000001101000100000000001111000000000000001000
000000000000000101000000000001000000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000100000110011000000000100
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000001000000000000111101000001100111000000000
000000000000000101000000000000000000110011000000000100
000000000000000000000110100000001000001100111000000000
000000000000000000000000000000001001110011000000000001
000000000000000101100110100000001000001100111000000000
000000000000000000000000000000001100110011000000000100
000000000000001000000000001000001000001100110000000100
000000000000000101000000000001000000110011000000000000

.logic_tile 2 2
000000000000000000000110010101100000000000000100000001
000000000000000000000010100000100000000001000000000000
101000000000000000000000000101000000000000000100000000
100000000000000000000000000000100000000001000000000000
110000000000000000000110100000000000011001100100000000
010000000000000000000000001001001011100110010000000100
000000000000001000000000010000000000001111000100000000
000000000000000101000010100000001001001111000000000100
000000000000000000000000000101100000000000000100000000
000000000000000000000010110000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000001000000000000000100000000
100000000000000000000000000000100000000001000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000011100110001111011110101000010100000000
100000000000000000100000001011011100111000100000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000110001101111110111001010000000000
000000000000000111000100000001111101010110100000000000
000000000000000101100011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000001011000010000000000000000000000000000000
000000000000000101000110100000011001110000000000000000
000000000000000000000010100000011100110000000000000010
000000000000000000000010001011111110111001010100000000
000000000000000000000100000101111111110000000000000000

.logic_tile 5 2
000000000000000111000000001011111000110001110000000000
000000000000000000000010010001011010110000110000000001
111000000000000001100010100011101110001100110100000000
100000000000000101010000000000000000110011000000000000
010000000000001111000000000101000000000000000000000000
010000000000000001000000000000000000000001000000000000
000000000000000000000010101111011111001000000000000000
000000000000000000000000000001101001010110100000000000
000000000000000000000000001000000000010110100100000000
000000000000000000000000000011000000101001010000000000
000000000000001101100000001001111010000111000000000000
000000000000000001100000000011011000001001000000000000
000000000000000001100110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000010101000000001100000010000100000
000000000000000111000011101111001001010000100000000000
111000000000001011100000010011101001111001010100000000
100000000000000101100010000101111011110000000000000000
010000000000000001100110100001111111101000010100100000
110000000000000111000000001001011000111000100000000000
000000000000000101000010100101011110101000000000100000
000000000000000101000010100000010000101000000000000000
000000000000000000000010100011001000111001010100000000
000000000000000000000100000001111001110000000000000000
000000000000000101000010101101101001101000010100000000
000000000000000000100110110011011000111000100010000000
000000000000000000000000000011111001101000010100000000
000000000000000000000000001001101011111000100000000000
000000000000000000000010001001001001111001010100000000
000000000000001101000010000111011010110000000000000000

.logic_tile 7 2
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
101000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000110100111001100010100000000000101
000000000000000000000000000000010000010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000011010000100000100000000
000000000000000000000100000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000001100000010000000000
000000000000000000000000001011001111010000100000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000101000110000000000001000000100100000000
000000000000000111100100000000001001000000000010000000
101000000000001000000000000001100000111111110100000000
100000000000000001000010111001100000000000000000000000
110000000000000000000010101000000000111001110000000000
010000000000000000000010101011001000110110110000000000
000000000000000101000010100000011010000100000100000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000011101100000000110000000000000
000000000000000000000010000101001011000000000000000000
000000000000000000000000010101100000000000000100000000
000000000000000000000011010000100000000001000000000001
000000000000000000000000000000011010010101010100000000
000000000000000000000000001101000000101010100000000000
110000000000000000000000000001111000000000000000000000
100000000000000000000000001101011000000000010000000000

.logic_tile 2 3
000000000000001000000110100000000000000000001000000000
000000000000000101000000000000001000000000000000001000
101000000000000101100010100000011011001100111000000000
100000000000000101000000000000001001110011000000000000
000000000000000101000010100000001000001100111000000000
000000000000001101000000000000001010110011000000000000
000000000000000111100110100001101000001100111000000000
000000000000000001000000000000000000110011000000000000
000000000000000001100000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000001101000001100110000000000
000000000000000000000000000000000000110011000000000000
110000000000000000000000000101101010101001000100000100
100000000000000000000000000101111100101010000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000100000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000100000000000000000000101000000010110100110000000
000001000000000000000000000000000000010110100010000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001000000010100000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000100000001000000000000000101000000000000001000000000
000000000000100000000000000000000000000000000000001000
111000000000000000000110000101011010001100111100000000
100000000000000000000000000000000000110011000000000000
110000000000001001100110010101001000001100111100000000
110000000100000101000010000000100000110011000000000000
000000000000000111100000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110000101101000001100111100000000
000000000000000000000100000000100000110011000000000000
110010100000001001100000000000001001001100110100000000
100001000000000001000000000000001001110011000000000000

.logic_tile 6 3
000010000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
101000000000001000000000010011100001000000001000000000
000000000000001011000010000000001010000000000000000000
110000000000010000000110000111001001001100110100000000
010000000000000000000100000000101000110011001000000100
000000000000001001100000010001101011000100000000000000
000000000000001011000011101111111101000000000000000100
000000000000000000000000001000011011001100110100000000
000000000110100000000010011001001100110011001000000100
000000000000001000000110101000000000010110100000000000
000000000000000001000000001101000000101001010000000000
000000000000000000000000011000000000010110100100000000
000000000000000000000010001001000000101001010000000100
010010000000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000101011110001111010000000000
000000000000000101000000000000111101001111010000000100
000000000000000000000010100000000001000000100110000001
000000000000000000000000000000001000000000000001000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001001010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000000000110000000001010000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 8 3
000000000000000111100000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
001000000000001001100000010001100000000000000100000000
000000000000001111000010000000000000000001000000000000
010000000000000001100110110000000000000000000100000000
110000000000000000000110000101000000000010000000000000
000000000000000000000000000000000000000110000000000000
000000000000000000000000000001001111001001000001000101
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000001
000000100000001000000110000000000000000000100100000000
000000000000000001000000000000001011000000000000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000010100000001100000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 9 3
000000000000001000000000010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000100100000000
010000000000000000000000000000001000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000010000000000000000101100000010110100001000000
000000000000000000000000000000000000010110100000000010
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000100000000000000000000000000000
001000000001000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.io_tile 13 3
000000011001000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000011000010
000000000011010000
000000000000000000
000000000000000001
000001110000000001
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000001000000000001000011010010101010100000000
001000000000000011000010101001000000101010100010000000
101000000000001000000110011101111001000000000000000000
100000000000000011000110001001101011000010000000000000
010000000001010000000000000000000001011001100100000000
011000000000000101000000001111001000100110010000000000
000000000000001000000010100000000000000000000000000000
001000000000001011000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000001001110010101010100000000
001000000000000000000010000000010000010101010000000000
000000000000000000000010000000001011001100110000000000
001000000000000000000000000000001101110011000000000000
110000000000000000000000001000011000010101010100000000
101000000000000000000000001101000000101010100000000000

.logic_tile 2 4
010000000000000000000000010101111001000000100000000000
001000000000000000000010101101001111000000000000000000
101000000000001101000000000001100000000000000100000000
000000000000001011000010100000000000000001000010000000
000000000000000000000010101000000000000000000100000000
001000000000000000000010100101000000000010000010000000
000000000000000101100000000000001000000100000100000000
001000000000000101000000000000010000000000000010000000
000000000000001000000000000111100000000000000100000000
001000000000001001000000000000100000000001000010000000
000000000000000000000010100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000001100000000000000000000000000100000000
001000000000000000100000000111000000000010000010000000
000000000000000000000110011011011000000001000000000000
001000000000000000000010011011011011000000000000000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
001000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000111000000000010000000000000
000000000000001000000000000000000000000000000000000000
001000000000000111000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 4
010000000000000000000000000000000000000000000100000000
001000000000000000000000001111000000000010000000000000
101000000000000000000000000101000000000000000100000000
000000001100000000000000000000100000000001000000000000
000001000000001000000011100000011100000100000000000000
001010000000010001000100000000010000000000000000000000
000000000000001101100110000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000100000000000111100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000010010100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000000000111101101011011000010000000000000
001010100000000000000100000101001011000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001100000000000000000000

.logic_tile 6 4
010000000000000101100000000000000000000000000000000000
001000001000000000000000000000000000000000000000000000
101000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000001
001000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 4
010000000000000000000000000000001100000100000100000000
001000000000000000000000000000000000000000000010000100
101010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000110000000000000000000000000000000
111000000000000000000100000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001100000000000000000100
000000000000000101100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101100000000101000000000000000000000000
001000000000000000000000000000100000000001000000000000
000000000000000000000111100111100000000000000100000100
001000000000000000000100000000000000000001000000000010
000000000000001000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000

.logic_tile 8 4
010000000000000101000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000010100000000000000000000100000000
000000000000000000000010100001000000000010000000000000
110000000000000000000000000000000000000000000000000000
111000000000000101000010100000000000000000000000000000
000000000000000101000000001000000000000000000100000000
001000000000000000000000001001000000000010000000000000
000000001110000000000000000000000001000000100100000000
001000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000100000000
001010001100000000000000001101000000000010000000000000
000000000000000000000110100000000001000000100100000000
001000000000000000000100000000001001000000000000000000
000000000001000000000000000000000000000000100100000000
001000000000100000000000000000001010000000000000000000

.logic_tile 9 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000010
000000000000000000000000000000000000000000000001100100
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000010
000000000100001000
000000000100000000
100000000100000001
000000000100110010
000000000100010000
001100000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100001010
000100000100001000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
110000000000000000000000000000000000000000000000000000
001000000000000000000011100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000001000001111000000100100000000
101000000000000000000010001111011101000000010000100000

.logic_tile 2 5
010000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000001
001000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
001000000000000011000011000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000000001111000000000010000000000010
000000000000001000000110011011111101011111110000000100
001000000000001011000111010111101111111111110000000000

.ramb_tile 3 5
010000000000100000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
110000000000000000000011110000001111000011000100000000
001000001100000000000010010000001100000011000000000000
101000000000000101000000001000000001100000010000000000
100000000000000000100000000001001010010000100000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
001000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000000011000000000000000000000000000000000000
000000000000001011100000000000011000000011110000000000
001000000000000001100000000000000000000011110000000000
110000000000000000000000000101101110111110100000000000
101000000000000000000000001001100000111111110000000100

.logic_tile 5 5
010000000100001111000000000011011011111001000000000000
001000000000000111100000000000111100111001000000000000
101000000000001000000000000011111001000111010000000000
000000000000000001000000000000001100000111010000000000
110000000000000000000010000000000000000000100100000000
011000000000000000000000000000001000000000000000000000
000000000000000011100000000101000000000000000100000000
001000000000000000100010110000100000000001000000000000
000000000000000000000110000000000001000000100100000000
001000000000010000000010010000001111000000000000000000
000000000000000001100011100000000000000000100100000000
001000000000000001000000000000001000000000000000000000
000000000000000000000010000011100000000000000100000000
001000000000000000000100000000100000000001000000000000
010000000000000000000010000000001110000100000100000000
111000000000000000000100000000010000000000000000000000

.logic_tile 6 5
010000000000001101100010101101101011010000100000000000
001000000000000101000010110001011001101000000000000000
101000000000001000000110111000011010001011110000000001
000000000000000011000010101101001010000111110000000100
000010000000001000000000011111001010010100000000000000
001000000000000011000010100111000000000000000000000000
000000000000001001100000011001011100000001000100000000
001000000000001011100011011111101001000000001000000001
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001111011001100000000000000000
001000000000000001000000000101101001111000000000000000
000000000000001000000010100001001011000010010000000000
001000000000000001000100000001001000000001010000000000
110000000000000001100000010000000000000000000000000000
101000000000000000000010010000000000000000000000000000

.logic_tile 7 5
011000000000000000000000010000000000000000000000000000
001000000000000000000011010000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
011000000000000000000010100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000000000000000000000000011011101000101010100000000
001000000000000000000010001101111011001001010010000000
000000000000100000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 5
010000000000000000000000000001100000000000000000000100
001000000000011101000011111011000000010110100010000000
101000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000100000000001100000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010110000000000000000000000000000
000010100000000000000010100000000001000000100000000000
001001000000000000000100000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000001000000000000000100000000
111000000000000000000000000000000000000001000000000001

.logic_tile 9 5
010000000000000000000000000011100000000000000100000000
001000000000000000000000000000100000000001000010000000
101010000000010000000000000000011100000100000100000000
000001000000100000000000000000010000000000000010000000
110000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000001010000000110010000000000000000100100000100
001000000000100000000110010000001101000000000000000000
000000000000000000000111100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000001010000000000000000000000000000
001000000000100000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000000000000
000000001000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
100000000000000000000110010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000000000000000010000001111101011010010000000
100000000000000000000011101111011011010111100000000000
010000000000100000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000000000000000000110011000000000000000000100000000
000000000000001101000011110111000000000010000010100001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011000110100110000000000
000000000000000000000000000101011111111000110010000000
000000000000000000000110000001000001001001000000000000
000000000000000000000010110000101011001001000010000000
110000000000000000000000011000000000000000000111000000
100000000000000001000010001111000000000010000000000010

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
100000000000000001100000000000000001000000001000000000
000000000000000000000011000000001111000000000000001000
101000000000001000000000000001111111001100111000000000
100000000000000001000011110000111011110011000000000000
010000000000000101000011101000001001110011000000000000
110000000000000101000000000001001001001100110000000000
000000000000000000000000001001001010111111110000000000
000000001110000000000010101111101010011000000001000000
000010000000000000000000001111011101010110100100000000
000001000000000000000000001011111100000001000000000000
000000000000001000000110011011111100000011100100000000
000000000000000111000010001011011000000011000000000000
000000000000000000000000010111101010101110010000000000
000000000000000000000010000101101001100110010000000000
110000000000000000000110100101001000110100000000000000
100000000000000000000011110000011010110100000001000000

.logic_tile 5 6
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000010010000000000000000000000000000
000000000000010000000000001000000000000000000100000000
000000000000101001000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000001000000111100000001010000100000100000000
000000000000001001000000000000010000000000000000000000
010000000000000000000000000000000000010110100000000000
010000000000000000000000000111000000101001010000000000

.logic_tile 6 6
000000000010000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001011100000000000000000000
000000000000000000000000001101110000000010100000000000
000000000000000000000111000111000000000000000100000000
000000000000100000000100000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010100000000000000111100000011110000100000100000000
000001000000000000000100000000010000000000000000000000

.logic_tile 7 6
000000000000000000000000010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000001000000001001000000111111110100000000
000000000110000000000000000011000000010110100000000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000111100001000000000000000000
000000000000000000000000000101101100101111010010000000
000000000000000000000000000000011100000100000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110100000000000001111000000000000
110000000000010000000000000000001010001111000011000000

.logic_tile 8 6
000000000000001000000111101011111000111111110000000000
000000000000001001000100000011010000010101010000000000
001000000000000000000010100000000001000000100100000000
000000000000000000000000000000001010000000000000000000
110000000001011000000000001001111100010100000000000001
110000000000100011000000000011100000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000000001000000000000001000000000000000100000000
000010100000000001000000000000100000000001000000000000
000000000000000101100110101000000001111001110000000000
000010100000000101000000001001001100110110110000000000
000000000000000000000011101011101011011100000010000100
000000000000000000000000001101001100000011000000100000
000000001000000000000000001001001100100110000000000000
000000000000000000000000001011001010101001000000000000

.logic_tile 9 6
000000000000000000000000001011111010001111100000000000
000000000000000000000000001111001011001101000000100000
101000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000111100000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000010000001100000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110001000011111111011110000000000
000000000000000000000100000101011100110111110000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000010
000100000000000000
000000000000000000
100000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000000000000000000
000011110000000001
000001010000000010
000000001000000000

.io_tile 0 7
000000000000001000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000000000000000000011010000100000110000001
010000000000000000000000000000000000000000001010100101
000000000000001000000000000000000000000000000000000000
000000001100001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000001000000011110010000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000011110111101010000000000
000000000000000000000000001001010000111110100001000000
010000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000

.logic_tile 2 7
000000000000000011100010100000000001000000001000000000
000000001110000000000000000000001101000000000000001000
101000000000000000000110000000000001000000001000000000
000000000000000000000011100000001001000000000000000000
010010100000000000000111001000001000001000011100100000
110001000000000000000000001001001101000100100000000000
000000000000000111100010100001101000001000010100100000
000000000000000000000000000000101101001000010000000000
000000000000000000000110011001001000101010000000000000
000000000000000000000010001101011110010101010010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000100111000000001000000000010110100100000000
000000000001000000100000001011000000101001010000100000
010000000000000000000000000011111001011000000100000000
110000000000000000000000000000111001011000000000100000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
100100000010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000110000111000110001011000000111111110010100000
110000000001010000100000000101100000000000000000000000
000000000000000111100000000000001100101011110000000000
000000000000001111100010100011000000010111110000000000
000000000000001111100111110101111010010100000100000000
000000000000000111100010000000100000010100000000000000
000000001110000001100000000000001011001100000100000000
000000000000000000000000000000001011001100000000000000
000010000000000000000000000000011100010100000100000000
000001000000000000000000001011000000101000000000000010
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 7
100000000000000000000000000000001011000000110100000000
000000000000000000000000000000011000000000110010000000
101001000000001000000000000000000001010000100100000000
100000100000001011000000001101001010100000010001000000
010000000000000000000110110000000000000000000000000000
110000001100000000000010100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000001000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000011100000010110100000000001
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 6 7
000000100001000001100000010000000000000000000000000000
000001000000000000000010110000000000000000000000000000
101000000000000000000000010001100000000000000100000000
000000000000000000000010010000100000000001000000000001
010000000001010011100110000000011100000100000000000000
010000000000000000100100000000000000000000000000000000
000000000000001000000000000000001011000000010000000001
000000000000000111000000000001011111000000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000001100000001000001010000001010000000000
000001000000000111000000000101000000000010100000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000001000000000111000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001010000000000000000000001000000100100000001
000000000000000000000000000000001000000000000000000101
000000000000000000000000000000000000000000000000000000
000010100000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000011
000000000000000000000000001101000000000010000000000101
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000001000000000101000000000000000000000000000000000000
000010100000000000000011100000000000000000000000000000
101000000000000001100000001001111111001000000000000001
000000000000000101100011100001111110000000000000000100
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000001
000000001110000000000000001111100001010000100010000000
000000000000000000000000000101001001000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010001111111001000111010001000000
000000000010000101000000000111111000100110110000000000

.logic_tile 9 7
000000000000000000000000010000000000000000000000000000
000000100000000000000011110000000000000000000000000000
101000000010000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000110000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000010
001111010001000000
100000000000000000
000000000000000001
000001111000000010
000000000000010001
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000011001
000000000000000010
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000101000010110001100000000000001000000000
000000000000000000100111100000000000000000000000001000
000000000000000101000010100000000000000000001000000000
000000000000000000100111110000001000000000000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000010110000001001110011000000000000
000000000000100000000000000101101000001100111000000000
000010000001000000000000000000100000110011000000000000
000000001010000000000000000001001000111100001000000000
000000000000000000000000000000100000111100000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000001000001000001100110000000000
000000001100001001000000000111000000110011000000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000001000000000000000000001111000000000000100000
000000000000000000000000000101100000000000000100000000
000000000000000000000010100000000000000001000000100000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000000100000

.logic_tile 6 8
000000000000000000000000000000000000000000000000000000
000000000000000111000010100000000000000000000000000000
101010100000000000000000000001100000000000000100100000
000001000000001101000000000000000000000001000000000000
010000000000000000000000000000000000000000000100100000
010000000000000000000000001011000000000010000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000111000000000010000000000010
000000000000000101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000100000000000000011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001000000000000000000001000000000000000100000000
000001000001010101000000000000000000000001000000100000

.logic_tile 7 8
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000011000000
101000000000001001100000000000000000000000000000000000
000000001100001001100000000000000000000000000000000000
110000000000000000000000000000000000000000000110000000
110000000000000000000000000001000000000010000000000000
000000000001010000000000000001100000000000000000000000
000000000000100000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000111000000000110000001100000000000000100000100
000000000000000000000000000000000000000001000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000010110000000001000000100100000010
000000000000000000000010100000001011000000000000000001
101000000000000101000000010001011101000000100000000000
000000001010000000000011010111111101000000000000000000
110000000000000000000000001011101110000100000000000000
110000000000000000000000001011101001000000000000000000
000000000000000000000010000000000000000000000110000001
000000001110000000000000001001000000000010000000000100
000000000000000000000000000000000001000000100100000010
000000000000000000000000000000001110000000000000000001
000000000000000001000110111000000000000000000100000110
000000000000000000000010100001000000000010000010000000
000000000000001000000111101000000000000000000100000110
000000000000000101000100001001000000000010000010000100
000000000000000001000000000000000001000000100110000010
000000000000000000000000000000001100000000000000000100

.logic_tile 9 8
000000000000000000000000000001100001100000010100000000
000000000000000000000000000000101011100000010000000000
101000000000001000000111000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000111000000011100000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100001000110000000000000
000000000000000000000000000000101011000110000001000000
000001000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000110000001100001010000100100000000
000000000000000000000000000000101011010000100000100000
010000000000000000000000001101100000000000000110000000
010000000000000000000000001001100000010110100000000010

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000001100000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000010000001100000
000000110000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000001001101110000000000000000000
000000000000000000000000000011111101010000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000001100010100111000000010110100100000000
000000000000000000000010100000000000010110100000100100
101000000000000101000000000000000000000000000100000000
100000000000000101000000001101000000000010000000000000
110000000000000101000010101001001110000001000000000000
010000000000000000100110110111001001000000000000000000
000000000000000101000000000000000001000000100100000000
000000000000001101100000000000001010000000000000000000
000000000000000000000000001001011001010010000000000000
000000000000000000000010110001101100000000000000000000
000000000000001000000000000000001010000100000100000000
000000000000001011000000000000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000000001000000000101000000000010000000000000
110000000000000001100000000101000000000000000100000000
100000000000000000000000000000100000000001000000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000100000000
100000000000000000000000000011000000000010001010000000
010000000000000111000110100000001000000100000100000000
110000000000000000000100000000010000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000111000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000001010000100000100000000
000000000000001111000000000000000000000000000010000000
000000100000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 6 9
000000000000000000000111111101101010000010100000000000
000000000000000000000111111001000000000000000010000000
111000000000001101000000010111101000101000000100000000
100000000000001111100010010000110000101000000000000000
110000000000000000000010011000001010101111000100000000
010000000000101101000010100001011111011111000000000000
000000000000000011100000000000000000000000000000000000
000000000000001101100010010000000000000000000000000000
000000000000000000000010000000011011110000000100000000
000010000000000000000010000000011111110000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000110101001011000000000000001000000
000000000000000000000000000101101011100000000000000000
110001000000000000000110100101000000010000100000000000
010010100000000000000000000000101101010000100000000000

.logic_tile 7 9
000000000000001001000111110001011000010000000000000000
000000000000000101100111010000011011010000000000100000
111000000000000000000111100011001010101001010100000000
100000000000000000000000001101100000111110100000000000
010000000000001001100111011111011110111001010100000000
010000000000000001100010011011101010110000000000000000
000000000000000000000000000101000000010110100000000000
000000000100000000000010111101001001001001000000000000
000000000000000101100000010011001010111100010100000000
000000000000000000000010100000011010111100010000000000
000000000000001000000000011001001110010000110000000000
000000000000000101000010101101001010100000010000000010
000000000000001101000000010111011111111001010110000000
000000000010001011100011100101011101110000000000000000
110000000000001000000000010101000000000000000000000000
010000000000001101000011110000000000000001000000000000

.logic_tile 8 9
000000000000000101000000001001101010000110100010100000
000000000000001101000011101001101101000011000000000000
101000000000000000000110010001001000010111110100000000
000000000000000111000110010000010000010111110000000000
010000000000001000000111011000001100010111110100000000
110000000000001001000111001101010000101011110000000000
000000001010000000000010100000001100100000000000000000
000000000000000000000110111101011110010000000000000000
000001000000000000000010111101011000111001110000000000
000010100000000000000010011001011101111100110010000000
000000000001000000000000001000000001011111100100000000
000000000000100000000000000111001011101111010001000000
000000000000000000000011101001101010000000000000000000
000000000000001111000000001001101101000010000001000000
010000000000000000000111110111011111000110100000000000
010000000000000101000010000001111111001111110000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000110100000000000000000000000000000
100000001010000101000000000000000000000000000000000000
010000000000000101000111100000000000000000000000000000
110000000000000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111011001101011110100000000
000000000000000000000000000101111000111011110001000000
000010100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000111100000010110100100000000
000000000000000000000000000000100000010110100000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000101110
000000000000110100
001100011000000000
000000001000000000
000000000000000000
000100000000000000
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
000000000000000011100000000101101101000010000000000000
000000000000000101000000000000111000000010000000000000
101000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000000000000000101000000000001000000111001110000000000
000000000000000000100000000000001010111001110000000100
000000000000000101000000010000001111001100110000000000
000000001010000000100010000000011110001100110000000000
000000000000000000000110011000011110010101010000000000
000000000000000000000010100111000000101010100000000000
000000000000000000000110010001011011101001010100000000
000000000000000000000010100111001101101101010010000000
000000000000001000000110101000000001011001100000000000
000000000000000001000000000111001101100110010000000000
110000000000001101100000000011001110010101010000000000
100000000000000101000000000000110000010101010000000001

.logic_tile 2 10
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000101000010100000011011001100111000000000
000000000000000000000010100000001000110011000000000000
000000000000000101000010100000001000001100111000000000
000000000000000101000000000000001010110011000000000000
000000000000000011100000000000001001001100111000000000
000000000000001101000010110000001001110011000000000000
000001000000000000000000000000001000001100111000000000
000010100000000000000000000000001011110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000001000001000001100110000000000
000000000000000000000000000101000000110011000000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
101000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000010000000000000000001000000000010000000100010
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000001101101000011110010000000
000000000000000000000000000111101111100011110000000000
000000000000000000000110000000000000000000000000000000
000000001110000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000001000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000010100000000000000000010011111110110000100000000000
000000000000000000000010100000101111110000100000100000
000000000000000101100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000101100011100000000000010110100001000000
000000000000000000000100000011000000101001010000000000

.logic_tile 6 10
000010100000000000000000000000011110000100000100000001
000001000000000000000000000000010000000000000000000000
101000000000000101000000000000011010000100000100000000
000000000000000000100000000000010000000000000010100101
010000000000000111100011100101100000000000000110000000
110000000000000101100000000000000000000001000000000000
000000000000000000000111101011000000111111110000000000
000000000000000001000000000001000000101001010000000100
000000000000001000000110010000001110000100000110000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000010000001100000001010000000000
000000000000000000000010100101010000000010100000000000
000000000000000001100000000111011000000010100000000000
000000000000000001000010100111101010000010000000000010
000000000000000000000000000011100000101001010000000000
000000000000000000000010001011100000000000000000100000

.logic_tile 7 10
000000000100000101100000000101000000000000000100000000
000000000000000101000010110000100000000001000000000000
101000000000000000000000010000000000000000100100000000
000000000000000000000011110000001111000000000000000000
110000000000000000000000001000000000000000000100000000
010000000000000000000010001011000000000010000000000100
000000000000000000000000000001101000010111110000000000
000000000000000001000010000011111000011011110000000010
000000000000000101000000000101100000000000000100000000
000000000000000000100010010000100000000001000000000000
000000101110000000000010101000000000000000000100000001
000001000000000000000010000101000000000010000000000000
000000000000001000000000000000011100000011000000000000
000000000000001001000010000000011001000011000001000000
000000000010000000000000000001001000101001010000000000
000000000000000000000000000111010000101000000000100000

.logic_tile 8 10
000000000000001000000000011011001111011110100000000000
000000000000001011000010001101111000101111110000000000
101000000000001000000010101000011100000001010000000001
000000000000000101000100001011010000000010100000000100
110000000000000000000010100000001100000100000100000000
110000000000000000000100000000000000000000000000000000
000000000001000000000010100000001110000100000100000000
000000000000000000000100000000000000000000000000000000
000000000000000001000110100000000000000000000100000000
000000000000000000000110110001000000000010000000000000
000000000000001000000010110011100001100000010000000000
000000000000000001000110101111001001000000000001000000
000010000000000001000010000111011001000111110000000000
000001000000000000000011111001111111101111110000000000
000000000000000000000011000101001101011111110000000000
000000000110000000000010011111111111000111110000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000001100000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
110000000000000000000110100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001110000000000000001101011110010111100000000000
000000000000000000000000001011111101111111010000000000
000000000000000111000011000011101101010111110000000000
000000000000000000100100000111001111011011110000000000
000000000000000011100010110000000000000000000000000000
000000000000000000100110000000000000000000000000000000
000000000000000101000110000000011101001111110000000000
000000000000000000100100000000011111001111110000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000100000000000000
000000000000000000
010000000000000000
000001010000000000
100000001000000000
001100000000000000
010000000000000000
001000000000100000
000100000000100100
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
100000000000000001100010110000000000000000000000000000
000000000000001001100110000000000000000000000000000000
101000000000001101000000001011000000010000100100100000
100000000000000011000000000001101110000000000000000000
110000000000000000000000011101111000000100000000000000
110000000000000111000010011101101110000000000000000000
000000000000000000000110011000000000000000000000000000
000000000000000000000110011011000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000001000011010000000000000000000000000000
000000000000000000000110000001001100000000010000000000
000000000000000000000000000001101011001000000000000000
000000000000000001100110000111001010111110100000000010
000000000000001001000000000001000000111111110000000000
110000000000000000000000000001101100101011010000000000
100000000000000000000000001001011110101011110000000000

.logic_tile 2 11
000000000000000101000000000001001010101010100100000000
000000000000000000000000000000000000101010100000000000
101000000000000000000010100000000001000000100100000000
100000000000000000000000000000001111000000000000000000
110000000000001000000000000101111000010101010100000000
010000000000001011000010100000110000010101010000000000
000000000000000000000000000000000000011001100100000000
000000000000000000000010100001001011100110010010000000
000000000000000000000000010001100000000000000100000000
000000000000000000000010010000100000000001000000000010
000000000000001000000000000011100000000000000100000000
000000000000001001000000000000000000000001000000000000
000000000000000000000110000000011010000100000100000000
000000000000000000000100000000010000000000000000100000
110000000000000000000000010000001110000100000100000000
100000000000000000000010010000010000000000000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000011110000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000

.logic_tile 5 11
000000000000000000000110000000000000000000000000000000
000000000010000000000111100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011101001110111110100000001
000000000000000000000000001001011100110110110000000000
000000000000001101000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000001110000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 6 11
000000000000000111100010100000011000010000000000000000
000000000000000101100011100001001101100000000000000000
101010100000000001100000000000011010000100000100000000
000001000000000101000000000000000000000000000000000000
010000000000001101000000000000011001010000000000000000
010000000000001001000010100001001111100000000000000000
000000000000001011100000000111000000101001010000000000
000000000000001101100000000001101001011111100000000000
000000001100001001000000000101001010111001010000000000
000000000000001011000010100101011100100010100000000000
000000000000001000000000000001101010000100000000000000
000000000000000001000000001101001100000000000000000000
000011100001010000000010001111011010111001010000000000
000010100000000000000010010011101000100110000000000000
000000000000000000000010101001000001000000000000000000
000000000000000000000010100001001111010000100000000000

.logic_tile 7 11
000000000000001101000011110011100001111111110100000100
000000000000000101000010100001001100011111100000000000
101000000000001001100000000001011100111111110100000001
000000000000001111000000000101110000101011111000000000
010000000000000011100111000111011110000000000000000000
110000000000001101100000000101001101000001000000000100
000000000000000000000110111111111010111110100100100000
000000000000011101000010100001010000111111110000000000
000000000000001000000111110101111110000000000100000000
000000000000001001000010010101110000101000000000100000
000000000000001001000000000111101110010111100000000000
000000000000000101100010110001101101111111100000000000
000000001110001001100000010111111010010100100000000000
000000000000001001100011101011001100000110000000000000
010000000000001101100110110000000000001001000000000000
010000000000001001000010001001001111000110000000000000

.logic_tile 8 11
000100000000000000000000010000000001000000100101000000
000000000000000000000010100000001000000000000000000000
101000000000001000000111000000000000000000100100000000
000000000000001011000000000000001101000000000000000000
110000000000001011100000000000000000000000000100000000
110000000000001011100000000101000000000010000000000000
000000000000000000000111110000000001000000100100000000
000000000000000001000110000000001010000000000000000000
000000000000000101000011000111001111010110110000000000
000000000000000111000000001001101111101111110000000000
000000000000000000000010001001011110011110100000000000
000000000000000000000100001101111100011111110000000000
000000000000000000000010010000011000000100000100000000
000000000000000101000010000000010000000000000000000000
000000000000000000000011101101101100000000000010000000
000000000000000000000100001011101010000010000000000001

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000100000000000000
000000000000000000
110000000000000001
000010000000110010
000001010000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000010000010
000000000001000000
000000000000000000
000000000000000001
000001010000000001
000000001000000000

.io_tile 0 12
000000000100000000
000100000100000000
000010000100000000
010000110100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
110000000000000000000000010000000000000000001000000000
001000000000001101000010000000001000000000000000001000
101000000000000101000000010011000001000000001000000000
100000000000000000100010000000101011000000000000000000
110000000000000000000010101101101000010010000100000000
111000000000000000000100001111001001101001010000000000
000000000000000001000000000001011001001000000000000000
001000000000001101100010110000111100001000000000000000
000000000000000000000000000011100001100000010000000000
001000000000000000000010001001001001000000000000000000
000000000000001001100000000101000001000110000100000000
001000000000000001000000000000101100000110000000000000
000000000000000000000011000101111011101101010100000000
001000000000000000000000000001011111101011010000000000
110000000000000000000110001101111100111111110000000000
101000000000000000000000000001000000010100000000000000

.logic_tile 2 12
010000000000000101000000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
101000000000000101000000000000000001000000100100000001
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000001010000100000100000000
001000000000000101000000000000000000000000000010000000
000000000000000000000010100101100000000000000100000001
001000000000000101000000000000100000000001000000000000
000000000000000000000000000101100000000000000110000000
001000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000001000000000010000010000000
000000000000000000000000000001100000000000000100000000
001000000000000000000000000000000000000001000000000000
000000000000000000000000010001000000000000000100000000
001000000000000000000010000000100000000001000000000010

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000100000000010110000000000000000000000000000
000000000000010000000010000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001111000000000000000000
000000000001000001100000001001111010000010000000000000
001000000000000000000000001001101111000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000000000111000000000010000000000000
000000000000000000000110110000000000000000000100000000
001000000000000000000010001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000001111000000000000000000000000000000000000

.logic_tile 5 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
001000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 12
010000000000001000000000010000000000000000000000000000
001000000000001011000011010000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
011000000000000000000010010000000000000000000000000000
000000000000000001000110001001001001101001010000000000
001000000000000000000010001101011100101001110000000000
000000000000000000000010000000000001000000100100000000
001000001000000000000010010000001010000000000000000000
000000000000001011100000000111111010001111100000000000
001000000000000001100000001011011011011111110000000000
000000001100000001000000001011001011000111110000000000
001000000000000000000000001111111100101111110000000000
000000000000000101000010100111000000000000000100000000
001000000000000000000000000000000000000001000000000000

.logic_tile 7 12
010000000000000011100111000011111001011111110000000000
001000000000000000000110101101011000000111110000000000
101000000000001000000110000001011010001000000010000000
000000000000001011000100000000111001001000000001000100
110000000000000001000111000001000000000000000100000000
111000000000000000000100000000000000000001000010000000
000000000000000011100010100101101000101000000000000000
001000000000000001000000001001110000000000000000000000
000000000000000000000110100000000000000000100100000000
001000000000000000000100000000001010000000000000000000
000000000000000101000000000000000000000000000110000000
001000000000000000100000001011000000000010000010000000
000000000000000000000110000000011010000100000100000000
001000000000000000000100000000000000000000000010000000
110000000000000000000000000101100000000000000100000000
101000000000000000000000000000000000000001000000000000

.logic_tile 8 12
010000000000000000000111000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110100000000000000000000100000000
111000000000000000000000000011000000000010000000000000
000000000000000000000010100000011100000100000100000000
001000000000000000000000000000010000000000000000000000
000000000000001000000000011001001110010111100000000000
001000000000001101000011101101101101111011110000000100
000000000000001000000000010000000000000000000100000000
001000000000001101000010111111000000000010000000000000
000000000000001000000000010001100000000000000100000000
001000000000001011000010110000000000000001000000000000
000000000000100000000000000011100000000000000100000000
001000000000010000000000000000000000000001000000000000

.logic_tile 9 12
010000000110000000000000011111011111001000010100000000
001000000000000000000010001101101100011110110010000000
101000000000001101100000000011111001111001110110000000
000000000000000001000000001111001000110100010000000000
010000000000000000000110110000000000000000100000000000
011000000000000000000010100000001100000000000000000000
000000000000000001100110100001111100001001100100000000
001000000000000000000000001101001111000110100010100000
000000100000000000000000010000011110000010100000000000
001000000000001101000011101011000000000001010000000000
000000000000000000000000000011101101101000010000000000
001000000000001111000000001111011110000110100000000000
000000000000000000000000001111000000010000100100000001
001000000000000000000010110101101011101001010000000010
000000000000001000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000010
000000000100000000
000000000101100000
000000000100000001
000000000101100001
000000000101110000
000000000100100000
000000000100000000
000010000000000000
000001010000000000
000000111000100010
000011010000110000
000000000000100000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000100000100001000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000100000
000100000000100100
000000000000000100
000011110000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
110000000000000111000010100000000001001111000000000000
001000000000000000000010110000001010001111000000000000
101000000000001101100000000000000000000000000000000000
100000000000000001000010100000000000000000000000000000
110000000000000000000110001001011101111001110000000000
011000000000000000000000001101011000111101110000000000
000000000000001101000010100001011110101010100000000000
001000000000000101000000000000100000101010100000000000
000000001110000000000000010000001001001000000000000000
001000000000000000000010001001011110000100000000000000
000000000000000000000110000000001010000100000100000000
001000000000000000000000000000010000000000000000100010
000000000000000000000000000000000001001111000000000000
001000000000000000000000000000001001001111000000000000
110000000000000001100000001111101001000001010000000000
101000000000000000000000000101011000000011010000000000

.logic_tile 2 13
010000000000000000000000010000000000000000000000000000
001000000000000000000011110000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
011000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000001101000000000010000010000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010100000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000001000000100000000000000000000000000000
001000100001010000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000010000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100010100111000000000000000100000000
001000000000000000100000000000000000000001000000000000
000000000000000111100000000000011010000100000100000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000000001001111000000000000000000
001000000000000000000000001101111111000000100000000000
000000000000000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000111000010000000000000000000000000000000
000000000000000000000110100000001010000100000100000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000110100000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000101111101000000100100000000
101000000000000000000000000000111010000000101000100000

.logic_tile 6 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011110000000000000000000000000000
000010000000000000000000000000000000000000000100000000
001001000000000000000000001111000000000010000010100000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001011000000000000000001
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010000000000000000000000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
101000000000000000000000010111100000001001000100000000
000000000000000000000010011111101011101111010000100001
010000000000000000000010100000000000000000000000000000
111000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000000001011011000110100010100000000
001000000000000000000000001101111011111101010001000000
000000000000000000000110110000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000110101111001000011001010100000000
001000000000000000000000001101111111101001100000000000

.logic_tile 8 13
010000000000000000000000000111111111000010110001000000
001000000000000000000000001011101111000011110000000000
101000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
110000000000000001000000000000011111000011000000000000
111000000000000000000000000000001111000011000000000000
000000000000000000000011100000001010000100000100000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010010000000000000000000000000000
000000000000000000000110100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000001000000110010000011010000100000100000000
001000000000001001000110010000010000000000000000000000

.logic_tile 9 13
010000000000000000000000001101000000111001110100100000
001000000000000000000000000101101010010110100010000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101100011010000000000000000000000000000
111000000000000000000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000

.ramb_tile 10 13
010001000000000000000000000000000000000000
001000110000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100100000
000000000100000000
000000000000000000
000111110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
100000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000111000001010000100100000000
010000000000000000000000000000101010010000100000000010
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000010
000100000000001000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000011011000100010
000001010000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000001011000001000000000000000100
000000000000000000000000001111001110100000010000000010
000000000000000000000000000111111110000000010000000100
000000000000000000000000000000101100000000010000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100010100000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000010
000100000000000000
000010000000000000
000001010000000001
000001010000000010
000000001000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000001011000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000001
000000000000000000
011000000000000001
000000000000000000
000000000000000001
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000000000000000000
000010000001100000
000001110000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000001000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000001000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000001
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
000000000000000000
000000000000000000
000000111000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000010
000000000000001000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001110000000000000
000011110000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 1 i_sck$SB_IO_IN_$glb_clk
.sym 3 r_counter[0]_$glb_clk
.sym 4 lvds_clock_buf
.sym 7 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 8 i_glob_clock$SB_IO_IN_$glb_clk
.sym 49 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 50 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 51 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 52 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 53 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 54 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 127 i_smi_a3$SB_IO_IN
.sym 143 i_smi_a3$SB_IO_IN
.sym 177 rx_09_fifo.wr_addr[1]
.sym 178 rx_09_fifo.wr_addr_gray[0]
.sym 179 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 180 rx_09_fifo.wr_addr[5]
.sym 181 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 182 rx_09_fifo.wr_addr[7]
.sym 183 rx_09_fifo.wr_addr_gray[3]
.sym 184 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 291 rx_09_fifo.wr_addr_gray[1]
.sym 292 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 293 rx_09_fifo.wr_addr_gray[5]
.sym 296 rx_09_fifo.wr_addr_gray[4]
.sym 297 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 298 rx_09_fifo.wr_addr_gray[6]
.sym 412 w_rx_09_fifo_push
.sym 523 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 552 i_smi_a3$SB_IO_IN
.sym 599 i_smi_a3$SB_IO_IN
.sym 635 i_smi_a2_SB_LUT4_I1_O[3]
.sym 638 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 639 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 653 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 709 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 779 w_lvds_rx_09_d0
.sym 785 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 803 w_lvds_rx_09_d1
.sym 805 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 823 sys_ctrl_ins.reset_cmd
.sym 825 i_smi_a2_SB_LUT4_I1_O[3]
.sym 826 w_lvds_rx_09_d0
.sym 827 w_lvds_rx_09_d1
.sym 830 i_smi_a2_SB_LUT4_I1_O[3]
.sym 854 i_smi_a2_SB_LUT4_I1_O[3]
.sym 860 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[3]
.sym 917 $PACKER_VCC_NET
.sym 940 lvds_clock
.sym 941 $PACKER_VCC_NET
.sym 944 lvds_clock
.sym 970 lvds_clock
.sym 974 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[2]
.sym 976 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 977 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 978 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 979 w_rx_24_fifo_full
.sym 980 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 981 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[0]
.sym 1054 i_smi_a3$SB_IO_IN
.sym 1089 w_rx_24_fifo_push
.sym 1090 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 1091 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 1093 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[1]
.sym 1094 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 1095 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 1173 w_lvds_rx_09_d0
.sym 1174 w_lvds_rx_09_d1
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_buf
.sym 1191 $PACKER_VCC_NET
.sym 1204 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 1205 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 1206 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 1207 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 1208 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 1209 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 1246 w_lvds_rx_09_d1
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1302 $PACKER_VCC_NET
.sym 1316 lvds_rx_24_inst.r_phase_count[0]
.sym 1318 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 1319 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_D[0]
.sym 1320 w_lvds_rx_24_d1_SB_LUT4_I0_O[3]
.sym 1321 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 1322 lvds_rx_24_inst.r_phase_count[1]
.sym 1323 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 1348 rx_24_fifo.wr_addr_gray_rd[7]
.sym 1360 $PACKER_VCC_NET
.sym 1401 w_lvds_rx_24_d0
.sym 1402 w_lvds_rx_24_d1
.sym 1411 $PACKER_VCC_NET
.sym 1412 lvds_clock_buf
.sym 1424 $PACKER_VCC_NET
.sym 1432 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 1439 $PACKER_VCC_NET
.sym 1481 $PACKER_VCC_NET
.sym 1510 i_smi_a3$SB_IO_IN
.sym 1511 o_shdn_tx_lna$SB_IO_OUT
.sym 1946 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 1950 i_smi_a2_SB_LUT4_I1_O[3]
.sym 1951 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 2063 rx_09_fifo.wr_addr[6]
.sym 2064 rx_09_fifo.wr_addr[3]
.sym 2065 rx_09_fifo.wr_addr_gray[2]
.sym 2066 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 2067 rx_09_fifo.wr_addr[4]
.sym 2070 rx_09_fifo.wr_addr[2]
.sym 2135 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 2145 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 2152 rx_09_fifo.wr_addr[1]
.sym 2155 rx_09_fifo.wr_addr[5]
.sym 2157 rx_09_fifo.wr_addr[7]
.sym 2168 rx_09_fifo.wr_addr[6]
.sym 2175 rx_09_fifo.wr_addr[2]
.sym 2177 rx_09_fifo.wr_addr[3]
.sym 2179 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 2180 rx_09_fifo.wr_addr[4]
.sym 2184 $nextpnr_ICESTORM_LC_4$O
.sym 2187 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 2190 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 2192 rx_09_fifo.wr_addr[1]
.sym 2196 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 2198 rx_09_fifo.wr_addr[2]
.sym 2200 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 2202 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 2204 rx_09_fifo.wr_addr[3]
.sym 2206 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 2208 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 2210 rx_09_fifo.wr_addr[4]
.sym 2212 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 2214 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 2217 rx_09_fifo.wr_addr[5]
.sym 2218 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 2220 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 2223 rx_09_fifo.wr_addr[6]
.sym 2224 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 2227 rx_09_fifo.wr_addr[7]
.sym 2230 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 2235 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[1]
.sym 2236 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[2]
.sym 2237 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[3]
.sym 2238 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[4]
.sym 2239 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[5]
.sym 2240 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[6]
.sym 2241 w_rx_09_fifo_full
.sym 2258 rx_09_fifo.wr_addr_gray[2]
.sym 2260 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 2265 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 2272 w_rx_09_fifo_push
.sym 2276 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 2287 i_smi_a2_SB_LUT4_I1_O[3]
.sym 2288 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 2290 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 2291 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 2293 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 2297 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 2298 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 2299 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 2300 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 2302 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 2305 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 2309 w_rx_09_fifo_push
.sym 2322 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 2326 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 2327 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 2332 w_rx_09_fifo_push
.sym 2334 i_smi_a2_SB_LUT4_I1_O[3]
.sym 2341 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 2344 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 2345 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 2346 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 2351 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 2356 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 2359 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 2362 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 2363 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 2364 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 2365 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 2366 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 2367 lvds_clock_buf
.sym 2368 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 2369 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 2370 rx_09_fifo.wr_addr_gray_rd[2]
.sym 2371 rx_09_fifo.wr_addr_gray_rd[4]
.sym 2372 rx_09_fifo.wr_addr_gray_rd[5]
.sym 2373 rx_09_fifo.wr_addr_gray_rd[3]
.sym 2375 rx_09_fifo.wr_addr_gray_rd[0]
.sym 2376 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[3]
.sym 2381 rx_09_fifo.wr_addr[1]
.sym 2400 rx_09_fifo.wr_addr[7]
.sym 2403 w_rx_09_fifo_full
.sym 2422 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 2424 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 2426 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 2428 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 2429 w_rx_09_fifo_full
.sym 2430 rx_09_fifo.wr_addr[1]
.sym 2434 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 2436 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 2437 w_rx_09_fifo_push
.sym 2444 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 2449 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 2455 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 2458 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 2461 w_rx_09_fifo_full
.sym 2462 w_rx_09_fifo_push
.sym 2463 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 2464 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 2467 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 2469 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 2486 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 2488 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 2493 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 2494 rx_09_fifo.wr_addr[1]
.sym 2497 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 2500 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 2501 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 2502 lvds_clock_buf
.sym 2503 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 2507 rx_09_fifo.wr_addr_gray_rd[7]
.sym 2510 rx_09_fifo.wr_addr_gray_rd[6]
.sym 2511 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 2516 rx_09_fifo.wr_addr_gray[1]
.sym 2517 rx_09_fifo.wr_addr_gray_rd[0]
.sym 2528 w_lvds_rx_09_d1
.sym 2530 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 2533 sys_ctrl_ins.reset_count[2]
.sym 2535 sys_ctrl_ins.reset_count[3]
.sym 2538 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 2540 $PACKER_GND_NET
.sym 2548 i_smi_a2_SB_LUT4_I1_O[3]
.sym 2559 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 2580 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 2584 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 2587 w_rx_09_fifo_full
.sym 2632 w_rx_09_fifo_full
.sym 2634 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 2635 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 2636 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 2637 lvds_clock_buf
.sym 2638 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 2640 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 2642 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 2644 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 2645 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[1]
.sym 2646 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 2650 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 2663 sys_ctrl_ins.reset_count[0]
.sym 2665 sys_ctrl_ins.reset_count[1]
.sym 2672 i_smi_a2_SB_LUT4_I1_O[3]
.sym 2673 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 2699 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 2752 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 2776 sys_ctrl_ins.reset_count[2]
.sym 2777 sys_ctrl_ins.reset_count[3]
.sym 2778 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 2780 sys_ctrl_ins.reset_count[0]
.sym 2781 sys_ctrl_ins.reset_count[1]
.sym 2787 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[1]
.sym 2789 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 2791 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 2795 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 2810 i_smi_a2_SB_LUT4_I1_O[3]
.sym 2829 sys_ctrl_ins.reset_cmd
.sym 2831 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 2839 $PACKER_GND_NET
.sym 2845 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 2857 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 2875 $PACKER_GND_NET
.sym 2893 sys_ctrl_ins.reset_cmd
.sym 2896 sys_ctrl_ins.reset_cmd
.sym 2899 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 2906 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 2907 r_counter[0]_$glb_clk
.sym 2908 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 2911 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[2]
.sym 2912 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[3]
.sym 2913 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[4]
.sym 2914 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[5]
.sym 2916 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[6]
.sym 2921 sys_ctrl_ins.reset_cmd
.sym 2927 i_smi_a2_SB_LUT4_I1_O[3]
.sym 2934 i_smi_a2_SB_LUT4_I1_O[3]
.sym 2937 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 2948 w_rx_24_fifo_push
.sym 2950 i_smi_a2_SB_LUT4_I1_O[3]
.sym 3044 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 3045 rx_24_fifo.wr_addr[2]
.sym 3046 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1[1]
.sym 3047 rx_24_fifo.wr_addr[4]
.sym 3048 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1[3]
.sym 3049 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 3050 rx_24_fifo.wr_addr[5]
.sym 3051 rx_24_fifo.wr_addr[3]
.sym 3066 $PACKER_GND_NET
.sym 3077 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 3084 i_smi_a2_SB_LUT4_I1_O[3]
.sym 3104 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[6]
.sym 3115 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1[1]
.sym 3117 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1[3]
.sym 3123 w_rx_24_fifo_push
.sym 3130 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1[3]
.sym 3131 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[6]
.sym 3132 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1[1]
.sym 3133 w_rx_24_fifo_push
.sym 3180 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 3181 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3182 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 3183 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 3184 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 3185 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 3186 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 3203 rx_24_fifo.wr_addr[6]
.sym 3214 $PACKER_VCC_NET
.sym 3215 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 3226 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 3232 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[3]
.sym 3233 i_smi_a2_SB_LUT4_I1_O[3]
.sym 3236 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 3241 w_rx_24_fifo_push
.sym 3245 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[1]
.sym 3246 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 3250 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3251 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 3254 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 3255 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[0]
.sym 3256 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[2]
.sym 3259 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 3260 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 3261 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 3266 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 3267 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 3268 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 3278 i_smi_a2_SB_LUT4_I1_O[3]
.sym 3279 w_rx_24_fifo_push
.sym 3285 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 3286 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 3289 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 3292 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 3295 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[2]
.sym 3296 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[3]
.sym 3297 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[0]
.sym 3298 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[1]
.sym 3301 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 3303 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 3308 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3310 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 3312 lvds_clock_buf
.sym 3313 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 3314 rx_24_fifo.wr_addr_gray[0]
.sym 3315 rx_24_fifo.wr_addr_gray[5]
.sym 3316 rx_24_fifo.wr_addr_gray[6]
.sym 3317 rx_24_fifo.wr_addr_gray[1]
.sym 3318 rx_24_fifo.wr_addr[7]
.sym 3319 rx_24_fifo.wr_addr_gray[4]
.sym 3320 rx_24_fifo.wr_addr[6]
.sym 3321 rx_24_fifo.wr_addr_gray[3]
.sym 3328 w_rx_24_fifo_full
.sym 3348 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 3349 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[0]
.sym 3355 i_smi_a2_SB_LUT4_I1_O[3]
.sym 3367 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 3368 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 3369 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 3370 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 3371 i_smi_a2_SB_LUT4_I1_O[3]
.sym 3372 w_rx_24_fifo_full
.sym 3375 i_smi_a2_SB_LUT4_I1_O[3]
.sym 3377 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3381 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 3382 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 3383 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 3385 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 3390 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3391 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 3392 w_rx_24_fifo_push
.sym 3394 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3406 w_rx_24_fifo_full
.sym 3407 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 3408 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 3412 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 3413 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 3414 w_rx_24_fifo_push
.sym 3415 w_rx_24_fifo_full
.sym 3418 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3430 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 3431 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 3432 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 3433 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 3436 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 3437 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 3439 i_smi_a2_SB_LUT4_I1_O[3]
.sym 3442 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 3443 i_smi_a2_SB_LUT4_I1_O[3]
.sym 3444 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 3445 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 3446 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3447 lvds_clock_buf
.sym 3448 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 3450 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 3451 rx_24_fifo.wr_addr_gray_rd[0]
.sym 3452 rx_24_fifo.wr_addr_gray_rd[3]
.sym 3453 rx_24_fifo.wr_addr_gray_rd[7]
.sym 3454 rx_24_fifo.wr_addr_gray_rd[5]
.sym 3455 rx_24_fifo.wr_addr_gray_rd[4]
.sym 3456 rx_24_fifo.wr_addr_gray_rd[6]
.sym 3477 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 3502 lvds_rx_24_inst.r_phase_count[0]
.sym 3504 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 3507 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 3508 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 3513 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_D[0]
.sym 3514 w_lvds_rx_24_d1_SB_LUT4_I0_O[3]
.sym 3515 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 3516 lvds_rx_24_inst.r_phase_count[1]
.sym 3520 $PACKER_VCC_NET
.sym 3522 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 3523 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3529 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 3533 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 3534 $nextpnr_ICESTORM_LC_11$O
.sym 3537 lvds_rx_24_inst.r_phase_count[0]
.sym 3540 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3542 $PACKER_VCC_NET
.sym 3543 lvds_rx_24_inst.r_phase_count[1]
.sym 3547 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 3548 w_lvds_rx_24_d1_SB_LUT4_I0_O[3]
.sym 3549 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 3550 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3554 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 3555 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3556 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 3559 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 3560 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3561 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 3566 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_D[0]
.sym 3567 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3571 lvds_rx_24_inst.r_phase_count[0]
.sym 3572 w_lvds_rx_24_d1_SB_LUT4_I0_O[3]
.sym 3573 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 3574 lvds_rx_24_inst.r_phase_count[1]
.sym 3577 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 3578 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 3580 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 3581 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 3582 lvds_clock_buf
.sym 3583 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 3587 rx_24_fifo.wr_addr_gray[2]
.sym 3638 i_smi_a2_SB_LUT4_I1_O[3]
.sym 3639 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 3640 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 3641 w_lvds_rx_24_d1_SB_LUT4_I0_O[3]
.sym 3642 w_lvds_rx_24_d1
.sym 3643 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 3648 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_D[0]
.sym 3649 w_lvds_rx_24_d0
.sym 3650 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3652 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 3655 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3660 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 3666 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 3672 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3682 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 3683 i_smi_a2_SB_LUT4_I1_O[3]
.sym 3684 w_lvds_rx_24_d1_SB_LUT4_I0_O[3]
.sym 3685 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 3689 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 3691 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 3694 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 3696 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 3697 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 3703 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_D[0]
.sym 3708 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 3712 w_lvds_rx_24_d0
.sym 3713 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 3714 w_lvds_rx_24_d1
.sym 3715 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 3716 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3717 lvds_clock_buf
.sym 3718 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 3740 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 3774 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3785 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 3798 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 3818 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 3819 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 3851 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3852 lvds_clock_buf
.sym 3853 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 4138 i_smi_a2$SB_IO_IN
.sym 4209 i_smi_a2$SB_IO_IN
.sym 4272 io_smi_data[6]$SB_IO_OUT
.sym 4410 rx_09_fifo.wr_addr[6]
.sym 4444 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 4445 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 4453 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 4454 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 4456 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 4460 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 4476 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 4482 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 4487 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 4489 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 4495 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 4500 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 4518 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 4521 lvds_rx_09_inst.r_push_SB_LUT4_I3_1_O
.sym 4522 lvds_clock_buf
.sym 4523 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 4565 rx_09_fifo.wr_addr[1]
.sym 4568 rx_09_fifo.wr_addr[5]
.sym 4569 rx_09_fifo.wr_addr[4]
.sym 4570 rx_09_fifo.wr_addr[7]
.sym 4572 rx_09_fifo.wr_addr[2]
.sym 4573 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 4574 rx_09_fifo.wr_addr[3]
.sym 4576 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 4577 rx_09_fifo.wr_addr[6]
.sym 4578 rx_09_fifo.wr_addr[1]
.sym 4580 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 4582 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[1]
.sym 4597 $nextpnr_ICESTORM_LC_1$O
.sym 4600 rx_09_fifo.wr_addr[1]
.sym 4603 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 4606 rx_09_fifo.wr_addr[2]
.sym 4607 rx_09_fifo.wr_addr[1]
.sym 4609 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 4612 rx_09_fifo.wr_addr[3]
.sym 4613 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 4615 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 4617 rx_09_fifo.wr_addr[4]
.sym 4619 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 4621 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 4623 rx_09_fifo.wr_addr[5]
.sym 4625 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 4627 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 4630 rx_09_fifo.wr_addr[6]
.sym 4631 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 4635 rx_09_fifo.wr_addr[7]
.sym 4637 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 4640 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 4641 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 4642 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[1]
.sym 4643 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 4645 lvds_clock_buf
.sym 4646 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 4672 rx_09_fifo.wr_addr_gray_rd[6]
.sym 4682 rx_09_fifo.wr_addr_gray_rd[7]
.sym 4690 rx_09_fifo.wr_addr_gray[5]
.sym 4692 rx_09_fifo.wr_addr_gray[2]
.sym 4693 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[5]
.sym 4694 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[6]
.sym 4698 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[2]
.sym 4699 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[3]
.sym 4700 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[4]
.sym 4701 rx_09_fifo.wr_addr_gray[4]
.sym 4704 rx_09_fifo.wr_addr[1]
.sym 4711 w_rx_09_fifo_push
.sym 4713 rx_09_fifo.wr_addr_gray[0]
.sym 4718 rx_09_fifo.wr_addr_gray[3]
.sym 4719 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[3]
.sym 4721 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[3]
.sym 4722 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[4]
.sym 4723 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[3]
.sym 4724 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[5]
.sym 4728 rx_09_fifo.wr_addr_gray[2]
.sym 4733 rx_09_fifo.wr_addr_gray[4]
.sym 4742 rx_09_fifo.wr_addr_gray[5]
.sym 4746 rx_09_fifo.wr_addr_gray[3]
.sym 4757 rx_09_fifo.wr_addr_gray[0]
.sym 4763 w_rx_09_fifo_push
.sym 4764 rx_09_fifo.wr_addr[1]
.sym 4765 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[2]
.sym 4766 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[6]
.sym 4768 r_counter[0]_$glb_clk
.sym 4786 rx_09_fifo.wr_addr_gray_rd[2]
.sym 4788 rx_09_fifo.wr_addr_gray_rd[4]
.sym 4790 rx_09_fifo.wr_addr_gray_rd[5]
.sym 4792 rx_09_fifo.wr_addr_gray_rd[3]
.sym 4797 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 4802 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 4805 i_smi_a3$SB_IO_IN
.sym 4814 rx_09_fifo.wr_addr[7]
.sym 4831 sys_ctrl_ins.reset_count[2]
.sym 4833 sys_ctrl_ins.reset_count[3]
.sym 4839 sys_ctrl_ins.reset_count[0]
.sym 4841 sys_ctrl_ins.reset_count[1]
.sym 4842 rx_09_fifo.wr_addr_gray[6]
.sym 4864 rx_09_fifo.wr_addr[7]
.sym 4880 rx_09_fifo.wr_addr_gray[6]
.sym 4886 sys_ctrl_ins.reset_count[0]
.sym 4887 sys_ctrl_ins.reset_count[3]
.sym 4888 sys_ctrl_ins.reset_count[1]
.sym 4889 sys_ctrl_ins.reset_count[2]
.sym 4891 r_counter[0]_$glb_clk
.sym 4936 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 4937 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 4940 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 4946 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 4948 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 4949 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 4960 i_smi_a2_SB_LUT4_I1_O[3]
.sym 4961 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 4962 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 4964 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[1]
.sym 4973 i_smi_a2_SB_LUT4_I1_O[3]
.sym 4975 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 4976 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 4985 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 4997 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 4999 i_smi_a2_SB_LUT4_I1_O[3]
.sym 5000 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 5004 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 5005 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 5009 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[1]
.sym 5013 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 5014 lvds_clock_buf
.sym 5015 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 5030 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 5035 w_rx_09_fifo_full
.sym 5036 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 5043 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 5058 w_lvds_rx_09_d1
.sym 5060 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 5063 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 5064 sys_ctrl_ins.reset_count[1]
.sym 5068 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 5070 sys_ctrl_ins.reset_cmd
.sym 5072 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 5075 sys_ctrl_ins.reset_count[2]
.sym 5076 sys_ctrl_ins.reset_count[3]
.sym 5079 sys_ctrl_ins.reset_count[0]
.sym 5082 w_lvds_rx_09_d0
.sym 5089 $nextpnr_ICESTORM_LC_10$O
.sym 5092 sys_ctrl_ins.reset_count[0]
.sym 5095 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 5098 sys_ctrl_ins.reset_count[1]
.sym 5101 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 5102 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 5104 sys_ctrl_ins.reset_count[2]
.sym 5105 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 5109 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 5110 sys_ctrl_ins.reset_count[3]
.sym 5111 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 5114 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 5115 w_lvds_rx_09_d1
.sym 5116 w_lvds_rx_09_d0
.sym 5117 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 5126 sys_ctrl_ins.reset_count[0]
.sym 5133 sys_ctrl_ins.reset_count[0]
.sym 5134 sys_ctrl_ins.reset_count[1]
.sym 5135 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 5136 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 5137 r_counter[0]_$glb_clk
.sym 5138 sys_ctrl_ins.reset_cmd
.sym 5154 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 5161 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 5181 rx_24_fifo.wr_addr[2]
.sym 5182 $PACKER_VCC_NET
.sym 5183 rx_24_fifo.wr_addr[4]
.sym 5185 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 5186 rx_24_fifo.wr_addr[6]
.sym 5187 rx_24_fifo.wr_addr[3]
.sym 5194 rx_24_fifo.wr_addr[5]
.sym 5208 rx_24_fifo.wr_addr[7]
.sym 5212 $nextpnr_ICESTORM_LC_2$O
.sym 5214 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 5218 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[2]
.sym 5221 rx_24_fifo.wr_addr[2]
.sym 5224 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[3]
.sym 5226 rx_24_fifo.wr_addr[3]
.sym 5228 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[2]
.sym 5230 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[4]
.sym 5233 rx_24_fifo.wr_addr[4]
.sym 5234 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[3]
.sym 5236 $nextpnr_ICESTORM_LC_3$I3
.sym 5238 rx_24_fifo.wr_addr[5]
.sym 5240 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[4]
.sym 5242 $nextpnr_ICESTORM_LC_3$COUT
.sym 5244 $PACKER_VCC_NET
.sym 5246 $nextpnr_ICESTORM_LC_3$I3
.sym 5248 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[6]
.sym 5251 rx_24_fifo.wr_addr[6]
.sym 5255 rx_24_fifo.wr_addr[7]
.sym 5258 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[6]
.sym 5276 $PACKER_VCC_NET
.sym 5277 $PACKER_VCC_NET
.sym 5282 rx_24_fifo.wr_addr[6]
.sym 5284 i_smi_a2_SB_LUT4_I1_O[3]
.sym 5294 rx_24_fifo.wr_addr[7]
.sym 5304 rx_24_fifo.wr_addr[2]
.sym 5305 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[2]
.sym 5306 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[3]
.sym 5307 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[4]
.sym 5308 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[5]
.sym 5312 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5313 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5314 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 5315 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 5316 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 5321 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 5323 rx_24_fifo.wr_addr[6]
.sym 5327 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5332 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 5337 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5342 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5348 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 5349 rx_24_fifo.wr_addr[2]
.sym 5350 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[2]
.sym 5351 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5356 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 5360 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[4]
.sym 5361 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[3]
.sym 5362 rx_24_fifo.wr_addr[6]
.sym 5363 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[5]
.sym 5369 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5372 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 5379 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 5382 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 5383 lvds_clock_buf
.sym 5384 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 5408 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 5431 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 5432 rx_24_fifo.wr_addr[5]
.sym 5433 rx_24_fifo.wr_addr[3]
.sym 5434 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5435 rx_24_fifo.wr_addr[2]
.sym 5437 rx_24_fifo.wr_addr[4]
.sym 5438 rx_24_fifo.wr_addr[7]
.sym 5439 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5440 rx_24_fifo.wr_addr[6]
.sym 5458 $nextpnr_ICESTORM_LC_5$O
.sym 5460 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5464 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 5467 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 5468 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5470 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 5473 rx_24_fifo.wr_addr[2]
.sym 5474 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 5476 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 5479 rx_24_fifo.wr_addr[3]
.sym 5480 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 5482 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 5485 rx_24_fifo.wr_addr[4]
.sym 5486 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 5488 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 5490 rx_24_fifo.wr_addr[5]
.sym 5492 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 5494 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 5496 rx_24_fifo.wr_addr[6]
.sym 5498 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 5501 rx_24_fifo.wr_addr[7]
.sym 5504 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 5517 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 5528 i_smi_a2_SB_LUT4_I1_O[3]
.sym 5535 rx_24_fifo.wr_addr_gray_rd[6]
.sym 5539 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 5543 rx_24_fifo.wr_addr_gray_rd[3]
.sym 5550 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5556 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 5557 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5559 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5563 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 5567 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 5569 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 5576 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 5579 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 5583 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5585 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5590 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 5595 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 5597 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 5600 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5602 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5607 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 5613 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 5621 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 5627 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 5628 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 5629 lvds_clock_buf
.sym 5630 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 5651 rx_24_fifo.wr_addr_gray[1]
.sym 5673 rx_24_fifo.wr_addr_gray[5]
.sym 5674 rx_24_fifo.wr_addr_gray[6]
.sym 5677 rx_24_fifo.wr_addr_gray[4]
.sym 5680 rx_24_fifo.wr_addr_gray[0]
.sym 5684 rx_24_fifo.wr_addr[7]
.sym 5687 rx_24_fifo.wr_addr_gray[3]
.sym 5702 rx_24_fifo.wr_addr_gray_rd[4]
.sym 5713 rx_24_fifo.wr_addr_gray_rd[4]
.sym 5720 rx_24_fifo.wr_addr_gray[0]
.sym 5724 rx_24_fifo.wr_addr_gray[3]
.sym 5730 rx_24_fifo.wr_addr[7]
.sym 5735 rx_24_fifo.wr_addr_gray[5]
.sym 5742 rx_24_fifo.wr_addr_gray[4]
.sym 5748 rx_24_fifo.wr_addr_gray[6]
.sym 5752 r_counter[0]_$glb_clk
.sym 5768 rx_24_fifo.wr_addr_gray_rd[5]
.sym 5772 rx_24_fifo.wr_addr_gray_rd[0]
.sym 5797 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 5805 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[0]
.sym 5846 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[0]
.sym 5874 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 5875 lvds_clock_buf
.sym 5876 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 5893 $PACKER_VCC_NET
.sym 5897 rx_24_fifo.wr_addr_gray[2]
.sym 6246 i_smi_a3$SB_IO_IN
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6301 o_shdn_tx_lna$SB_IO_OUT
.sym 6423 w_smi_data_output[1]
.sym 6425 i_smi_soe_se_SB_LUT4_I1_1_O
.sym 6428 io_smi_data[2]$SB_IO_OUT
.sym 6429 w_smi_data_output[2]
.sym 6460 i_smi_a3$SB_IO_IN
.sym 6463 i_smi_a3$SB_IO_IN
.sym 6493 i_smi_a2_SB_LUT4_I1_O[3]
.sym 6560 smi_ctrl_ins.r_smi_test_count_24[0]
.sym 6603 smi_ctrl_ins.r_smi_test_count_09[2]
.sym 6614 i_smi_a3$SB_IO_IN
.sym 6666 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 6667 rx_09_fifo.wr_addr_gray_rd_r[3]
.sym 6706 i_smi_a3$SB_IO_IN
.sym 6711 smi_ctrl_ins.r_smi_test_count_24[0]
.sym 6723 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 6764 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[0]
.sym 6765 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 6770 lvds_rx_09_inst.r_phase_count[1]
.sym 6771 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 6823 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 6825 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 6826 i_smi_a2_SB_LUT4_I1_O[3]
.sym 6867 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[1]
.sym 6868 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[2]
.sym 6869 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 6870 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[1]
.sym 6871 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 6872 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 6873 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 6904 i_smi_a3$SB_IO_IN
.sym 6907 i_smi_a3$SB_IO_IN
.sym 6912 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 6970 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 6971 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 6972 w_rx_09_fifo_data[1]
.sym 6973 w_rx_09_fifo_data[0]
.sym 6974 $io_pmod[4]$iobuf_i
.sym 7012 rx_09_fifo.wr_addr_gray_rd[7]
.sym 7013 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 7018 rx_09_fifo.wr_addr_gray_rd[6]
.sym 7114 $io_pmod[5]$iobuf_i
.sym 7122 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 7123 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 7129 $PACKER_VCC_NET
.sym 7135 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 7223 $io_pmod[2]$iobuf_i
.sym 7226 sys_ctrl_ins.reset_cmd
.sym 7235 w_lvds_rx_09_d1
.sym 7280 sys_ctrl_ins.reset_cmd
.sym 7381 rx_24_fifo.wr_addr_gray_rd[1]
.sym 7383 rx_24_fifo.wr_addr_gray_rd_r[1]
.sym 7420 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[2]
.sym 7427 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 7480 rx_24_fifo.wr_addr_gray_rd_r[2]
.sym 7481 rx_24_fifo.empty_o_SB_LUT4_I3_I2[2]
.sym 7483 rx_24_fifo.wr_addr_gray_rd_r[0]
.sym 7484 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 7527 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 7582 rx_24_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 7583 rx_24_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 7584 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 7587 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 7723 i_smi_a3$SB_IO_IN
.sym 7730 rx_24_fifo.wr_addr_gray_rd[3]
.sym 7732 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 7734 rx_24_fifo.wr_addr_gray_rd[6]
.sym 7740 rx_24_fifo.wr_addr_gray_rd[7]
.sym 7844 o_shdn_tx_lna$SB_IO_OUT
.sym 7887 i_smi_a3$SB_IO_IN
.sym 8049 o_shdn_rx_lna$SB_IO_OUT
.sym 8088 i_smi_a3$SB_IO_IN
.sym 8093 io_smi_data[6]$SB_IO_OUT
.sym 8113 io_smi_data[6]$SB_IO_OUT
.sym 8119 io_smi_data[1]$SB_IO_OUT
.sym 8122 i_smi_a2_SB_LUT4_I1_O[1]
.sym 8125 i_smi_a2_SB_LUT4_I1_O[0]
.sym 8130 i_smi_soe_se$rename$0
.sym 8150 i_smi_a3$SB_IO_IN
.sym 8246 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_1_O
.sym 8247 i_smi_a1_SB_LUT4_I1_O[3]
.sym 8248 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_1_O
.sym 8249 i_smi_soe_se_SB_LUT4_I1_O
.sym 8250 smi_ctrl_ins.r_smi_test_count_09[0]
.sym 8251 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_O[3]
.sym 8271 i_smi_soe_se$rename$0
.sym 8287 io_smi_data[2]$SB_IO_OUT
.sym 8289 i_smi_a1_SB_LUT4_I1_O[2]
.sym 8290 i_smi_a1_SB_LUT4_I1_O[2]
.sym 8291 i_smi_a2_SB_LUT4_I1_O[3]
.sym 8328 i_smi_a2_SB_LUT4_I1_O[3]
.sym 8330 w_smi_data_output[2]
.sym 8335 smi_ctrl_ins.r_smi_test_count_09[2]
.sym 8338 i_smi_a2_SB_LUT4_I1_O[0]
.sym 8340 i_smi_a1_SB_LUT4_I1_O[3]
.sym 8342 i_smi_soe_se$rename$0
.sym 8343 i_smi_a3$SB_IO_IN
.sym 8345 i_smi_a1_SB_LUT4_I1_O[2]
.sym 8346 i_smi_a1_SB_LUT4_I1_O[2]
.sym 8348 i_smi_a1_SB_LUT4_I1_O[1]
.sym 8349 smi_ctrl_ins.r_smi_test_count_24[2]
.sym 8350 i_smi_soe_se_SB_LUT4_I1_O
.sym 8354 i_smi_a1_SB_LUT4_I1_O[0]
.sym 8362 i_smi_a1_SB_LUT4_I1_O[2]
.sym 8363 i_smi_a1_SB_LUT4_I1_O[1]
.sym 8364 i_smi_a1_SB_LUT4_I1_O[3]
.sym 8365 i_smi_a1_SB_LUT4_I1_O[0]
.sym 8374 i_smi_a2_SB_LUT4_I1_O[3]
.sym 8375 i_smi_a2_SB_LUT4_I1_O[0]
.sym 8376 i_smi_soe_se$rename$0
.sym 8377 i_smi_a1_SB_LUT4_I1_O[0]
.sym 8394 i_smi_a3$SB_IO_IN
.sym 8395 w_smi_data_output[2]
.sym 8398 smi_ctrl_ins.r_smi_test_count_09[2]
.sym 8399 i_smi_a1_SB_LUT4_I1_O[2]
.sym 8400 smi_ctrl_ins.r_smi_test_count_24[2]
.sym 8401 i_smi_a1_SB_LUT4_I1_O[0]
.sym 8402 i_smi_soe_se_SB_LUT4_I1_O
.sym 8403 i_glob_clock$SB_IO_IN_$glb_clk
.sym 8406 i_smi_a1_SB_LUT4_I1_O[1]
.sym 8407 smi_ctrl_ins.r_smi_test_count_24[2]
.sym 8408 smi_ctrl_ins.r_smi_test_count_24[3]
.sym 8409 smi_ctrl_ins.r_smi_test_count_24[4]
.sym 8410 smi_ctrl_ins.r_smi_test_count_24[5]
.sym 8411 smi_ctrl_ins.r_smi_test_count_24[6]
.sym 8412 smi_ctrl_ins.r_smi_test_count_24[7]
.sym 8440 i_smi_a1_SB_LUT4_I1_O[0]
.sym 8454 smi_ctrl_ins.r_smi_test_count_24[0]
.sym 8457 i_smi_soe_se_SB_LUT4_I1_1_O
.sym 8480 smi_ctrl_ins.r_smi_test_count_24[0]
.sym 8525 i_smi_soe_se_SB_LUT4_I1_1_O
.sym 8526 i_glob_clock$SB_IO_IN_$glb_clk
.sym 8527 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 8528 rx_09_fifo.wr_addr_gray_rd_r[5]
.sym 8529 rx_09_fifo.wr_addr_gray_rd[1]
.sym 8530 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 8534 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I2[3]
.sym 8535 rx_09_fifo.wr_addr_gray_rd_r[4]
.sym 8540 smi_ctrl_ins.r_smi_test_count_24[0]
.sym 8541 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 8553 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 8593 rx_09_fifo.wr_addr_gray_rd[3]
.sym 8595 rx_09_fifo.wr_addr_gray_rd[2]
.sym 8629 rx_09_fifo.wr_addr_gray_rd[2]
.sym 8632 rx_09_fifo.wr_addr_gray_rd[3]
.sym 8649 r_counter[0]_$glb_clk
.sym 8651 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 8652 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 8653 spi_if_ins.spi.r_tx_byte[6]
.sym 8654 spi_if_ins.spi.r_tx_byte[0]
.sym 8655 spi_if_ins.spi.r_tx_byte[5]
.sym 8656 spi_if_ins.spi.r_tx_byte[1]
.sym 8657 spi_if_ins.spi.r_tx_byte[2]
.sym 8658 spi_if_ins.spi.r_tx_byte[7]
.sym 8671 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 8680 i_smi_a2_SB_LUT4_I1_O[3]
.sym 8683 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 8685 i_smi_a1_SB_LUT4_I1_O[2]
.sym 8694 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 8695 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 8697 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 8704 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[1]
.sym 8707 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 8712 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 8716 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[0]
.sym 8717 i_smi_a2_SB_LUT4_I1_O[3]
.sym 8727 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 8728 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[0]
.sym 8731 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 8733 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[1]
.sym 8764 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 8767 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 8768 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 8770 i_smi_a2_SB_LUT4_I1_O[3]
.sym 8771 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 8772 lvds_clock_buf
.sym 8773 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 8777 spi_if_ins.spi.r_tx_byte[3]
.sym 8780 spi_if_ins.spi.r_tx_byte[4]
.sym 8781 lvds_rx_09_inst.r_phase_count[0]
.sym 8798 io_pmod[4]$SB_IO_IN
.sym 8799 $io_pmod[4]$iobuf_i
.sym 8809 spi_if_ins.r_tx_byte[2]
.sym 8816 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[1]
.sym 8817 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 8819 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[1]
.sym 8821 $PACKER_VCC_NET
.sym 8823 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[0]
.sym 8824 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 8826 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 8829 lvds_rx_09_inst.r_phase_count[1]
.sym 8835 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[1]
.sym 8837 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 8838 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 8841 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[2]
.sym 8845 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 8846 lvds_rx_09_inst.r_phase_count[0]
.sym 8847 $nextpnr_ICESTORM_LC_0$O
.sym 8850 lvds_rx_09_inst.r_phase_count[0]
.sym 8853 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q_SB_LUT4_O_I3[2]
.sym 8855 $PACKER_VCC_NET
.sym 8856 lvds_rx_09_inst.r_phase_count[1]
.sym 8857 lvds_rx_09_inst.r_phase_count[0]
.sym 8860 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[1]
.sym 8862 $PACKER_VCC_NET
.sym 8863 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q_SB_LUT4_O_I3[2]
.sym 8866 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 8867 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 8868 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[0]
.sym 8869 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 8872 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 8873 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[2]
.sym 8874 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[1]
.sym 8875 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 8878 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 8879 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[1]
.sym 8880 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[1]
.sym 8881 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 8884 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 8885 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 8886 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 8887 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[0]
.sym 8891 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 8892 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[0]
.sym 8893 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 8894 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 8895 lvds_clock_buf
.sym 8896 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 8897 $io_pmod[6]$iobuf_i
.sym 8898 $io_pmod[5]$iobuf_i
.sym 8903 $io_pmod[7]$iobuf_i
.sym 8911 $PACKER_VCC_NET
.sym 8912 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 8917 $PACKER_VCC_NET
.sym 8921 spi_if_ins.r_tx_byte[1]
.sym 8923 spi_if_ins.r_tx_byte[6]
.sym 8929 r_tx_data[1]
.sym 8947 w_lvds_rx_09_d1
.sym 8949 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 8950 w_lvds_rx_09_d0
.sym 8951 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 8952 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 8954 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 8955 i_smi_a2_SB_LUT4_I1_O[3]
.sym 8956 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 8957 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 8959 w_rx_09_fifo_data[0]
.sym 8983 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 8984 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 8989 i_smi_a2_SB_LUT4_I1_O[3]
.sym 8992 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 8996 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 8998 w_lvds_rx_09_d0
.sym 9003 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 9004 w_lvds_rx_09_d1
.sym 9007 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 9010 w_rx_09_fifo_data[0]
.sym 9017 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 9018 lvds_clock_buf
.sym 9019 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 9025 spi_if_ins.r_tx_byte[2]
.sym 9026 spi_if_ins.r_tx_byte[1]
.sym 9027 spi_if_ins.r_tx_byte[6]
.sym 9028 i_smi_soe_se$rename$0
.sym 9033 w_lvds_rx_09_d1
.sym 9038 w_lvds_rx_09_d0
.sym 9039 i_smi_a2_SB_LUT4_I1_O[3]
.sym 9048 io_pmod[5]$SB_IO_IN
.sym 9049 w_rx_24_fifo_full
.sym 9051 w_rx_24_fifo_empty
.sym 9055 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 9144 w_tx_data_smi[0]
.sym 9145 w_tx_data_smi[2]
.sym 9146 w_tx_data_smi[1]
.sym 9148 w_tx_data_smi[3]
.sym 9167 io_pmod[2]$SB_IO_IN
.sym 9168 sys_ctrl_ins.reset_cmd
.sym 9172 i_smi_a2_SB_LUT4_I1_O[3]
.sym 9266 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 9271 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 9273 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 9274 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 9281 w_tx_data_smi[1]
.sym 9284 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 9296 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 9309 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 9311 $PACKER_VCC_NET
.sym 9320 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 9376 $PACKER_VCC_NET
.sym 9386 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 9387 r_counter[0]_$glb_clk
.sym 9388 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 9393 w_tx_data_io[2]
.sym 9401 w_ioc[3]
.sym 9408 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 9412 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 9435 rx_24_fifo.wr_addr_gray_rd[1]
.sym 9452 rx_24_fifo.wr_addr_gray[1]
.sym 9496 rx_24_fifo.wr_addr_gray[1]
.sym 9507 rx_24_fifo.wr_addr_gray_rd[1]
.sym 9510 r_counter[0]_$glb_clk
.sym 9515 rx_24_fifo.wr_addr_gray_rd[2]
.sym 9520 io_ctrl_ins.led1_state_SB_LUT4_I0_O[0]
.sym 9536 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 9538 w_rx_24_fifo_empty
.sym 9543 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 9559 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 9560 rx_24_fifo.wr_addr_gray_rd_r[1]
.sym 9566 rx_24_fifo.wr_addr_gray_rd_r[0]
.sym 9571 rx_24_fifo.wr_addr_gray_rd[5]
.sym 9579 rx_24_fifo.wr_addr_gray_rd_r[2]
.sym 9580 rx_24_fifo.wr_addr_gray_rd[2]
.sym 9581 rx_24_fifo.wr_addr_gray_rd[0]
.sym 9600 rx_24_fifo.wr_addr_gray_rd[2]
.sym 9604 rx_24_fifo.wr_addr_gray_rd_r[1]
.sym 9605 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 9606 rx_24_fifo.wr_addr_gray_rd_r[2]
.sym 9607 rx_24_fifo.wr_addr_gray_rd_r[0]
.sym 9616 rx_24_fifo.wr_addr_gray_rd[0]
.sym 9622 rx_24_fifo.wr_addr_gray_rd[5]
.sym 9633 r_counter[0]_$glb_clk
.sym 9642 w_rx_24_fifo_empty
.sym 9650 $PACKER_VCC_NET
.sym 9679 rx_24_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 9685 rx_24_fifo.wr_addr_gray_rd[3]
.sym 9687 rx_24_fifo.empty_o_SB_LUT4_I3_I2[2]
.sym 9689 rx_24_fifo.wr_addr_gray_rd[6]
.sym 9700 rx_24_fifo.wr_addr_gray_rd[7]
.sym 9702 rx_24_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 9707 w_rx_24_fifo_empty
.sym 9722 rx_24_fifo.wr_addr_gray_rd[7]
.sym 9730 rx_24_fifo.wr_addr_gray_rd[6]
.sym 9733 rx_24_fifo.empty_o_SB_LUT4_I3_I2[2]
.sym 9734 rx_24_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 9735 w_rx_24_fifo_empty
.sym 9736 rx_24_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 9754 rx_24_fifo.wr_addr_gray_rd[3]
.sym 9756 r_counter[0]_$glb_clk
.sym 9766 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 9779 o_shdn_tx_lna$SB_IO_OUT
.sym 9881 i_smi_a1_SB_LUT4_I1_O[0]
.sym 9882 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10022 o_shdn_rx_lna$SB_IO_OUT
.sym 10029 i_smi_a2$SB_IO_IN
.sym 10069 i_smi_a3$SB_IO_IN
.sym 10086 i_smi_a3$SB_IO_IN
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10183 o_shdn_rx_lna$SB_IO_OUT
.sym 10201 io_smi_data[2]$SB_IO_OUT
.sym 10204 io_smi_data[1]$SB_IO_OUT
.sym 10210 io_smi_data[2]$SB_IO_OUT
.sym 10211 io_smi_data[1]$SB_IO_OUT
.sym 10228 smi_ctrl_ins.r_smi_test_count_09[2]
.sym 10229 smi_ctrl_ins.r_smi_test_count_09[3]
.sym 10230 smi_ctrl_ins.r_smi_test_count_09[4]
.sym 10231 smi_ctrl_ins.r_smi_test_count_09[5]
.sym 10232 smi_ctrl_ins.r_smi_test_count_09[6]
.sym 10233 smi_ctrl_ins.r_smi_test_count_09[7]
.sym 10252 i_smi_a1_SB_LUT4_I1_O[0]
.sym 10254 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10258 i_smi_soe_se$rename$0
.sym 10272 i_smi_a3$SB_IO_IN
.sym 10277 i_smi_soe_se$rename$0
.sym 10288 i_smi_a2_SB_LUT4_I1_O[1]
.sym 10293 w_smi_data_output[1]
.sym 10308 w_smi_data_output[1]
.sym 10310 i_smi_a3$SB_IO_IN
.sym 10327 i_smi_soe_se$rename$0
.sym 10344 i_smi_a2_SB_LUT4_I1_O[1]
.sym 10348 i_glob_clock$SB_IO_IN_$glb_clk
.sym 10349 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 10354 io_smi_data[7]$SB_IO_OUT
.sym 10355 w_smi_data_output[6]
.sym 10356 io_smi_data[0]$SB_IO_OUT
.sym 10357 io_smi_data[6]$SB_IO_OUT
.sym 10358 w_smi_data_output[3]
.sym 10359 w_smi_data_output[5]
.sym 10360 w_smi_data_output[7]
.sym 10361 w_smi_data_output[4]
.sym 10366 io_smi_data[4]$SB_IO_OUT
.sym 10383 io_smi_data[7]$SB_IO_OUT
.sym 10387 io_smi_data[0]$SB_IO_OUT
.sym 10389 io_smi_data[6]$SB_IO_OUT
.sym 10395 i_smi_a1_SB_LUT4_I1_O[0]
.sym 10400 i_smi_a1_SB_LUT4_I1_O[0]
.sym 10403 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10404 i_smi_soe_se$rename$0
.sym 10408 $PACKER_VCC_NET
.sym 10417 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_1_O
.sym 10432 i_smi_a2_SB_LUT4_I1_O[3]
.sym 10433 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_1_O
.sym 10435 i_smi_a2_SB_LUT4_I1_O[1]
.sym 10436 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_O[3]
.sym 10438 i_smi_a2_SB_LUT4_I1_O[0]
.sym 10439 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_1_O
.sym 10440 i_smi_a2_SB_LUT4_I1_O[3]
.sym 10446 i_smi_a2_SB_LUT4_I1_O[0]
.sym 10451 smi_ctrl_ins.r_smi_test_count_09[0]
.sym 10452 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10456 i_smi_a1_SB_LUT4_I1_O[3]
.sym 10458 i_smi_a1_SB_LUT4_I1_O[0]
.sym 10460 i_smi_soe_se$rename$0
.sym 10464 i_smi_a2_SB_LUT4_I1_O[1]
.sym 10465 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10466 i_smi_a2_SB_LUT4_I1_O[3]
.sym 10467 i_smi_a2_SB_LUT4_I1_O[0]
.sym 10471 smi_ctrl_ins.r_smi_test_count_09[0]
.sym 10473 i_smi_a1_SB_LUT4_I1_O[3]
.sym 10477 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_1_O
.sym 10482 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_O[3]
.sym 10483 i_smi_a1_SB_LUT4_I1_O[0]
.sym 10484 i_smi_a2_SB_LUT4_I1_O[0]
.sym 10485 i_smi_soe_se$rename$0
.sym 10488 smi_ctrl_ins.r_smi_test_count_09[0]
.sym 10494 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10495 i_smi_a2_SB_LUT4_I1_O[1]
.sym 10496 i_smi_a2_SB_LUT4_I1_O[3]
.sym 10497 i_smi_a2_SB_LUT4_I1_O[0]
.sym 10510 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_1_O
.sym 10511 i_glob_clock$SB_IO_IN_$glb_clk
.sym 10512 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 10515 spi_if_ins.spi.r_tx_bit_count[2]
.sym 10516 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 10517 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 10518 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 10519 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 10538 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 10539 spi_if_ins.r_tx_byte[0]
.sym 10542 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 10561 smi_ctrl_ins.r_smi_test_count_24[7]
.sym 10562 smi_ctrl_ins.r_smi_test_count_24[0]
.sym 10563 i_smi_a1_SB_LUT4_I1_O[1]
.sym 10564 smi_ctrl_ins.r_smi_test_count_24[2]
.sym 10565 smi_ctrl_ins.r_smi_test_count_24[3]
.sym 10567 smi_ctrl_ins.r_smi_test_count_24[0]
.sym 10568 smi_ctrl_ins.r_smi_test_count_24[6]
.sym 10581 i_smi_soe_se_SB_LUT4_I1_1_O
.sym 10582 smi_ctrl_ins.r_smi_test_count_24[4]
.sym 10583 smi_ctrl_ins.r_smi_test_count_24[5]
.sym 10586 $nextpnr_ICESTORM_LC_7$O
.sym 10588 smi_ctrl_ins.r_smi_test_count_24[0]
.sym 10592 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 10594 i_smi_a1_SB_LUT4_I1_O[1]
.sym 10596 smi_ctrl_ins.r_smi_test_count_24[0]
.sym 10598 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 10600 smi_ctrl_ins.r_smi_test_count_24[2]
.sym 10602 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 10604 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 10606 smi_ctrl_ins.r_smi_test_count_24[3]
.sym 10608 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 10610 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 10612 smi_ctrl_ins.r_smi_test_count_24[4]
.sym 10614 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 10616 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 10618 smi_ctrl_ins.r_smi_test_count_24[5]
.sym 10620 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 10622 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 10624 smi_ctrl_ins.r_smi_test_count_24[6]
.sym 10626 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 10631 smi_ctrl_ins.r_smi_test_count_24[7]
.sym 10632 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 10633 i_smi_soe_se_SB_LUT4_I1_1_O
.sym 10634 i_glob_clock$SB_IO_IN_$glb_clk
.sym 10635 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 10639 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I2[0]
.sym 10640 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I2[1]
.sym 10647 i_smi_a1_SB_LUT4_I1_O[0]
.sym 10653 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 10660 spi_if_ins.spi.r_tx_bit_count[2]
.sym 10662 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 10685 rx_09_fifo.wr_addr_gray_rd_r[5]
.sym 10688 rx_09_fifo.wr_addr_gray[1]
.sym 10689 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 10690 rx_09_fifo.wr_addr_gray_rd_r[3]
.sym 10692 rx_09_fifo.wr_addr_gray_rd_r[4]
.sym 10694 rx_09_fifo.wr_addr_gray_rd[4]
.sym 10700 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 10704 rx_09_fifo.wr_addr_gray_rd[5]
.sym 10710 rx_09_fifo.wr_addr_gray_rd[5]
.sym 10717 rx_09_fifo.wr_addr_gray[1]
.sym 10725 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 10746 rx_09_fifo.wr_addr_gray_rd_r[3]
.sym 10747 rx_09_fifo.wr_addr_gray_rd_r[5]
.sym 10748 rx_09_fifo.wr_addr_gray_rd_r[4]
.sym 10749 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 10754 rx_09_fifo.wr_addr_gray_rd[4]
.sym 10757 r_counter[0]_$glb_clk
.sym 10759 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 10760 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 10761 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 10762 $io_pmod[2]$iobuf_i
.sym 10764 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 10765 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 10769 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10772 io_pmod[4]$SB_IO_IN
.sym 10776 rx_09_fifo.wr_addr_gray[1]
.sym 10778 $io_pmod[4]$iobuf_i
.sym 10782 rx_09_fifo.wr_addr_gray_rd[0]
.sym 10784 i_smi_a1_SB_LUT4_I1_O[0]
.sym 10786 io_pmod[2]$SB_IO_IN
.sym 10787 i_smi_a1_SB_LUT4_I1_O[0]
.sym 10791 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 10793 i_smi_a1_SB_LUT4_I1_O[2]
.sym 10794 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 10800 spi_if_ins.r_tx_byte[6]
.sym 10801 spi_if_ins.r_tx_byte[1]
.sym 10804 spi_if_ins.spi.r_tx_byte[5]
.sym 10811 spi_if_ins.r_tx_byte[0]
.sym 10813 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 10814 spi_if_ins.spi.r_tx_byte[4]
.sym 10818 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 10819 spi_if_ins.spi.r_tx_byte[0]
.sym 10820 spi_if_ins.spi.r_tx_bit_count[2]
.sym 10821 spi_if_ins.spi.r_tx_byte[1]
.sym 10823 spi_if_ins.r_tx_byte[2]
.sym 10827 spi_if_ins.r_tx_byte[7]
.sym 10831 spi_if_ins.r_tx_byte[5]
.sym 10834 spi_if_ins.spi.r_tx_byte[0]
.sym 10835 spi_if_ins.spi.r_tx_bit_count[2]
.sym 10836 spi_if_ins.spi.r_tx_byte[4]
.sym 10840 spi_if_ins.spi.r_tx_bit_count[2]
.sym 10841 spi_if_ins.spi.r_tx_byte[1]
.sym 10842 spi_if_ins.spi.r_tx_byte[5]
.sym 10847 spi_if_ins.r_tx_byte[6]
.sym 10852 spi_if_ins.r_tx_byte[0]
.sym 10859 spi_if_ins.r_tx_byte[5]
.sym 10865 spi_if_ins.r_tx_byte[1]
.sym 10870 spi_if_ins.r_tx_byte[2]
.sym 10878 spi_if_ins.r_tx_byte[7]
.sym 10879 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 10880 r_counter[0]_$glb_clk
.sym 10881 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 10884 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 10885 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 10889 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 10895 spi_if_ins.r_tx_byte[1]
.sym 10904 spi_if_ins.r_tx_byte[6]
.sym 10909 spi_if_ins.r_tx_byte[4]
.sym 10911 spi_if_ins.r_tx_byte[3]
.sym 10913 spi_if_ins.r_tx_byte[7]
.sym 10917 spi_if_ins.r_tx_byte[5]
.sym 10927 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 10933 spi_if_ins.r_tx_byte[4]
.sym 10935 spi_if_ins.r_tx_byte[3]
.sym 10947 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[0]
.sym 10950 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 10974 spi_if_ins.r_tx_byte[3]
.sym 10995 spi_if_ins.r_tx_byte[4]
.sym 10998 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[0]
.sym 11002 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 11003 r_counter[0]_$glb_clk
.sym 11004 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 11006 w_load
.sym 11007 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11008 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[1]
.sym 11010 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11024 io_pmod[5]$SB_IO_IN
.sym 11026 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 11031 spi_if_ins.r_tx_byte[0]
.sym 11033 r_tx_data[0]
.sym 11050 io_pmod[4]$SB_IO_IN
.sym 11056 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 11057 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 11058 w_rx_09_fifo_data[1]
.sym 11062 io_pmod[5]$SB_IO_IN
.sym 11081 io_pmod[4]$SB_IO_IN
.sym 11082 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 11085 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 11087 w_rx_09_fifo_data[1]
.sym 11115 io_pmod[5]$SB_IO_IN
.sym 11116 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 11125 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 11126 lvds_clock_buf
.sym 11127 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 11129 spi_if_ins.r_tx_byte[4]
.sym 11130 spi_if_ins.r_tx_byte[3]
.sym 11131 spi_if_ins.r_tx_byte[7]
.sym 11133 spi_if_ins.r_tx_byte[5]
.sym 11135 spi_if_ins.r_tx_byte[0]
.sym 11137 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11140 $io_pmod[6]$iobuf_i
.sym 11141 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 11153 i_smi_a2_SB_LUT4_I1_O[3]
.sym 11156 w_rx_09_fifo_full
.sym 11160 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 11161 $io_pmod[7]$iobuf_i
.sym 11171 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11181 r_tx_data[1]
.sym 11186 r_tx_data[6]
.sym 11195 r_tx_data[2]
.sym 11234 r_tx_data[2]
.sym 11239 r_tx_data[1]
.sym 11246 r_tx_data[6]
.sym 11248 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11249 r_counter[0]_$glb_clk
.sym 11251 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 11252 r_tx_data[6]
.sym 11253 r_tx_data[2]
.sym 11255 r_tx_data[4]
.sym 11257 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11258 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 11271 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11273 $PACKER_GND_NET
.sym 11277 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 11281 i_button_SB_LUT4_I0_I3[2]
.sym 11282 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 11283 i_smi_a1_SB_LUT4_I1_O[0]
.sym 11285 i_smi_a1_SB_LUT4_I1_O[2]
.sym 11295 w_rx_24_fifo_empty
.sym 11301 w_rx_24_fifo_full
.sym 11303 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11309 io_pmod[2]$SB_IO_IN
.sym 11312 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 11316 w_rx_09_fifo_full
.sym 11331 io_pmod[2]$SB_IO_IN
.sym 11340 w_rx_24_fifo_empty
.sym 11343 w_rx_09_fifo_full
.sym 11358 w_rx_24_fifo_full
.sym 11371 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11372 i_glob_clock$SB_IO_IN_$glb_clk
.sym 11373 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 11374 w_ioc[2]
.sym 11375 i_button_SB_LUT4_I0_I3[2]
.sym 11376 w_ioc[1]
.sym 11377 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 11378 w_ioc[3]
.sym 11379 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 11380 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 11381 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 11388 w_tx_data_smi[3]
.sym 11390 w_tx_data_smi[0]
.sym 11392 r_tx_data[1]
.sym 11394 w_cs[2]
.sym 11395 w_tx_data_io[6]
.sym 11397 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 11399 w_rx_data[7]
.sym 11404 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 11406 w_cs[0]
.sym 11407 i_smi_a2_SB_LUT4_I1_O[3]
.sym 11409 i_button_SB_LUT4_I0_I3[2]
.sym 11422 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 11432 w_cs[0]
.sym 11437 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 11440 i_button_SB_LUT4_I0_I3[2]
.sym 11441 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[2]
.sym 11444 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 11446 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 11448 i_button_SB_LUT4_I0_I3[2]
.sym 11449 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 11450 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 11451 w_cs[0]
.sym 11479 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 11480 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[2]
.sym 11481 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 11490 w_cs[0]
.sym 11497 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[0]
.sym 11498 io_ctrl_ins.o_pmod[7]
.sym 11499 io_ctrl_ins.led0_state_SB_LUT4_I0_O[0]
.sym 11500 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 11501 io_ctrl_ins.led1_state_SB_LUT4_I0_O[3]
.sym 11502 io_ctrl_ins.led0_state_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 11503 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 11504 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[0]
.sym 11513 spi_if_ins.w_rx_data[0]
.sym 11515 i_button_SB_LUT4_I0_I3[3]
.sym 11518 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 11520 w_ioc[1]
.sym 11521 w_tx_data_io[2]
.sym 11523 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 11528 rx_24_fifo.wr_addr_gray[2]
.sym 11530 o_led1$SB_IO_OUT
.sym 11540 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 11541 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 11558 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 11559 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[3]
.sym 11565 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 11567 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 11595 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 11596 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[3]
.sym 11597 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 11598 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 11617 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 11618 r_counter[0]_$glb_clk
.sym 11619 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 11623 io_ctrl_ins.led0_state_SB_DFFESR_Q_E
.sym 11624 io_ctrl_ins.o_pmod[0]
.sym 11625 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[3]
.sym 11626 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 11627 io_ctrl_ins.o_pmod[2]
.sym 11634 i_smi_a2_SB_LUT4_I1_O[3]
.sym 11635 i_config[1]$SB_IO_IN
.sym 11638 i_smi_a2_SB_LUT4_I1_O[3]
.sym 11642 io_pmod[2]$SB_IO_IN
.sym 11688 rx_24_fifo.wr_addr_gray[2]
.sym 11713 rx_24_fifo.wr_addr_gray[2]
.sym 11741 r_counter[0]_$glb_clk
.sym 11747 o_led1$SB_IO_OUT
.sym 11748 o_led0$SB_IO_OUT
.sym 11757 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 11759 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 11767 i_smi_a1_SB_LUT4_I1_O[0]
.sym 11768 i_button_SB_LUT4_I0_I3[3]
.sym 11769 i_smi_a1_SB_LUT4_I1_O[2]
.sym 11796 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 11799 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 11806 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 11860 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 11861 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 11862 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 11864 r_counter[0]_$glb_clk
.sym 11865 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 11881 w_rx_data[0]
.sym 12047 i_smi_a3$SB_IO_IN
.sym 12059 i_smi_a2$SB_IO_IN
.sym 12061 i_smi_a1$SB_IO_IN
.sym 12063 i_smi_a1$SB_IO_IN
.sym 12064 i_smi_a3$SB_IO_IN
.sym 12065 i_smi_a2$SB_IO_IN
.sym 12070 i_smi_a1$SB_IO_IN
.sym 12071 i_smi_a3$SB_IO_IN
.sym 12072 i_smi_a2$SB_IO_IN
.sym 12119 i_smi_a1$SB_IO_IN
.sym 12310 io_smi_data[0]$SB_IO_OUT
.sym 12313 io_smi_data[7]$SB_IO_OUT
.sym 12324 io_smi_data[7]$SB_IO_OUT
.sym 12328 io_smi_data[0]$SB_IO_OUT
.sym 12335 spi_if_ins.spi.SCKr[0]
.sym 12339 io_smi_data[4]$SB_IO_OUT
.sym 12341 io_smi_data[3]$SB_IO_OUT
.sym 12382 smi_ctrl_ins.r_smi_test_count_09[5]
.sym 12387 smi_ctrl_ins.r_smi_test_count_09[2]
.sym 12388 smi_ctrl_ins.r_smi_test_count_09[3]
.sym 12389 smi_ctrl_ins.r_smi_test_count_09[4]
.sym 12392 smi_ctrl_ins.r_smi_test_count_09[7]
.sym 12395 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_1_O
.sym 12397 smi_ctrl_ins.r_smi_test_count_09[0]
.sym 12399 smi_ctrl_ins.r_smi_test_count_09[6]
.sym 12402 i_smi_a1_SB_LUT4_I1_O[3]
.sym 12409 $nextpnr_ICESTORM_LC_6$O
.sym 12412 smi_ctrl_ins.r_smi_test_count_09[0]
.sym 12415 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 12417 i_smi_a1_SB_LUT4_I1_O[3]
.sym 12421 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 12423 smi_ctrl_ins.r_smi_test_count_09[2]
.sym 12425 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 12427 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 12429 smi_ctrl_ins.r_smi_test_count_09[3]
.sym 12431 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 12433 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 12435 smi_ctrl_ins.r_smi_test_count_09[4]
.sym 12437 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 12439 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 12442 smi_ctrl_ins.r_smi_test_count_09[5]
.sym 12443 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 12445 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 12448 smi_ctrl_ins.r_smi_test_count_09[6]
.sym 12449 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 12453 smi_ctrl_ins.r_smi_test_count_09[7]
.sym 12455 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 12456 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_1_O
.sym 12457 i_glob_clock$SB_IO_IN_$glb_clk
.sym 12458 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 12463 spi_if_ins.spi.r3_rx_done
.sym 12466 spi_if_ins.spi.SCKr[1]
.sym 12467 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 12488 i_sck$SB_IO_IN
.sym 12501 smi_ctrl_ins.r_smi_test_count_09[2]
.sym 12515 i_smi_a3$SB_IO_IN
.sym 12516 smi_ctrl_ins.r_smi_test_count_24[0]
.sym 12540 i_smi_a1_SB_LUT4_I1_O[0]
.sym 12542 i_smi_a1_SB_LUT4_I1_O[2]
.sym 12543 smi_ctrl_ins.r_smi_test_count_09[3]
.sym 12544 smi_ctrl_ins.r_smi_test_count_09[0]
.sym 12545 i_smi_a1_SB_LUT4_I1_O[0]
.sym 12546 w_smi_data_output[7]
.sym 12548 i_smi_a1_SB_LUT4_I1_O[0]
.sym 12549 w_smi_data_output[6]
.sym 12551 i_smi_soe_se_SB_LUT4_I1_O
.sym 12552 smi_ctrl_ins.r_smi_test_count_09[4]
.sym 12553 smi_ctrl_ins.r_smi_test_count_09[5]
.sym 12554 smi_ctrl_ins.r_smi_test_count_09[6]
.sym 12555 smi_ctrl_ins.r_smi_test_count_09[7]
.sym 12559 smi_ctrl_ins.r_smi_test_count_24[3]
.sym 12561 smi_ctrl_ins.r_smi_test_count_24[5]
.sym 12562 smi_ctrl_ins.r_smi_test_count_24[6]
.sym 12563 smi_ctrl_ins.r_smi_test_count_24[7]
.sym 12568 smi_ctrl_ins.r_smi_test_count_24[4]
.sym 12570 smi_ctrl_ins.r_smi_test_count_24[0]
.sym 12571 i_smi_a3$SB_IO_IN
.sym 12573 i_smi_a3$SB_IO_IN
.sym 12575 w_smi_data_output[7]
.sym 12579 i_smi_a1_SB_LUT4_I1_O[0]
.sym 12580 smi_ctrl_ins.r_smi_test_count_24[6]
.sym 12581 smi_ctrl_ins.r_smi_test_count_09[6]
.sym 12582 i_smi_a1_SB_LUT4_I1_O[2]
.sym 12585 i_smi_a1_SB_LUT4_I1_O[2]
.sym 12586 i_smi_a1_SB_LUT4_I1_O[0]
.sym 12587 smi_ctrl_ins.r_smi_test_count_09[0]
.sym 12588 smi_ctrl_ins.r_smi_test_count_24[0]
.sym 12592 w_smi_data_output[6]
.sym 12594 i_smi_a3$SB_IO_IN
.sym 12597 i_smi_a1_SB_LUT4_I1_O[0]
.sym 12598 smi_ctrl_ins.r_smi_test_count_24[3]
.sym 12599 i_smi_a1_SB_LUT4_I1_O[2]
.sym 12600 smi_ctrl_ins.r_smi_test_count_09[3]
.sym 12603 smi_ctrl_ins.r_smi_test_count_24[5]
.sym 12604 smi_ctrl_ins.r_smi_test_count_09[5]
.sym 12605 i_smi_a1_SB_LUT4_I1_O[0]
.sym 12606 i_smi_a1_SB_LUT4_I1_O[2]
.sym 12609 i_smi_a1_SB_LUT4_I1_O[2]
.sym 12610 smi_ctrl_ins.r_smi_test_count_24[7]
.sym 12611 smi_ctrl_ins.r_smi_test_count_09[7]
.sym 12612 i_smi_a1_SB_LUT4_I1_O[0]
.sym 12615 smi_ctrl_ins.r_smi_test_count_24[4]
.sym 12616 i_smi_a1_SB_LUT4_I1_O[0]
.sym 12617 smi_ctrl_ins.r_smi_test_count_09[4]
.sym 12618 i_smi_a1_SB_LUT4_I1_O[2]
.sym 12619 i_smi_soe_se_SB_LUT4_I1_O
.sym 12620 i_glob_clock$SB_IO_IN_$glb_clk
.sym 12623 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 12624 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 12629 spi_if_ins.spi.SCKr[2]
.sym 12636 w_smi_data_output[5]
.sym 12650 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 12657 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 12667 $PACKER_VCC_NET
.sym 12669 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12674 spi_if_ins.spi.SCKr[1]
.sym 12675 $PACKER_VCC_NET
.sym 12676 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 12677 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 12681 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 12683 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 12686 spi_if_ins.spi.SCKr[2]
.sym 12689 spi_if_ins.spi.r_tx_bit_count[2]
.sym 12695 $nextpnr_ICESTORM_LC_9$O
.sym 12698 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12701 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 12703 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 12704 $PACKER_VCC_NET
.sym 12709 spi_if_ins.spi.r_tx_bit_count[2]
.sym 12710 $PACKER_VCC_NET
.sym 12711 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 12714 spi_if_ins.spi.r_tx_bit_count[2]
.sym 12715 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12716 spi_if_ins.spi.SCKr[2]
.sym 12717 spi_if_ins.spi.SCKr[1]
.sym 12720 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12722 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 12723 $PACKER_VCC_NET
.sym 12726 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 12732 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12742 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 12743 r_counter[0]_$glb_clk
.sym 12744 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 12745 spi_if_ins.w_rx_data[1]
.sym 12748 spi_if_ins.w_rx_data[2]
.sym 12750 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 12751 spi_if_ins.w_rx_data[3]
.sym 12767 i_smi_soe_se$rename$0
.sym 12768 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 12769 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I2[1]
.sym 12776 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 12778 spi_if_ins.w_rx_data[1]
.sym 12787 rx_09_fifo.wr_addr_gray_rd[1]
.sym 12790 rx_09_fifo.wr_addr_gray_rd[0]
.sym 12840 rx_09_fifo.wr_addr_gray_rd[0]
.sym 12844 rx_09_fifo.wr_addr_gray_rd[1]
.sym 12866 r_counter[0]_$glb_clk
.sym 12873 int_miso
.sym 12881 $PACKER_VCC_NET
.sym 12894 spi_if_ins.w_rx_data[2]
.sym 12896 spi_if_ins.state_if[2]
.sym 12900 spi_if_ins.w_rx_data[3]
.sym 12909 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12910 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 12911 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 12912 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I2[0]
.sym 12913 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12915 spi_if_ins.spi.r_tx_byte[2]
.sym 12916 spi_if_ins.spi.r_tx_byte[7]
.sym 12917 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 12919 spi_if_ins.spi.r_tx_byte[6]
.sym 12921 spi_if_ins.spi.r_tx_bit_count[2]
.sym 12922 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 12923 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 12929 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I2[1]
.sym 12933 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 12936 spi_if_ins.spi.r_tx_byte[3]
.sym 12938 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 12939 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I2[3]
.sym 12942 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12943 spi_if_ins.spi.r_tx_bit_count[2]
.sym 12944 spi_if_ins.spi.r_tx_byte[2]
.sym 12945 spi_if_ins.spi.r_tx_byte[6]
.sym 12948 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 12950 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 12951 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 12954 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 12955 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 12957 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 12960 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I2[3]
.sym 12961 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 12962 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I2[0]
.sym 12963 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I2[1]
.sym 12972 spi_if_ins.spi.r_tx_bit_count[2]
.sym 12973 spi_if_ins.spi.r_tx_byte[3]
.sym 12974 spi_if_ins.spi.r_tx_byte[7]
.sym 12975 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12978 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12979 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 12980 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12981 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 12989 r_counter[0]_$glb_clk
.sym 12990 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 12994 w_fetch
.sym 12996 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 12997 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 12998 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13010 i_smi_a3$SB_IO_IN
.sym 13016 spi_if_ins.w_rx_data[1]
.sym 13018 $io_pmod[2]$iobuf_i
.sym 13021 spi_if_ins.r_tx_byte[7]
.sym 13025 w_cs[1]
.sym 13026 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[1]
.sym 13035 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 13047 io_pmod[2]$SB_IO_IN
.sym 13055 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 13059 rx_09_fifo.wr_addr_gray_rd[6]
.sym 13063 rx_09_fifo.wr_addr_gray_rd[7]
.sym 13077 io_pmod[2]$SB_IO_IN
.sym 13078 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 13080 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 13084 rx_09_fifo.wr_addr_gray_rd[6]
.sym 13110 rx_09_fifo.wr_addr_gray_rd[7]
.sym 13112 r_counter[0]_$glb_clk
.sym 13117 w_rx_data[1]
.sym 13120 w_rx_data[2]
.sym 13127 $io_pmod[7]$iobuf_i
.sym 13131 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13132 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13140 w_fetch
.sym 13143 w_rx_data[2]
.sym 13148 w_load
.sym 13149 r_tx_data_SB_DFFE_Q_E
.sym 13156 w_load
.sym 13157 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13161 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 13164 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13166 w_fetch
.sym 13167 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13175 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13176 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13185 w_cs[1]
.sym 13195 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 13203 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13206 w_load
.sym 13208 w_cs[1]
.sym 13209 w_fetch
.sym 13218 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13221 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 13234 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13235 r_counter[0]_$glb_clk
.sym 13236 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 13237 $PACKER_GND_NET
.sym 13239 w_cs[0]
.sym 13240 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 13243 w_ioc[4]
.sym 13249 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 13260 io_pmod[2]$SB_IO_IN
.sym 13263 w_rx_data[1]
.sym 13265 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[2]
.sym 13266 spi_if_ins.w_rx_data[1]
.sym 13278 r_tx_data[0]
.sym 13280 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13282 r_tx_data[4]
.sym 13295 r_tx_data[5]
.sym 13296 r_tx_data[3]
.sym 13306 r_tx_data[7]
.sym 13318 r_tx_data[4]
.sym 13323 r_tx_data[3]
.sym 13329 r_tx_data[7]
.sym 13341 r_tx_data[5]
.sym 13354 r_tx_data[0]
.sym 13357 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13358 r_counter[0]_$glb_clk
.sym 13360 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[2]
.sym 13361 r_tx_data[5]
.sym 13362 r_tx_data[3]
.sym 13363 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13364 r_tx_data[7]
.sym 13365 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 13366 r_tx_data[1]
.sym 13367 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 13374 $PACKER_VCC_NET
.sym 13377 $PACKER_VCC_NET
.sym 13379 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13380 w_rx_data[7]
.sym 13383 w_cs[0]
.sym 13385 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 13386 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 13388 spi_if_ins.w_rx_data[3]
.sym 13389 w_ioc[2]
.sym 13391 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1]
.sym 13392 w_ioc[4]
.sym 13393 w_tx_data_io[1]
.sym 13394 spi_if_ins.w_rx_data[2]
.sym 13403 w_tx_data_io[6]
.sym 13404 w_cs[2]
.sym 13405 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 13406 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 13407 w_ioc[4]
.sym 13409 w_ioc[2]
.sym 13411 w_tx_data_smi[2]
.sym 13412 w_fetch
.sym 13413 w_ioc[3]
.sym 13414 i_smi_a2_SB_LUT4_I1_O[3]
.sym 13415 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1]
.sym 13419 r_tx_data_SB_DFFE_Q_E
.sym 13420 w_load
.sym 13421 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13428 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13432 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 13434 w_ioc[4]
.sym 13435 w_ioc[3]
.sym 13437 w_ioc[2]
.sym 13441 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 13443 w_tx_data_io[6]
.sym 13446 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 13448 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13449 w_tx_data_smi[2]
.sym 13460 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 13461 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1]
.sym 13470 i_smi_a2_SB_LUT4_I1_O[3]
.sym 13471 w_cs[2]
.sym 13472 w_fetch
.sym 13473 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 13477 w_fetch
.sym 13478 w_load
.sym 13480 r_tx_data_SB_DFFE_Q_E
.sym 13481 i_glob_clock$SB_IO_IN_$glb_clk
.sym 13482 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13483 io_ctrl_ins.pmod_dir_state[1]
.sym 13484 io_ctrl_ins.pmod_dir_state[4]
.sym 13485 io_ctrl_ins.pmod_dir_state[0]
.sym 13486 i_button_SB_LUT4_I0_O[0]
.sym 13487 i_button_SB_LUT4_I0_I3[1]
.sym 13488 io_ctrl_ins.pmod_dir_state[3]
.sym 13489 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 13490 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 13495 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 13499 w_cs[1]
.sym 13502 r_tx_data[0]
.sym 13503 w_tx_data_io[2]
.sym 13507 w_rx_data[3]
.sym 13511 w_rx_data[0]
.sym 13514 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[1]
.sym 13517 i_button_SB_LUT4_I0_I3[2]
.sym 13529 io_ctrl_ins.led0_state_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 13532 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 13533 i_button_SB_LUT4_I0_I3[3]
.sym 13535 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 13536 spi_if_ins.w_rx_data[1]
.sym 13539 spi_if_ins.w_rx_data[0]
.sym 13540 w_ioc[2]
.sym 13542 w_ioc[1]
.sym 13543 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 13546 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 13548 spi_if_ins.w_rx_data[3]
.sym 13549 i_button_SB_LUT4_I0_I3[2]
.sym 13550 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 13554 spi_if_ins.w_rx_data[2]
.sym 13560 spi_if_ins.w_rx_data[2]
.sym 13566 spi_if_ins.w_rx_data[0]
.sym 13570 spi_if_ins.w_rx_data[1]
.sym 13575 io_ctrl_ins.led0_state_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 13576 w_ioc[2]
.sym 13584 spi_if_ins.w_rx_data[3]
.sym 13587 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 13590 w_ioc[1]
.sym 13593 i_button_SB_LUT4_I0_I3[2]
.sym 13594 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 13595 i_button_SB_LUT4_I0_I3[3]
.sym 13596 io_ctrl_ins.led0_state_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 13599 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 13600 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 13603 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 13604 r_counter[0]_$glb_clk
.sym 13606 w_tx_data_io[3]
.sym 13607 w_tx_data_io[0]
.sym 13608 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 13609 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1]
.sym 13610 w_tx_data_io[1]
.sym 13611 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 13612 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 13613 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]
.sym 13621 o_rx_h_tx_l$SB_IO_OUT
.sym 13622 i_button_SB_LUT4_I0_I3[2]
.sym 13630 io_ctrl_ins.pmod_dir_state[0]
.sym 13635 w_rx_data[2]
.sym 13647 w_ioc[2]
.sym 13648 i_smi_a2_SB_LUT4_I1_O[3]
.sym 13649 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 13650 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 13651 w_ioc[3]
.sym 13652 io_ctrl_ins.led0_state_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 13655 io_ctrl_ins.pmod_dir_state[1]
.sym 13656 i_button_SB_LUT4_I0_I3[2]
.sym 13657 w_ioc[1]
.sym 13659 io_ctrl_ins.led1_state_SB_LUT4_I0_O[0]
.sym 13660 w_rx_data[7]
.sym 13663 o_led1$SB_IO_OUT
.sym 13664 w_ioc[4]
.sym 13665 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13667 io_ctrl_ins.led1_state_SB_LUT4_I0_O[3]
.sym 13673 o_shdn_rx_lna$SB_IO_OUT
.sym 13674 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[1]
.sym 13677 io_ctrl_ins.led0_state_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 13678 io_ctrl_ins.debug_mode[0]
.sym 13680 w_ioc[2]
.sym 13682 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13683 io_ctrl_ins.led0_state_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 13689 w_rx_data[7]
.sym 13692 w_ioc[2]
.sym 13694 io_ctrl_ins.debug_mode[0]
.sym 13695 io_ctrl_ins.led0_state_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 13698 i_smi_a2_SB_LUT4_I1_O[3]
.sym 13699 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[1]
.sym 13700 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 13704 i_button_SB_LUT4_I0_I3[2]
.sym 13705 io_ctrl_ins.pmod_dir_state[1]
.sym 13706 o_led1$SB_IO_OUT
.sym 13707 w_ioc[1]
.sym 13710 w_ioc[1]
.sym 13711 w_ioc[3]
.sym 13712 w_ioc[4]
.sym 13713 i_button_SB_LUT4_I0_I3[2]
.sym 13716 io_ctrl_ins.led1_state_SB_LUT4_I0_O[3]
.sym 13717 o_shdn_rx_lna$SB_IO_OUT
.sym 13718 w_ioc[2]
.sym 13719 io_ctrl_ins.led1_state_SB_LUT4_I0_O[0]
.sym 13722 io_ctrl_ins.led0_state_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 13723 w_ioc[2]
.sym 13724 io_ctrl_ins.led0_state_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 13726 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 13727 r_counter[0]_$glb_clk
.sym 13729 io_ctrl_ins.led0_state_SB_LUT4_I0_O[2]
.sym 13730 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 13731 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13732 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 13733 io_ctrl_ins.debug_mode[1]
.sym 13734 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 13735 io_ctrl_ins.led0_state_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 13736 io_ctrl_ins.debug_mode[0]
.sym 13749 i_button_SB_LUT4_I0_I3[3]
.sym 13750 i_button_SB_LUT4_I0_I3[2]
.sym 13752 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 13753 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 13759 o_shdn_rx_lna$SB_IO_OUT
.sym 13760 w_rx_data[1]
.sym 13764 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 13770 i_smi_a2_SB_LUT4_I1_O[3]
.sym 13772 i_button_SB_LUT4_I0_I3[2]
.sym 13780 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 13783 w_rx_data[0]
.sym 13784 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[1]
.sym 13785 io_ctrl_ins.o_pmod[2]
.sym 13788 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 13789 i_button_SB_LUT4_I0_I3[2]
.sym 13790 io_ctrl_ins.o_pmod[0]
.sym 13791 i_button_SB_LUT4_I0_I3[3]
.sym 13795 w_rx_data[2]
.sym 13799 o_shdn_tx_lna$SB_IO_OUT
.sym 13801 io_ctrl_ins.mixer_en_state
.sym 13821 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[1]
.sym 13822 i_smi_a2_SB_LUT4_I1_O[3]
.sym 13823 i_button_SB_LUT4_I0_I3[3]
.sym 13824 i_button_SB_LUT4_I0_I3[2]
.sym 13829 w_rx_data[0]
.sym 13833 i_button_SB_LUT4_I0_I3[2]
.sym 13834 o_shdn_tx_lna$SB_IO_OUT
.sym 13835 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 13836 io_ctrl_ins.o_pmod[2]
.sym 13839 io_ctrl_ins.mixer_en_state
.sym 13840 i_button_SB_LUT4_I0_I3[2]
.sym 13841 io_ctrl_ins.o_pmod[0]
.sym 13842 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 13846 w_rx_data[2]
.sym 13849 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 13850 r_counter[0]_$glb_clk
.sym 13853 o_shdn_rx_lna$SB_IO_OUT
.sym 13857 o_shdn_tx_lna$SB_IO_OUT
.sym 13859 io_ctrl_ins.mixer_en_state
.sym 13865 io_ctrl_ins.led0_state_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 13866 i_button_SB_LUT4_I0_I3[2]
.sym 13873 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 13904 io_ctrl_ins.led0_state_SB_DFFESR_Q_E
.sym 13907 w_rx_data[0]
.sym 13920 w_rx_data[1]
.sym 13950 w_rx_data[1]
.sym 13958 w_rx_data[0]
.sym 13972 io_ctrl_ins.led0_state_SB_DFFESR_Q_E
.sym 13973 r_counter[0]_$glb_clk
.sym 13974 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 13978 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 13997 o_led1$SB_IO_OUT
.sym 14006 o_led0$SB_IO_OUT
.sym 14282 i_smi_a1$SB_IO_IN
.sym 14340 i_smi_a1$SB_IO_IN
.sym 14344 i_smi_a1$SB_IO_IN
.sym 14418 i_sck$SB_IO_IN
.sym 14419 io_smi_data[3]$SB_IO_OUT
.sym 14434 io_smi_data[3]$SB_IO_OUT
.sym 14436 i_sck$SB_IO_IN
.sym 14446 spi_if_ins.spi.r_rx_bit_count[2]
.sym 14449 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 14450 spi_if_ins.spi.r_rx_bit_count[0]
.sym 14451 spi_if_ins.spi.r_rx_bit_count[1]
.sym 14465 w_tx_data_io[3]
.sym 14476 i_sck$SB_IO_IN
.sym 14487 i_sck$SB_IO_IN
.sym 14504 i_smi_a3$SB_IO_IN
.sym 14509 w_smi_data_output[4]
.sym 14514 w_smi_data_output[3]
.sym 14520 i_sck$SB_IO_IN
.sym 14545 i_smi_a3$SB_IO_IN
.sym 14546 w_smi_data_output[4]
.sym 14556 w_smi_data_output[3]
.sym 14557 i_smi_a3$SB_IO_IN
.sym 14566 r_counter[0]_$glb_clk
.sym 14575 spi_if_ins.spi.r2_rx_done
.sym 14583 w_rx_data[2]
.sym 14626 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 14636 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 14657 spi_if_ins.spi.SCKr[0]
.sym 14668 spi_if_ins.spi.r2_rx_done
.sym 14673 spi_if_ins.spi.r3_rx_done
.sym 14685 spi_if_ins.spi.r2_rx_done
.sym 14700 spi_if_ins.spi.SCKr[0]
.sym 14707 spi_if_ins.spi.r3_rx_done
.sym 14709 spi_if_ins.spi.r2_rx_done
.sym 14729 r_counter[0]_$glb_clk
.sym 14731 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 14732 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 14733 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 14734 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 14735 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 14736 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 14737 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 14738 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 14756 spi_if_ins.w_rx_data[3]
.sym 14776 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 14783 spi_if_ins.spi.SCKr[1]
.sym 14791 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 14803 spi_if_ins.spi.SCKr[2]
.sym 14812 spi_if_ins.spi.SCKr[1]
.sym 14813 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 14814 spi_if_ins.spi.SCKr[2]
.sym 14819 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 14850 spi_if_ins.spi.SCKr[1]
.sym 14852 r_counter[0]_$glb_clk
.sym 14855 spi_if_ins.spi.r_rx_byte[1]
.sym 14857 spi_if_ins.spi.r_rx_byte[6]
.sym 14858 spi_if_ins.spi.r_rx_byte[3]
.sym 14859 spi_if_ins.spi.r_rx_byte[2]
.sym 14860 spi_if_ins.spi.r_rx_byte[5]
.sym 14861 spi_if_ins.spi.r_rx_byte[7]
.sym 14862 o_miso_$_TBUF__Y_E
.sym 14868 i_smi_a3$SB_IO_IN
.sym 14877 i_mosi$SB_IO_IN
.sym 14879 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 14880 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 14882 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 14887 i_ss$SB_IO_IN
.sym 14906 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 14912 spi_if_ins.spi.r_rx_byte[1]
.sym 14916 spi_if_ins.spi.r_rx_byte[2]
.sym 14922 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 14923 spi_if_ins.spi.r_rx_byte[3]
.sym 14931 spi_if_ins.spi.r_rx_byte[1]
.sym 14948 spi_if_ins.spi.r_rx_byte[2]
.sym 14959 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 14965 spi_if_ins.spi.r_rx_byte[3]
.sym 14974 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 14975 r_counter[0]_$glb_clk
.sym 14977 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 14982 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 14984 spi_if_ins.state_if[0]
.sym 14989 spi_if_ins.w_rx_data[1]
.sym 15001 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15008 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15020 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15028 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 15032 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 15036 spi_if_ins.r_tx_byte[7]
.sym 15040 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15081 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 15082 spi_if_ins.r_tx_byte[7]
.sym 15083 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 15084 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15097 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15098 r_counter[0]_$glb_clk
.sym 15100 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 15101 spi_if_ins.spi.r_rx_byte[4]
.sym 15102 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15104 spi_if_ins.spi.r_rx_byte[0]
.sym 15105 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 15106 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15107 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 15114 int_miso
.sym 15115 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15130 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15134 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15135 w_rx_data[1]
.sym 15141 spi_if_ins.state_if[2]
.sym 15143 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15149 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15154 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 15162 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 15172 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 15192 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 15193 spi_if_ins.state_if[2]
.sym 15204 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15205 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 15206 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 15213 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 15218 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15220 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15221 r_counter[0]_$glb_clk
.sym 15222 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 15224 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15226 spi_if_ins.w_rx_data[0]
.sym 15227 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 15228 spi_if_ins.w_rx_data[4]
.sym 15230 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 15237 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15243 i_mosi$SB_IO_IN
.sym 15248 r_tx_data_SB_DFFE_Q_E
.sym 15249 spi_if_ins.w_rx_data[3]
.sym 15250 w_fetch
.sym 15251 w_rx_data[2]
.sym 15254 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 15255 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15257 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 15258 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15269 spi_if_ins.w_rx_data[1]
.sym 15275 spi_if_ins.w_rx_data[2]
.sym 15282 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15317 spi_if_ins.w_rx_data[1]
.sym 15333 spi_if_ins.w_rx_data[2]
.sym 15343 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15344 r_counter[0]_$glb_clk
.sym 15346 w_rx_data[6]
.sym 15347 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 15348 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15349 w_rx_data[0]
.sym 15350 w_rx_data[5]
.sym 15351 w_rx_data[4]
.sym 15352 w_rx_data[3]
.sym 15353 w_rx_data[7]
.sym 15358 spi_if_ins.state_if[2]
.sym 15366 $io_pmod[5]$iobuf_i
.sym 15373 w_rx_data[1]
.sym 15375 w_rx_data[3]
.sym 15376 i_button_SB_LUT4_I0_O[0]
.sym 15377 w_rx_data[7]
.sym 15378 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 15379 w_rx_data[2]
.sym 15387 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15391 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 15392 spi_if_ins.w_rx_data[4]
.sym 15414 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 15432 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 15439 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 15457 spi_if_ins.w_rx_data[4]
.sym 15466 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 15467 r_counter[0]_$glb_clk
.sym 15469 r_tx_data_SB_DFFE_Q_E
.sym 15470 w_tx_data_io[7]
.sym 15471 w_tx_data_io[5]
.sym 15472 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 15473 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15474 w_tx_data_io[6]
.sym 15475 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 15476 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 15481 $PACKER_GND_NET
.sym 15482 w_rx_data[3]
.sym 15483 $io_pmod[2]$iobuf_i
.sym 15484 w_rx_data[0]
.sym 15489 w_cs[1]
.sym 15495 w_rx_data[0]
.sym 15499 w_rx_data[4]
.sym 15501 w_rx_data[3]
.sym 15502 w_ioc[4]
.sym 15504 i_smi_a2_SB_LUT4_I1_O[3]
.sym 15510 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 15511 i_smi_a2_SB_LUT4_I1_O[3]
.sym 15512 r_tx_data_SB_DFFE_Q_E
.sym 15513 w_tx_data_io[2]
.sym 15517 w_cs[1]
.sym 15518 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[2]
.sym 15519 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 15520 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15521 w_fetch
.sym 15524 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 15527 w_tx_data_io[7]
.sym 15528 w_tx_data_io[5]
.sym 15530 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15532 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 15534 w_tx_data_io[1]
.sym 15535 i_button_SB_LUT4_I0_I3[2]
.sym 15536 w_tx_data_smi[3]
.sym 15538 w_tx_data_io[3]
.sym 15540 w_tx_data_smi[1]
.sym 15544 i_smi_a2_SB_LUT4_I1_O[3]
.sym 15545 w_fetch
.sym 15546 w_cs[1]
.sym 15549 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15550 w_tx_data_io[5]
.sym 15552 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 15555 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 15556 w_tx_data_smi[3]
.sym 15557 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 15558 w_tx_data_io[3]
.sym 15561 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15562 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 15563 w_tx_data_io[2]
.sym 15568 w_tx_data_io[7]
.sym 15569 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 15570 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15573 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 15574 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 15575 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[2]
.sym 15576 i_button_SB_LUT4_I0_I3[2]
.sym 15579 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 15580 w_tx_data_io[1]
.sym 15581 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 15582 w_tx_data_smi[1]
.sym 15586 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 15589 r_tx_data_SB_DFFE_Q_E
.sym 15590 i_glob_clock$SB_IO_IN_$glb_clk
.sym 15591 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15592 i_button_SB_LUT4_I0_O[1]
.sym 15593 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 15594 io_ctrl_ins.pmod_dir_state[6]
.sym 15595 io_ctrl_ins.pmod_dir_state[5]
.sym 15596 io_ctrl_ins.pmod_dir_state[2]
.sym 15597 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 15598 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 15599 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 15611 r_tx_data_SB_DFFE_Q_E
.sym 15616 w_rx_data[1]
.sym 15618 io_ctrl_ins.pmod_dir_state[3]
.sym 15621 w_rx_data[4]
.sym 15623 w_tx_data_io[0]
.sym 15627 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 15633 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[2]
.sym 15634 i_button_SB_LUT4_I0_I3[2]
.sym 15635 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 15639 o_rx_h_tx_l$SB_IO_OUT
.sym 15643 w_rx_data[1]
.sym 15645 w_rx_data[3]
.sym 15647 w_rx_data[7]
.sym 15650 io_ctrl_ins.o_pmod[7]
.sym 15651 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 15655 w_rx_data[0]
.sym 15656 i_button_SB_LUT4_I0_I3[3]
.sym 15657 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 15659 w_rx_data[4]
.sym 15667 w_rx_data[1]
.sym 15674 w_rx_data[4]
.sym 15678 w_rx_data[0]
.sym 15684 io_ctrl_ins.o_pmod[7]
.sym 15685 o_rx_h_tx_l$SB_IO_OUT
.sym 15686 i_button_SB_LUT4_I0_I3[2]
.sym 15687 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 15691 w_rx_data[7]
.sym 15696 w_rx_data[3]
.sym 15704 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 15705 i_button_SB_LUT4_I0_I3[3]
.sym 15708 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 15709 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[2]
.sym 15711 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 15712 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 15713 r_counter[0]_$glb_clk
.sym 15715 io_ctrl_ins.led1_state_SB_LUT4_I0_O[0]
.sym 15716 io_ctrl_ins.o_pmod[6]
.sym 15717 io_ctrl_ins.o_pmod[3]
.sym 15718 io_ctrl_ins.o_pmod[5]
.sym 15719 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[1]
.sym 15720 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[1]
.sym 15721 io_ctrl_ins.o_pmod[4]
.sym 15722 i_button_SB_LUT4_I0_I3[3]
.sym 15728 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 15748 w_rx_data[2]
.sym 15756 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[0]
.sym 15757 io_ctrl_ins.pmod_dir_state[4]
.sym 15758 io_ctrl_ins.led0_state_SB_LUT4_I0_O[0]
.sym 15759 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[1]
.sym 15760 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 15761 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 15764 io_ctrl_ins.led0_state_SB_LUT4_I0_O[2]
.sym 15765 w_ioc[4]
.sym 15767 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 15768 io_ctrl_ins.debug_mode[1]
.sym 15770 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 15771 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[0]
.sym 15772 w_ioc[2]
.sym 15774 w_ioc[1]
.sym 15775 i_config[1]$SB_IO_IN
.sym 15776 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[1]
.sym 15777 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 15778 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 15780 w_ioc[2]
.sym 15781 i_button_SB_LUT4_I0_I3[2]
.sym 15782 i_smi_a2_SB_LUT4_I1_O[3]
.sym 15784 w_ioc[3]
.sym 15785 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[1]
.sym 15786 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 15787 i_button_SB_LUT4_I0_I3[3]
.sym 15789 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[0]
.sym 15790 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 15791 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[1]
.sym 15795 io_ctrl_ins.led0_state_SB_LUT4_I0_O[2]
.sym 15796 io_ctrl_ins.led0_state_SB_LUT4_I0_O[0]
.sym 15798 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 15801 w_ioc[4]
.sym 15802 w_ioc[2]
.sym 15803 w_ioc[1]
.sym 15804 w_ioc[3]
.sym 15807 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 15808 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[1]
.sym 15810 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[0]
.sym 15813 w_ioc[4]
.sym 15814 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 15816 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 15819 io_ctrl_ins.pmod_dir_state[4]
.sym 15820 i_button_SB_LUT4_I0_I3[3]
.sym 15821 i_config[1]$SB_IO_IN
.sym 15822 i_button_SB_LUT4_I0_I3[2]
.sym 15825 w_ioc[1]
.sym 15826 w_ioc[3]
.sym 15827 w_ioc[2]
.sym 15828 io_ctrl_ins.debug_mode[1]
.sym 15831 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[1]
.sym 15833 i_smi_a2_SB_LUT4_I1_O[3]
.sym 15835 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 15836 r_counter[0]_$glb_clk
.sym 15837 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 15840 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 15841 io_ctrl_ins.rf_pin_state[7]
.sym 15842 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 15843 io_ctrl_ins.rf_pin_state[4]
.sym 15844 io_ctrl_ins.rf_pin_state[2]
.sym 15845 io_ctrl_ins.rf_pin_state[3]
.sym 15852 w_ioc[2]
.sym 15863 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 15866 w_ioc[3]
.sym 15871 i_config[0]$SB_IO_IN
.sym 15873 w_rx_data[1]
.sym 15880 w_rx_data[3]
.sym 15881 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 15882 i_button_SB_LUT4_I0_I3[2]
.sym 15883 io_ctrl_ins.pmod_dir_state[0]
.sym 15886 i_button_SB_LUT4_I0_I3[3]
.sym 15888 w_rx_data[1]
.sym 15890 i_button_SB_LUT4_I0_I3[2]
.sym 15891 w_rx_data[4]
.sym 15892 w_rx_data[0]
.sym 15894 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]
.sym 15898 w_rx_data[2]
.sym 15900 o_led0$SB_IO_OUT
.sym 15906 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 15912 i_button_SB_LUT4_I0_I3[2]
.sym 15913 o_led0$SB_IO_OUT
.sym 15914 io_ctrl_ins.pmod_dir_state[0]
.sym 15915 i_button_SB_LUT4_I0_I3[3]
.sym 15919 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 15920 i_button_SB_LUT4_I0_I3[2]
.sym 15921 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]
.sym 15925 w_rx_data[3]
.sym 15930 i_button_SB_LUT4_I0_I3[2]
.sym 15931 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]
.sym 15933 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 15938 w_rx_data[1]
.sym 15942 w_rx_data[2]
.sym 15951 w_rx_data[4]
.sym 15955 w_rx_data[0]
.sym 15958 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 15959 r_counter[0]_$glb_clk
.sym 15960 i_smi_a2_SB_LUT4_I1_O[3]_$glb_sr
.sym 15961 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 15962 io_ctrl_ins.rf_pin_state[6]
.sym 15963 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 15964 io_ctrl_ins.rf_pin_state[0]
.sym 15968 io_ctrl_ins.rf_pin_state[1]
.sym 15975 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 15979 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 15995 o_shdn_rx_lna$SB_IO_OUT
.sym 16004 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16008 io_ctrl_ins.rf_pin_state[2]
.sym 16012 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16013 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16016 io_ctrl_ins.led0_state_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16020 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16028 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16029 io_ctrl_ins.rf_pin_state[0]
.sym 16033 io_ctrl_ins.rf_pin_state[1]
.sym 16041 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16042 io_ctrl_ins.rf_pin_state[1]
.sym 16043 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16065 io_ctrl_ins.led0_state_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16066 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16067 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16068 io_ctrl_ins.rf_pin_state[2]
.sym 16077 io_ctrl_ins.led0_state_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 16078 io_ctrl_ins.rf_pin_state[0]
.sym 16079 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16080 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16081 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16082 r_counter[0]_$glb_clk
.sym 16133 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16178 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16355 i_config[0]$SB_IO_IN
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16469 o_led0$SB_IO_OUT
.sym 16523 i_smi_a3$SB_IO_IN
.sym 16557 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 16560 spi_if_ins.spi.r_rx_done
.sym 16563 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 16574 i_button$SB_IO_IN
.sym 16577 w_rx_data[5]
.sym 16583 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 16585 i_smi_a3$SB_IO_IN
.sym 16599 i_ss$SB_IO_IN
.sym 16617 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16621 spi_if_ins.spi.r_rx_bit_count[2]
.sym 16626 spi_if_ins.spi.r_rx_bit_count[1]
.sym 16627 $nextpnr_ICESTORM_LC_8$O
.sym 16630 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16633 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 16635 spi_if_ins.spi.r_rx_bit_count[1]
.sym 16641 spi_if_ins.spi.r_rx_bit_count[2]
.sym 16643 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 16658 spi_if_ins.spi.r_rx_bit_count[2]
.sym 16659 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16661 spi_if_ins.spi.r_rx_bit_count[1]
.sym 16666 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16671 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16673 spi_if_ins.spi.r_rx_bit_count[1]
.sym 16675 i_sck$SB_IO_IN_$glb_clk
.sym 16676 i_ss$SB_IO_IN
.sym 16682 io_smi_data[5]$SB_IO_OUT
.sym 16691 w_rx_data[4]
.sym 16699 i_ss$SB_IO_IN
.sym 16704 i_ss$SB_IO_IN
.sym 16749 io_smi_data[4]$SB_IO_OUT
.sym 16751 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 16773 spi_if_ins.spi.r_rx_done
.sym 16812 spi_if_ins.spi.r_rx_done
.sym 16838 r_counter[0]_$glb_clk
.sym 16842 spi_if_ins.r_tx_data_valid
.sym 16846 o_miso_$_TBUF__Y_E
.sym 16851 w_rx_data[3]
.sym 16856 i_ss$SB_IO_IN
.sym 16882 i_ss$SB_IO_IN
.sym 16885 i_mosi$SB_IO_IN
.sym 16886 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 16887 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 16890 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 16891 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 16892 o_miso_$_TBUF__Y_E
.sym 16901 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 16904 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 16907 spi_if_ins.r_tx_data_valid
.sym 16917 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 16921 i_mosi$SB_IO_IN
.sym 16926 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 16932 i_ss$SB_IO_IN
.sym 16934 spi_if_ins.r_tx_data_valid
.sym 16939 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 16946 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 16952 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 16957 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 16960 o_miso_$_TBUF__Y_E
.sym 16961 i_sck$SB_IO_IN_$glb_clk
.sym 16973 w_rx_data[7]
.sym 16986 i_ss$SB_IO_IN
.sym 16990 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 16992 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17005 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17010 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17011 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17012 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17014 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17017 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17031 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17043 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17055 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17063 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17067 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17075 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17081 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17083 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17084 i_sck$SB_IO_IN_$glb_clk
.sym 17086 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17087 spi_if_ins.w_rx_data[5]
.sym 17091 spi_if_ins.w_rx_data[6]
.sym 17097 w_rx_data[6]
.sym 17107 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17114 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 17119 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 17127 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 17129 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17132 i_ss$SB_IO_IN
.sym 17140 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 17145 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17150 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 17160 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17161 i_ss$SB_IO_IN
.sym 17192 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 17203 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 17206 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17207 r_counter[0]_$glb_clk
.sym 17208 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 17209 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 17214 spi_if_ins.state_if[1]
.sym 17216 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 17220 i_config[3]$SB_IO_IN
.sym 17221 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17225 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17239 spi_if_ins.w_rx_data[6]
.sym 17240 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17244 spi_if_ins.state_if[0]
.sym 17250 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17253 i_mosi$SB_IO_IN
.sym 17257 spi_if_ins.state_if[0]
.sym 17258 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17262 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17265 spi_if_ins.state_if[0]
.sym 17266 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 17270 spi_if_ins.state_if[2]
.sym 17271 spi_if_ins.state_if[1]
.sym 17273 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 17277 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17283 spi_if_ins.state_if[2]
.sym 17284 spi_if_ins.state_if[1]
.sym 17286 spi_if_ins.state_if[0]
.sym 17291 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17295 spi_if_ins.state_if[2]
.sym 17296 spi_if_ins.state_if[0]
.sym 17298 spi_if_ins.state_if[1]
.sym 17308 i_mosi$SB_IO_IN
.sym 17313 spi_if_ins.state_if[0]
.sym 17315 spi_if_ins.state_if[1]
.sym 17319 spi_if_ins.state_if[0]
.sym 17320 spi_if_ins.state_if[1]
.sym 17321 spi_if_ins.state_if[2]
.sym 17322 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17325 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 17326 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17327 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17328 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 17329 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17330 i_sck$SB_IO_IN_$glb_clk
.sym 17336 spi_if_ins.state_if[2]
.sym 17346 $PACKER_VCC_NET
.sym 17352 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17356 w_cs[2]
.sym 17357 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17359 spi_if_ins.w_rx_data[5]
.sym 17365 spi_if_ins.w_rx_data[5]
.sym 17367 w_rx_data[0]
.sym 17374 spi_if_ins.spi.r_rx_byte[4]
.sym 17375 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17377 spi_if_ins.spi.r_rx_byte[0]
.sym 17378 spi_if_ins.state_if[1]
.sym 17379 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17386 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 17401 spi_if_ins.state_if[2]
.sym 17404 spi_if_ins.state_if[0]
.sym 17412 spi_if_ins.state_if[1]
.sym 17413 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17414 spi_if_ins.state_if[2]
.sym 17415 spi_if_ins.state_if[0]
.sym 17425 spi_if_ins.spi.r_rx_byte[0]
.sym 17430 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 17431 spi_if_ins.state_if[2]
.sym 17432 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17438 spi_if_ins.spi.r_rx_byte[4]
.sym 17448 spi_if_ins.state_if[2]
.sym 17449 spi_if_ins.state_if[0]
.sym 17450 spi_if_ins.state_if[1]
.sym 17451 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17452 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17453 r_counter[0]_$glb_clk
.sym 17455 w_cs[3]
.sym 17458 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 17459 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 17461 w_cs[2]
.sym 17462 w_cs[1]
.sym 17467 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17476 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17482 spi_if_ins.w_rx_data[0]
.sym 17487 w_rx_data[6]
.sym 17498 w_cs[0]
.sym 17499 spi_if_ins.w_rx_data[0]
.sym 17501 spi_if_ins.w_rx_data[4]
.sym 17502 spi_if_ins.w_rx_data[3]
.sym 17511 spi_if_ins.w_rx_data[6]
.sym 17517 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17518 w_cs[2]
.sym 17519 w_cs[1]
.sym 17520 w_cs[3]
.sym 17523 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17525 spi_if_ins.w_rx_data[5]
.sym 17531 spi_if_ins.w_rx_data[6]
.sym 17535 w_cs[3]
.sym 17536 w_cs[0]
.sym 17537 w_cs[1]
.sym 17538 w_cs[2]
.sym 17541 w_cs[2]
.sym 17542 w_cs[1]
.sym 17543 w_cs[0]
.sym 17544 w_cs[3]
.sym 17547 spi_if_ins.w_rx_data[0]
.sym 17555 spi_if_ins.w_rx_data[5]
.sym 17559 spi_if_ins.w_rx_data[4]
.sym 17565 spi_if_ins.w_rx_data[3]
.sym 17573 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17575 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17576 r_counter[0]_$glb_clk
.sym 17582 r_tx_data[0]
.sym 17592 w_rx_data[4]
.sym 17607 w_rx_data[5]
.sym 17609 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 17619 i_button_SB_LUT4_I0_O[1]
.sym 17620 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 17621 i_button_SB_LUT4_I0_O[0]
.sym 17623 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 17625 w_cs[2]
.sym 17626 w_cs[1]
.sym 17627 w_cs[3]
.sym 17629 w_fetch
.sym 17630 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 17633 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 17634 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 17637 w_cs[0]
.sym 17638 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 17643 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 17646 w_tx_data_io[0]
.sym 17647 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 17649 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 17650 w_tx_data_smi[0]
.sym 17652 w_cs[2]
.sym 17653 w_cs[1]
.sym 17654 w_cs[0]
.sym 17655 w_cs[3]
.sym 17659 i_button_SB_LUT4_I0_O[1]
.sym 17661 i_button_SB_LUT4_I0_O[0]
.sym 17664 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 17667 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 17670 w_fetch
.sym 17672 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 17673 w_cs[0]
.sym 17676 w_cs[2]
.sym 17677 w_cs[3]
.sym 17678 w_cs[0]
.sym 17679 w_cs[1]
.sym 17682 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 17684 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 17688 w_cs[2]
.sym 17689 w_cs[1]
.sym 17690 w_cs[0]
.sym 17691 w_cs[3]
.sym 17694 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 17695 w_tx_data_io[0]
.sym 17696 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 17697 w_tx_data_smi[0]
.sym 17698 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 17699 r_counter[0]_$glb_clk
.sym 17700 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 17702 w_tx_data_sys[0]
.sym 17704 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 17705 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 17707 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O_SB_LUT4_I3_O[0]
.sym 17721 r_tx_data_SB_DFFE_Q_E
.sym 17723 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 17732 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 17742 w_rx_data[2]
.sym 17744 io_ctrl_ins.pmod_dir_state[6]
.sym 17746 i_button_SB_LUT4_I0_I3[1]
.sym 17749 i_button_SB_LUT4_I0_I3[3]
.sym 17753 io_ctrl_ins.o_pmod[5]
.sym 17757 i_button_SB_LUT4_I0_I3[3]
.sym 17759 w_rx_data[6]
.sym 17760 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 17761 i_button$SB_IO_IN
.sym 17762 io_ctrl_ins.pmod_dir_state[2]
.sym 17764 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O_SB_LUT4_I3_O[0]
.sym 17765 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]
.sym 17767 w_rx_data[5]
.sym 17768 i_button_SB_LUT4_I0_I3[2]
.sym 17769 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 17772 o_tr_vc1$SB_IO_OUT
.sym 17773 i_config[3]$SB_IO_IN
.sym 17775 i_button_SB_LUT4_I0_I3[3]
.sym 17776 i_button$SB_IO_IN
.sym 17777 i_button_SB_LUT4_I0_I3[1]
.sym 17778 i_button_SB_LUT4_I0_I3[2]
.sym 17781 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]
.sym 17784 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O_SB_LUT4_I3_O[0]
.sym 17790 w_rx_data[6]
.sym 17796 w_rx_data[5]
.sym 17799 w_rx_data[2]
.sym 17805 i_button_SB_LUT4_I0_I3[2]
.sym 17806 io_ctrl_ins.pmod_dir_state[2]
.sym 17807 i_button_SB_LUT4_I0_I3[3]
.sym 17811 io_ctrl_ins.pmod_dir_state[6]
.sym 17812 i_button_SB_LUT4_I0_I3[2]
.sym 17813 i_config[3]$SB_IO_IN
.sym 17814 i_button_SB_LUT4_I0_I3[3]
.sym 17817 i_button_SB_LUT4_I0_I3[2]
.sym 17818 io_ctrl_ins.o_pmod[5]
.sym 17819 o_tr_vc1$SB_IO_OUT
.sym 17820 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 17821 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 17822 r_counter[0]_$glb_clk
.sym 17848 w_rx_data[0]
.sym 17849 o_rx_h_tx_l_b$SB_IO_OUT
.sym 17855 w_rx_data[0]
.sym 17858 o_tr_vc1$SB_IO_OUT
.sym 17867 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 17869 w_rx_data[1]
.sym 17872 w_rx_data[4]
.sym 17873 w_ioc[4]
.sym 17874 w_rx_data[3]
.sym 17877 w_rx_data[5]
.sym 17879 io_ctrl_ins.o_pmod[4]
.sym 17880 w_ioc[2]
.sym 17881 w_ioc[3]
.sym 17882 o_tr_vc1_b$SB_IO_OUT
.sym 17884 w_rx_data[6]
.sym 17888 w_ioc[1]
.sym 17889 o_tr_vc2$SB_IO_OUT
.sym 17891 io_ctrl_ins.o_pmod[3]
.sym 17892 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 17896 i_button_SB_LUT4_I0_I3[2]
.sym 17900 w_rx_data[1]
.sym 17906 w_rx_data[6]
.sym 17910 w_rx_data[3]
.sym 17918 w_rx_data[5]
.sym 17922 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 17923 io_ctrl_ins.o_pmod[3]
.sym 17924 i_button_SB_LUT4_I0_I3[2]
.sym 17925 o_tr_vc2$SB_IO_OUT
.sym 17928 io_ctrl_ins.o_pmod[4]
.sym 17929 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 17930 o_tr_vc1_b$SB_IO_OUT
.sym 17931 i_button_SB_LUT4_I0_I3[2]
.sym 17937 w_rx_data[4]
.sym 17940 w_ioc[1]
.sym 17941 w_ioc[2]
.sym 17942 w_ioc[4]
.sym 17943 w_ioc[3]
.sym 17944 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 17945 r_counter[0]_$glb_clk
.sym 17947 o_tr_vc2$SB_IO_OUT
.sym 17948 o_tr_vc1_b$SB_IO_OUT
.sym 17949 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 17950 o_tr_vc1$SB_IO_OUT
.sym 17951 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 17952 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 17953 o_rx_h_tx_l$SB_IO_OUT
.sym 17958 i_button$SB_IO_IN
.sym 17974 w_ioc[1]
.sym 17982 i_button_SB_LUT4_I0_I3[3]
.sym 17991 io_ctrl_ins.pmod_dir_state[3]
.sym 17993 w_rx_data[2]
.sym 17999 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 18003 i_button_SB_LUT4_I0_I3[3]
.sym 18004 w_rx_data[5]
.sym 18006 i_button_SB_LUT4_I0_I3[2]
.sym 18008 w_rx_data[3]
.sym 18010 w_rx_data[7]
.sym 18012 i_config[0]$SB_IO_IN
.sym 18014 w_rx_data[4]
.sym 18033 w_rx_data[5]
.sym 18042 w_rx_data[7]
.sym 18045 i_button_SB_LUT4_I0_I3[3]
.sym 18046 io_ctrl_ins.pmod_dir_state[3]
.sym 18047 i_button_SB_LUT4_I0_I3[2]
.sym 18048 i_config[0]$SB_IO_IN
.sym 18051 w_rx_data[4]
.sym 18058 w_rx_data[2]
.sym 18064 w_rx_data[3]
.sym 18067 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 18068 r_counter[0]_$glb_clk
.sym 18070 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18091 o_tr_vc1_b$SB_IO_OUT
.sym 18092 $PACKER_VCC_NET
.sym 18104 i_config[1]$SB_IO_IN
.sym 18120 w_rx_data[0]
.sym 18126 w_rx_data[1]
.sym 18129 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18134 w_rx_data[6]
.sym 18138 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 18139 io_ctrl_ins.debug_mode[1]
.sym 18141 io_ctrl_ins.led0_state_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 18142 io_ctrl_ins.debug_mode[0]
.sym 18144 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18145 io_ctrl_ins.led0_state_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 18146 io_ctrl_ins.debug_mode[0]
.sym 18147 io_ctrl_ins.debug_mode[1]
.sym 18150 w_rx_data[6]
.sym 18158 io_ctrl_ins.debug_mode[0]
.sym 18159 io_ctrl_ins.debug_mode[1]
.sym 18165 w_rx_data[0]
.sym 18189 w_rx_data[1]
.sym 18190 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 18191 r_counter[0]_$glb_clk
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18591 i_config[1]$SB_IO_IN
.sym 18633 i_config[0]$SB_IO_IN
.sym 18636 io_smi_data[4]$SB_IO_OUT
.sym 18641 i_smi_a3$SB_IO_IN
.sym 18649 i_smi_a3$SB_IO_IN
.sym 18651 io_smi_data[4]$SB_IO_OUT
.sym 18693 i_smi_soe_se$rename$0
.sym 18705 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 18707 i_ss$SB_IO_IN
.sym 18709 spi_if_ins.spi.r_rx_bit_count[0]
.sym 18710 spi_if_ins.spi.r_rx_bit_count[1]
.sym 18713 spi_if_ins.spi.r_rx_bit_count[2]
.sym 18716 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 18760 spi_if_ins.spi.r_rx_bit_count[0]
.sym 18761 spi_if_ins.spi.r_rx_bit_count[2]
.sym 18763 spi_if_ins.spi.r_rx_bit_count[1]
.sym 18781 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 18782 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 18783 i_sck$SB_IO_IN_$glb_clk
.sym 18784 i_ss$SB_IO_IN
.sym 18785 $io_pmod[3]$iobuf_i
.sym 18805 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 18819 io_smi_data[5]$SB_IO_OUT
.sym 18844 o_miso_$_TBUF__Y_E
.sym 18889 w_smi_data_output[5]
.sym 18896 i_smi_a3$SB_IO_IN
.sym 18905 w_smi_data_output[5]
.sym 18907 i_smi_a3$SB_IO_IN
.sym 18982 i_smi_a3$SB_IO_IN
.sym 18989 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 18991 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 19001 i_ss$SB_IO_IN
.sym 19009 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 19036 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 19059 i_ss$SB_IO_IN
.sym 19068 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 19069 r_counter[0]_$glb_clk
.sym 19070 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 19085 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 19093 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 19106 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 19213 io_pmod[4]$SB_IO_IN
.sym 19216 $io_pmod[4]$iobuf_i
.sym 19227 i_smi_soe_se$rename$0
.sym 19254 spi_if_ins.spi.r_rx_byte[6]
.sym 19257 spi_if_ins.spi.r_rx_byte[5]
.sym 19258 spi_if_ins.spi.r_rx_byte[7]
.sym 19262 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19269 spi_if_ins.spi.r_rx_byte[7]
.sym 19277 spi_if_ins.spi.r_rx_byte[5]
.sym 19300 spi_if_ins.spi.r_rx_byte[6]
.sym 19314 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19315 r_counter[0]_$glb_clk
.sym 19329 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 19333 spi_if_ins.w_rx_data[5]
.sym 19352 $PACKER_VCC_NET
.sym 19365 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 19369 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 19370 spi_if_ins.state_if[2]
.sym 19376 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 19379 spi_if_ins.state_if[1]
.sym 19389 spi_if_ins.state_if[0]
.sym 19391 spi_if_ins.state_if[0]
.sym 19392 spi_if_ins.state_if[1]
.sym 19393 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 19394 spi_if_ins.state_if[2]
.sym 19423 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 19433 spi_if_ins.state_if[2]
.sym 19435 spi_if_ins.state_if[1]
.sym 19436 spi_if_ins.state_if[0]
.sym 19437 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 19438 r_counter[0]_$glb_clk
.sym 19459 io_pmod[5]$SB_IO_IN
.sym 19467 w_cs[1]
.sym 19483 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 19488 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 19494 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 19541 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 19560 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 19561 r_counter[0]_$glb_clk
.sym 19562 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 19574 i_config[2]$SB_IO_IN
.sym 19575 $io_pmod[6]$iobuf_i
.sym 19608 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 19611 spi_if_ins.w_rx_data[5]
.sym 19619 spi_if_ins.w_rx_data[6]
.sym 19624 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 19631 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 19638 spi_if_ins.w_rx_data[5]
.sym 19639 spi_if_ins.w_rx_data[6]
.sym 19658 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 19662 spi_if_ins.w_rx_data[5]
.sym 19663 spi_if_ins.w_rx_data[6]
.sym 19674 spi_if_ins.w_rx_data[5]
.sym 19675 spi_if_ins.w_rx_data[6]
.sym 19679 spi_if_ins.w_rx_data[5]
.sym 19680 spi_if_ins.w_rx_data[6]
.sym 19683 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 19684 r_counter[0]_$glb_clk
.sym 19685 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 19731 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 19734 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 19736 w_tx_data_sys[0]
.sym 19738 r_tx_data_SB_DFFE_Q_E
.sym 19753 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 19784 w_tx_data_sys[0]
.sym 19785 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 19786 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 19787 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 19806 r_tx_data_SB_DFFE_Q_E
.sym 19807 i_glob_clock$SB_IO_IN_$glb_clk
.sym 19861 io_ctrl_ins.pmod_dir_state[5]
.sym 19867 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 19869 i_config[2]$SB_IO_IN
.sym 19871 o_rx_h_tx_l_b$SB_IO_OUT
.sym 19872 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O_SB_LUT4_I3_O[0]
.sym 19873 i_button_SB_LUT4_I0_I3[3]
.sym 19875 io_ctrl_ins.o_pmod[6]
.sym 19877 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 19881 i_button_SB_LUT4_I0_I3[2]
.sym 19892 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O_SB_LUT4_I3_O[0]
.sym 19901 i_button_SB_LUT4_I0_I3[3]
.sym 19902 io_ctrl_ins.pmod_dir_state[5]
.sym 19903 i_config[2]$SB_IO_IN
.sym 19904 i_button_SB_LUT4_I0_I3[2]
.sym 19907 io_ctrl_ins.o_pmod[6]
.sym 19908 o_rx_h_tx_l_b$SB_IO_OUT
.sym 19909 i_button_SB_LUT4_I0_I3[2]
.sym 19910 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 19921 i_button_SB_LUT4_I0_I3[2]
.sym 19922 i_button_SB_LUT4_I0_I3[3]
.sym 19929 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 19930 r_counter[0]_$glb_clk
.sym 19957 o_rx_h_tx_l$SB_IO_OUT
.sym 20074 io_pmod[2]$SB_IO_IN
.sym 20083 o_rx_h_tx_l$SB_IO_OUT
.sym 20098 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20100 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20101 io_ctrl_ins.rf_pin_state[4]
.sym 20106 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20107 io_ctrl_ins.rf_pin_state[7]
.sym 20109 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20111 io_ctrl_ins.rf_pin_state[3]
.sym 20112 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20114 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 20116 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20122 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20124 io_ctrl_ins.led0_state_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 20129 io_ctrl_ins.rf_pin_state[3]
.sym 20130 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20131 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20132 io_ctrl_ins.led0_state_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 20135 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20136 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20137 io_ctrl_ins.rf_pin_state[4]
.sym 20138 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20143 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20147 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20148 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20149 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20150 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20153 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 20156 io_ctrl_ins.led0_state_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 20159 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20160 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20161 io_ctrl_ins.led0_state_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 20162 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 20165 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20166 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20167 io_ctrl_ins.rf_pin_state[7]
.sym 20175 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20176 r_counter[0]_$glb_clk
.sym 20190 o_tr_vc2$SB_IO_OUT
.sym 20191 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 20198 o_tr_vc1$SB_IO_OUT
.sym 20228 io_ctrl_ins.rf_pin_state[6]
.sym 20229 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20230 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20232 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20252 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20253 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20254 io_ctrl_ins.rf_pin_state[6]
.sym 20298 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20299 r_counter[0]_$glb_clk
.sym 20313 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20448 o_led1$SB_IO_OUT
.sym 20672 i_config[0]$SB_IO_IN
.sym 20748 io_smi_data[5]$SB_IO_OUT
.sym 20768 io_smi_data[5]$SB_IO_OUT
.sym 20802 $io_pmod[3]$iobuf_i
.sym 20804 o_miso_$_TBUF__Y_E
.sym 20844 i_mosi$SB_IO_IN
.sym 20904 i_mosi$SB_IO_IN
.sym 20921 i_mosi$SB_IO_IN
.sym 20945 int_miso
.sym 21043 int_miso
.sym 21140 i_mosi$SB_IO_IN
.sym 21232 $PACKER_VCC_NET
.sym 21440 $io_pmod[7]$iobuf_i
.sym 21537 io_pmod[2]$SB_IO_IN
.sym 21546 i_smi_soe_se$rename$0
.sym 22148 o_rx_h_tx_l$SB_IO_OUT
.sym 22487 o_led1$SB_IO_OUT
.sym 22505 o_led1$SB_IO_OUT
.sym 22517 int_miso
.sym 22519 o_miso_$_TBUF__Y_E
.sym 22540 o_miso_$_TBUF__Y_E
.sym 22541 int_miso
.sym 22574 i_sck$SB_IO_IN
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22707 i_ss$SB_IO_IN
.sym 22715 i_ss$SB_IO_IN
.sym 22728 i_ss$SB_IO_IN
.sym 22859 $PACKER_VCC_NET
.sym 22953 $PACKER_VCC_NET
.sym 22966 i_smi_a3$SB_IO_IN
.sym 22987 $PACKER_VCC_NET
.sym 23347 $PACKER_VCC_NET
.sym 23464 $io_pmod[5]$iobuf_i
.sym 23574 r_counter[0]
.sym 23579 $PACKER_GND_NET
.sym 23587 $io_pmod[2]$iobuf_i
.sym 23716 $PACKER_VCC_NET
.sym 24593 o_led0$SB_IO_OUT
.sym 24596 o_led0$SB_IO_OUT
.sym 24611 o_led0$SB_IO_OUT
.sym 24621 i_smi_a3$SB_IO_IN
.sym 24785 $PACKER_VCC_NET
.sym 25089 io_pmod[4]$SB_IO_IN
.sym 25399 io_pmod[5]$SB_IO_IN
.sym 25554 i_smi_soe_se$rename$0
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25878 i_glob_clock$SB_IO_IN
.sym 25968 r_counter[0]
.sym 26013 r_counter[0]
.sym 26017 i_glob_clock$SB_IO_IN_$glb_clk
.sym 26032 $PACKER_VCC_NET
.sym 26174 io_pmod[2]$SB_IO_IN
.sym 26497 $PACKER_VCC_NET
.sym 26501 o_tr_vc1_b$SB_IO_OUT
.sym 27216 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27283 $PACKER_VCC_NET
.sym 27285 i_smi_a3$SB_IO_IN
.sym 27290 $PACKER_VCC_NET
.sym 27304 i_smi_a3$SB_IO_IN
.sym 27305 $io_pmod[3]$iobuf_i
.sym 27308 $io_pmod[5]$iobuf_i
.sym 27310 $io_pmod[4]$iobuf_i
.sym 27332 $io_pmod[4]$iobuf_i
.sym 27335 i_smi_soe_se$rename$0
.sym 27370 $io_pmod[5]$iobuf_i
.sym 27373 $io_pmod[7]$iobuf_i
.sym 27391 $io_pmod[7]$iobuf_i
.sym 27394 $io_pmod[5]$iobuf_i
.sym 27400 $io_pmod[3]$iobuf_i
.sym 27403 $io_pmod[6]$iobuf_i
.sym 27409 $io_pmod[3]$iobuf_i
.sym 27414 $io_pmod[6]$iobuf_i
.sym 27425 io_pmod[2]$SB_IO_IN
.sym 27429 i_glob_clock$SB_IO_IN
.sym 27451 i_glob_clock$SB_IO_IN
.sym 27457 $PACKER_GND_NET
.sym 27458 $io_pmod[2]$iobuf_i
.sym 27459 r_counter[0]
.sym 27460 $PACKER_VCC_NET
.sym 27476 r_counter[0]
.sym 27480 $PACKER_VCC_NET
.sym 27514 i_smi_a3$SB_IO_IN
.sym 27519 $io_pmod[2]$iobuf_i
.sym 27524 i_smi_a3$SB_IO_IN
.sym 27532 i_smi_a3$SB_IO_IN
.sym 27543 $io_pmod[2]$iobuf_i
.sym 27549 $PACKER_VCC_NET
.sym 27551 i_smi_a3$SB_IO_IN
.sym 27552 $PACKER_GND_NET
.sym 27566 i_smi_a3$SB_IO_IN
.sym 27568 $PACKER_GND_NET
.sym 27569 $PACKER_VCC_NET
.sym 27575 o_tr_vc1_b$SB_IO_OUT
.sym 27576 o_tr_vc2$SB_IO_OUT
.sym 27577 o_tr_vc1$SB_IO_OUT
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27596 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27624 o_tr_vc2$SB_IO_OUT
.sym 27625 o_tr_vc1$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27642 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27645 o_tr_vc1_b$SB_IO_OUT
.sym 27715 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 27720 rx_09_fifo.wr_addr[1]
.sym 27724 rx_09_fifo.wr_addr[2]
.sym 27725 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 27728 rx_09_fifo.wr_addr[3]
.sym 27729 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 27732 rx_09_fifo.wr_addr[4]
.sym 27733 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 27736 rx_09_fifo.wr_addr[5]
.sym 27737 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 27740 rx_09_fifo.wr_addr[6]
.sym 27741 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 27744 rx_09_fifo.wr_addr[7]
.sym 27745 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 27746 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 27752 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 27753 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 27756 i_smi_a2_SB_LUT4_I1_O[3]
.sym 27757 w_rx_09_fifo_push
.sym 27758 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 27763 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 27764 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 27765 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 27766 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 27772 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 27773 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 27774 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 27775 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 27776 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 27777 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 27780 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 27781 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 27782 w_rx_09_fifo_push
.sym 27783 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 27784 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 27785 w_rx_09_fifo_full
.sym 27788 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 27789 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 27800 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 27801 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 27804 rx_09_fifo.wr_addr[1]
.sym 27805 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 27808 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 27809 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 27839 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 27840 w_rx_09_fifo_full
.sym 27841 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 27861 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 27882 $PACKER_GND_NET
.sym 27897 sys_ctrl_ins.reset_cmd
.sym 27900 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 27901 sys_ctrl_ins.reset_cmd
.sym 27938 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[6]
.sym 27939 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1[1]
.sym 27940 w_rx_24_fifo_push
.sym 27941 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1[3]
.sym 27971 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 27972 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 27973 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 27980 i_smi_a2_SB_LUT4_I1_O[3]
.sym 27981 w_rx_24_fifo_push
.sym 27984 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 27985 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 27988 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 27989 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 27990 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[0]
.sym 27991 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[1]
.sym 27992 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[2]
.sym 27993 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[3]
.sym 27996 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 27997 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28000 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28001 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 28007 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 28008 w_rx_24_fifo_full
.sym 28009 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 28010 w_rx_24_fifo_push
.sym 28011 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 28012 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28013 w_rx_24_fifo_full
.sym 28017 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 28022 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28023 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28024 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28025 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 28027 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28028 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 28029 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 28030 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 28031 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 28032 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 28033 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28035 lvds_rx_24_inst.r_phase_count[0]
.sym 28039 lvds_rx_24_inst.r_phase_count[1]
.sym 28040 $PACKER_VCC_NET
.sym 28042 w_lvds_rx_24_d1_SB_LUT4_I0_O[3]
.sym 28043 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 28044 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 28045 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28047 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 28048 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 28049 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 28051 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 28052 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 28053 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 28056 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_D[0]
.sym 28057 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 28058 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 28059 lvds_rx_24_inst.r_phase_count[1]
.sym 28060 w_lvds_rx_24_d1_SB_LUT4_I0_O[3]
.sym 28061 lvds_rx_24_inst.r_phase_count[0]
.sym 28063 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 28064 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 28065 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 28069 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 28074 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 28075 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 28076 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28077 w_lvds_rx_24_d1_SB_LUT4_I0_O[3]
.sym 28080 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 28081 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 28083 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 28084 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 28085 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 28086 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_D[0]
.sym 28093 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3[2]
.sym 28094 w_lvds_rx_24_d1
.sym 28095 w_lvds_rx_24_d0
.sym 28096 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 28097 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 28108 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 28109 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 28226 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28230 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 28236 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28237 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 28241 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 28242 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 28254 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28259 rx_09_fifo.wr_addr[1]
.sym 28264 rx_09_fifo.wr_addr[2]
.sym 28265 rx_09_fifo.wr_addr[1]
.sym 28268 rx_09_fifo.wr_addr[3]
.sym 28269 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 28272 rx_09_fifo.wr_addr[4]
.sym 28273 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 28276 rx_09_fifo.wr_addr[5]
.sym 28277 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 28280 rx_09_fifo.wr_addr[6]
.sym 28281 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 28284 rx_09_fifo.wr_addr[7]
.sym 28285 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 28286 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[1]
.sym 28287 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 28288 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 28289 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 28290 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[3]
.sym 28291 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[4]
.sym 28292 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[5]
.sym 28293 lvds_rx_09_inst.r_push_SB_LUT4_I3_O[3]
.sym 28294 rx_09_fifo.wr_addr_gray[2]
.sym 28298 rx_09_fifo.wr_addr_gray[4]
.sym 28302 rx_09_fifo.wr_addr_gray[5]
.sym 28306 rx_09_fifo.wr_addr_gray[3]
.sym 28314 rx_09_fifo.wr_addr_gray[0]
.sym 28318 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[6]
.sym 28319 lvds_rx_09_inst.r_push_SB_LUT4_I3_I0[2]
.sym 28320 rx_09_fifo.wr_addr[1]
.sym 28321 w_rx_09_fifo_push
.sym 28334 rx_09_fifo.wr_addr[7]
.sym 28346 rx_09_fifo.wr_addr_gray[6]
.sym 28350 sys_ctrl_ins.reset_count[3]
.sym 28351 sys_ctrl_ins.reset_count[1]
.sym 28352 sys_ctrl_ins.reset_count[2]
.sym 28353 sys_ctrl_ins.reset_count[0]
.sym 28359 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28360 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 28361 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28366 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 28375 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 28376 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 28377 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28380 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28381 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 28382 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[1]
.sym 28387 sys_ctrl_ins.reset_count[0]
.sym 28392 sys_ctrl_ins.reset_count[1]
.sym 28394 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 28396 sys_ctrl_ins.reset_count[2]
.sym 28397 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 28398 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 28400 sys_ctrl_ins.reset_count[3]
.sym 28401 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 28402 w_lvds_rx_09_d1
.sym 28403 w_lvds_rx_09_d0
.sym 28404 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28405 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 28413 sys_ctrl_ins.reset_count[0]
.sym 28414 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 28416 sys_ctrl_ins.reset_count[1]
.sym 28417 sys_ctrl_ins.reset_count[0]
.sym 28419 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 28424 rx_24_fifo.wr_addr[2]
.sym 28428 rx_24_fifo.wr_addr[3]
.sym 28429 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[2]
.sym 28432 rx_24_fifo.wr_addr[4]
.sym 28433 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[3]
.sym 28436 rx_24_fifo.wr_addr[5]
.sym 28437 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[4]
.sym 28439 $PACKER_VCC_NET
.sym 28441 $nextpnr_ICESTORM_LC_3$I3
.sym 28444 rx_24_fifo.wr_addr[6]
.sym 28448 rx_24_fifo.wr_addr[7]
.sym 28449 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[6]
.sym 28453 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28454 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28458 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28459 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[2]
.sym 28460 rx_24_fifo.wr_addr[2]
.sym 28461 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 28462 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 28466 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[3]
.sym 28467 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[4]
.sym 28468 rx_24_fifo.wr_addr[6]
.sym 28469 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[5]
.sym 28470 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28474 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 28478 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 28483 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28488 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 28489 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28492 rx_24_fifo.wr_addr[2]
.sym 28493 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 28496 rx_24_fifo.wr_addr[3]
.sym 28497 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 28500 rx_24_fifo.wr_addr[4]
.sym 28501 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 28504 rx_24_fifo.wr_addr[5]
.sym 28505 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 28508 rx_24_fifo.wr_addr[6]
.sym 28509 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 28512 rx_24_fifo.wr_addr[7]
.sym 28513 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 28516 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28517 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28518 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 28524 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 28525 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28528 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28529 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28530 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 28534 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 28538 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28542 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 28550 rx_24_fifo.wr_addr_gray_rd[4]
.sym 28554 rx_24_fifo.wr_addr_gray[0]
.sym 28558 rx_24_fifo.wr_addr_gray[3]
.sym 28562 rx_24_fifo.wr_addr[7]
.sym 28566 rx_24_fifo.wr_addr_gray[5]
.sym 28570 rx_24_fifo.wr_addr_gray[4]
.sym 28574 rx_24_fifo.wr_addr_gray[6]
.sym 28590 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[0]
.sym 28742 i_smi_a1_SB_LUT4_I1_O[0]
.sym 28743 i_smi_a1_SB_LUT4_I1_O[1]
.sym 28744 i_smi_a1_SB_LUT4_I1_O[2]
.sym 28745 i_smi_a1_SB_LUT4_I1_O[3]
.sym 28750 i_smi_a2_SB_LUT4_I1_O[0]
.sym 28751 i_smi_soe_se$rename$0
.sym 28752 i_smi_a1_SB_LUT4_I1_O[0]
.sym 28753 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28764 i_smi_a3$SB_IO_IN
.sym 28765 w_smi_data_output[2]
.sym 28766 i_smi_a1_SB_LUT4_I1_O[0]
.sym 28767 smi_ctrl_ins.r_smi_test_count_24[2]
.sym 28768 i_smi_a1_SB_LUT4_I1_O[2]
.sym 28769 smi_ctrl_ins.r_smi_test_count_09[2]
.sym 28773 smi_ctrl_ins.r_smi_test_count_24[0]
.sym 28818 rx_09_fifo.wr_addr_gray_rd[2]
.sym 28822 rx_09_fifo.wr_addr_gray_rd[3]
.sym 28836 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 28837 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[0]
.sym 28840 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 28841 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[1]
.sym 28861 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3
.sym 28863 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28864 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28865 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 28867 lvds_rx_09_inst.r_phase_count[0]
.sym 28871 lvds_rx_09_inst.r_phase_count[1]
.sym 28872 $PACKER_VCC_NET
.sym 28873 lvds_rx_09_inst.r_phase_count[0]
.sym 28874 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_I3[1]
.sym 28876 $PACKER_VCC_NET
.sym 28877 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q_SB_LUT4_O_I3[2]
.sym 28878 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28879 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[0]
.sym 28880 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28881 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 28882 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28883 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[1]
.sym 28884 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[2]
.sym 28885 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 28886 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[0]
.sym 28887 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[1]
.sym 28888 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[1]
.sym 28889 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 28890 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28891 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[0]
.sym 28892 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28893 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 28895 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[0]
.sym 28896 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 28897 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28908 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 28909 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 28912 i_smi_a2_SB_LUT4_I1_O[3]
.sym 28913 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 28916 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 28917 w_lvds_rx_09_d0
.sym 28920 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E_SB_LUT4_O_I1[3]
.sym 28921 w_lvds_rx_09_d1
.sym 28924 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 28925 w_rx_09_fifo_data[0]
.sym 29018 $PACKER_VCC_NET
.sym 29046 rx_24_fifo.wr_addr_gray[1]
.sym 29054 rx_24_fifo.wr_addr_gray_rd[1]
.sym 29066 rx_24_fifo.wr_addr_gray_rd[2]
.sym 29070 rx_24_fifo.wr_addr_gray_rd_r[0]
.sym 29071 rx_24_fifo.wr_addr_gray_rd_r[1]
.sym 29072 rx_24_fifo.wr_addr_gray_rd_r[2]
.sym 29073 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 29078 rx_24_fifo.wr_addr_gray_rd[0]
.sym 29082 rx_24_fifo.wr_addr_gray_rd[5]
.sym 29098 rx_24_fifo.wr_addr_gray_rd[7]
.sym 29102 rx_24_fifo.wr_addr_gray_rd[6]
.sym 29106 rx_24_fifo.empty_o_SB_LUT4_I3_I2[0]
.sym 29107 rx_24_fifo.empty_o_SB_LUT4_I3_I2[1]
.sym 29108 rx_24_fifo.empty_o_SB_LUT4_I3_I2[2]
.sym 29109 w_rx_24_fifo_empty
.sym 29118 rx_24_fifo.wr_addr_gray_rd[3]
.sym 29193 i_smi_a3$SB_IO_IN
.sym 29224 i_smi_a3$SB_IO_IN
.sym 29225 w_smi_data_output[1]
.sym 29234 i_smi_soe_se$rename$0
.sym 29246 i_smi_a2_SB_LUT4_I1_O[1]
.sym 29250 i_smi_a2_SB_LUT4_I1_O[0]
.sym 29251 i_smi_a2_SB_LUT4_I1_O[1]
.sym 29252 i_smi_a1_SB_LUT4_I1_O[2]
.sym 29253 i_smi_a2_SB_LUT4_I1_O[3]
.sym 29256 i_smi_a1_SB_LUT4_I1_O[3]
.sym 29257 smi_ctrl_ins.r_smi_test_count_09[0]
.sym 29261 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_1_O
.sym 29262 i_smi_a2_SB_LUT4_I1_O[0]
.sym 29263 i_smi_soe_se$rename$0
.sym 29264 i_smi_a1_SB_LUT4_I1_O[0]
.sym 29265 smi_ctrl_ins.r_last_soe_1_SB_LUT4_I1_O[3]
.sym 29269 smi_ctrl_ins.r_smi_test_count_09[0]
.sym 29270 i_smi_a2_SB_LUT4_I1_O[0]
.sym 29271 i_smi_a2_SB_LUT4_I1_O[1]
.sym 29272 i_smi_a1_SB_LUT4_I1_O[2]
.sym 29273 i_smi_a2_SB_LUT4_I1_O[3]
.sym 29283 smi_ctrl_ins.r_smi_test_count_24[0]
.sym 29288 i_smi_a1_SB_LUT4_I1_O[1]
.sym 29289 smi_ctrl_ins.r_smi_test_count_24[0]
.sym 29292 smi_ctrl_ins.r_smi_test_count_24[2]
.sym 29293 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29296 smi_ctrl_ins.r_smi_test_count_24[3]
.sym 29297 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 29300 smi_ctrl_ins.r_smi_test_count_24[4]
.sym 29301 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 29304 smi_ctrl_ins.r_smi_test_count_24[5]
.sym 29305 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 29308 smi_ctrl_ins.r_smi_test_count_24[6]
.sym 29309 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 29312 smi_ctrl_ins.r_smi_test_count_24[7]
.sym 29313 smi_ctrl_ins.r_smi_test_count_24_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 29314 rx_09_fifo.wr_addr_gray_rd[5]
.sym 29318 rx_09_fifo.wr_addr_gray[1]
.sym 29325 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 29338 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 29339 rx_09_fifo.wr_addr_gray_rd_r[3]
.sym 29340 rx_09_fifo.wr_addr_gray_rd_r[4]
.sym 29341 rx_09_fifo.wr_addr_gray_rd_r[5]
.sym 29342 rx_09_fifo.wr_addr_gray_rd[4]
.sym 29347 spi_if_ins.spi.r_tx_byte[0]
.sym 29348 spi_if_ins.spi.r_tx_byte[4]
.sym 29349 spi_if_ins.spi.r_tx_bit_count[2]
.sym 29351 spi_if_ins.spi.r_tx_byte[1]
.sym 29352 spi_if_ins.spi.r_tx_byte[5]
.sym 29353 spi_if_ins.spi.r_tx_bit_count[2]
.sym 29354 spi_if_ins.r_tx_byte[6]
.sym 29358 spi_if_ins.r_tx_byte[0]
.sym 29362 spi_if_ins.r_tx_byte[5]
.sym 29366 spi_if_ins.r_tx_byte[1]
.sym 29370 spi_if_ins.r_tx_byte[2]
.sym 29374 spi_if_ins.r_tx_byte[7]
.sym 29390 spi_if_ins.r_tx_byte[3]
.sym 29402 spi_if_ins.r_tx_byte[4]
.sym 29409 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_DFFNESR_E_Q[0]
.sym 29412 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 29413 io_pmod[4]$SB_IO_IN
.sym 29416 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 29417 w_rx_09_fifo_data[1]
.sym 29436 lvds_rx_09_inst.r_data_SB_LUT4_I3_I2[0]
.sym 29437 io_pmod[5]$SB_IO_IN
.sym 29462 r_tx_data[2]
.sym 29466 r_tx_data[1]
.sym 29470 r_tx_data[6]
.sym 29478 io_pmod[2]$SB_IO_IN
.sym 29482 w_rx_24_fifo_empty
.sym 29486 w_rx_09_fifo_full
.sym 29494 w_rx_24_fifo_full
.sym 29506 i_button_SB_LUT4_I0_I3[2]
.sym 29507 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 29508 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 29509 w_cs[0]
.sym 29527 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 29528 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 29529 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[2]
.sym 29537 w_cs[0]
.sym 29554 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 29555 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 29556 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 29557 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[3]
.sym 29582 rx_24_fifo.wr_addr_gray[2]
.sym 29631 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
.sym 29632 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
.sym 29633 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 29667 i_smi_a1$SB_IO_IN
.sym 29668 i_smi_a3$SB_IO_IN
.sym 29669 i_smi_a2$SB_IO_IN
.sym 29671 i_smi_a2$SB_IO_IN
.sym 29672 i_smi_a1$SB_IO_IN
.sym 29673 i_smi_a3$SB_IO_IN
.sym 29731 smi_ctrl_ins.r_smi_test_count_09[0]
.sym 29736 i_smi_a1_SB_LUT4_I1_O[3]
.sym 29740 smi_ctrl_ins.r_smi_test_count_09[2]
.sym 29741 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29744 smi_ctrl_ins.r_smi_test_count_09[3]
.sym 29745 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 29748 smi_ctrl_ins.r_smi_test_count_09[4]
.sym 29749 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 29752 smi_ctrl_ins.r_smi_test_count_09[5]
.sym 29753 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 29756 smi_ctrl_ins.r_smi_test_count_09[6]
.sym 29757 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 29760 smi_ctrl_ins.r_smi_test_count_09[7]
.sym 29761 smi_ctrl_ins.r_smi_test_count_09_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 29764 i_smi_a3$SB_IO_IN
.sym 29765 w_smi_data_output[7]
.sym 29766 i_smi_a1_SB_LUT4_I1_O[0]
.sym 29767 smi_ctrl_ins.r_smi_test_count_24[6]
.sym 29768 i_smi_a1_SB_LUT4_I1_O[2]
.sym 29769 smi_ctrl_ins.r_smi_test_count_09[6]
.sym 29770 i_smi_a1_SB_LUT4_I1_O[0]
.sym 29771 smi_ctrl_ins.r_smi_test_count_24[0]
.sym 29772 i_smi_a1_SB_LUT4_I1_O[2]
.sym 29773 smi_ctrl_ins.r_smi_test_count_09[0]
.sym 29776 i_smi_a3$SB_IO_IN
.sym 29777 w_smi_data_output[6]
.sym 29778 i_smi_a1_SB_LUT4_I1_O[0]
.sym 29779 smi_ctrl_ins.r_smi_test_count_24[3]
.sym 29780 i_smi_a1_SB_LUT4_I1_O[2]
.sym 29781 smi_ctrl_ins.r_smi_test_count_09[3]
.sym 29782 i_smi_a1_SB_LUT4_I1_O[0]
.sym 29783 smi_ctrl_ins.r_smi_test_count_24[5]
.sym 29784 i_smi_a1_SB_LUT4_I1_O[2]
.sym 29785 smi_ctrl_ins.r_smi_test_count_09[5]
.sym 29786 i_smi_a1_SB_LUT4_I1_O[0]
.sym 29787 smi_ctrl_ins.r_smi_test_count_24[7]
.sym 29788 i_smi_a1_SB_LUT4_I1_O[2]
.sym 29789 smi_ctrl_ins.r_smi_test_count_09[7]
.sym 29790 i_smi_a1_SB_LUT4_I1_O[0]
.sym 29791 smi_ctrl_ins.r_smi_test_count_24[4]
.sym 29792 i_smi_a1_SB_LUT4_I1_O[2]
.sym 29793 smi_ctrl_ins.r_smi_test_count_09[4]
.sym 29795 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29799 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 29800 $PACKER_VCC_NET
.sym 29803 spi_if_ins.spi.r_tx_bit_count[2]
.sym 29804 $PACKER_VCC_NET
.sym 29805 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29806 spi_if_ins.spi.SCKr[2]
.sym 29807 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29808 spi_if_ins.spi.r_tx_bit_count[2]
.sym 29809 spi_if_ins.spi.SCKr[1]
.sym 29811 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 29812 $PACKER_VCC_NET
.sym 29813 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29817 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 29821 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29838 rx_09_fifo.wr_addr_gray_rd[0]
.sym 29842 rx_09_fifo.wr_addr_gray_rd[1]
.sym 29858 spi_if_ins.spi.r_tx_byte[2]
.sym 29859 spi_if_ins.spi.r_tx_byte[6]
.sym 29860 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29861 spi_if_ins.spi.r_tx_bit_count[2]
.sym 29863 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 29864 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 29865 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 29867 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 29868 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 29869 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 29870 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I2[0]
.sym 29871 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I2[1]
.sym 29872 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 29873 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I2[3]
.sym 29878 spi_if_ins.spi.r_tx_byte[3]
.sym 29879 spi_if_ins.spi.r_tx_byte[7]
.sym 29880 spi_if_ins.spi.r_tx_bit_count[2]
.sym 29881 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29882 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 29883 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29884 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 29885 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29899 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 29900 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 29901 io_pmod[2]$SB_IO_IN
.sym 29902 rx_09_fifo.wr_addr_gray_rd[6]
.sym 29918 rx_09_fifo.wr_addr_gray_rd[7]
.sym 29926 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 29933 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 29935 w_fetch
.sym 29936 w_cs[1]
.sym 29937 w_load
.sym 29944 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 29945 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 29958 r_tx_data[4]
.sym 29962 r_tx_data[3]
.sym 29966 r_tx_data[7]
.sym 29974 r_tx_data[5]
.sym 29982 r_tx_data[0]
.sym 29987 w_ioc[2]
.sym 29988 w_ioc[4]
.sym 29989 w_ioc[3]
.sym 29992 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 29993 w_tx_data_io[6]
.sym 29995 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 29996 w_tx_data_smi[2]
.sym 29997 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30004 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 30005 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1]
.sym 30010 i_smi_a2_SB_LUT4_I1_O[3]
.sym 30011 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 30012 w_cs[2]
.sym 30013 w_fetch
.sym 30016 w_fetch
.sym 30017 w_load
.sym 30018 spi_if_ins.w_rx_data[2]
.sym 30022 spi_if_ins.w_rx_data[0]
.sym 30026 spi_if_ins.w_rx_data[1]
.sym 30032 w_ioc[2]
.sym 30033 io_ctrl_ins.led0_state_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 30034 spi_if_ins.w_rx_data[3]
.sym 30040 w_ioc[1]
.sym 30041 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 30042 i_button_SB_LUT4_I0_I3[2]
.sym 30043 i_button_SB_LUT4_I0_I3[3]
.sym 30044 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 30045 io_ctrl_ins.led0_state_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 30048 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 30049 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 30051 w_ioc[2]
.sym 30052 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30053 io_ctrl_ins.led0_state_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 30054 w_rx_data[7]
.sym 30059 w_ioc[2]
.sym 30060 io_ctrl_ins.debug_mode[0]
.sym 30061 io_ctrl_ins.led0_state_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 30063 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 30064 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[1]
.sym 30065 i_smi_a2_SB_LUT4_I1_O[3]
.sym 30066 o_led1$SB_IO_OUT
.sym 30067 io_ctrl_ins.pmod_dir_state[1]
.sym 30068 w_ioc[1]
.sym 30069 i_button_SB_LUT4_I0_I3[2]
.sym 30070 w_ioc[1]
.sym 30071 w_ioc[4]
.sym 30072 w_ioc[3]
.sym 30073 i_button_SB_LUT4_I0_I3[2]
.sym 30074 io_ctrl_ins.led1_state_SB_LUT4_I0_O[0]
.sym 30075 o_shdn_rx_lna$SB_IO_OUT
.sym 30076 w_ioc[2]
.sym 30077 io_ctrl_ins.led1_state_SB_LUT4_I0_O[3]
.sym 30079 w_ioc[2]
.sym 30080 io_ctrl_ins.led0_state_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 30081 io_ctrl_ins.led0_state_SB_LUT4_I0_O_SB_LUT4_O_I3[2]
.sym 30094 i_button_SB_LUT4_I0_I3[2]
.sym 30095 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[1]
.sym 30096 i_button_SB_LUT4_I0_I3[3]
.sym 30097 i_smi_a2_SB_LUT4_I1_O[3]
.sym 30098 w_rx_data[0]
.sym 30102 io_ctrl_ins.o_pmod[2]
.sym 30103 o_shdn_tx_lna$SB_IO_OUT
.sym 30104 i_button_SB_LUT4_I0_I3[2]
.sym 30105 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 30106 io_ctrl_ins.o_pmod[0]
.sym 30107 io_ctrl_ins.mixer_en_state
.sym 30108 i_button_SB_LUT4_I0_I3[2]
.sym 30109 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 30110 w_rx_data[2]
.sym 30130 w_rx_data[1]
.sym 30134 w_rx_data[0]
.sym 30241 i_smi_a1$SB_IO_IN
.sym 30242 i_sck$SB_IO_IN
.sym 30260 i_smi_a3$SB_IO_IN
.sym 30261 w_smi_data_output[4]
.sym 30268 i_smi_a3$SB_IO_IN
.sym 30269 w_smi_data_output[3]
.sym 30274 spi_if_ins.spi.r2_rx_done
.sym 30286 spi_if_ins.spi.SCKr[0]
.sym 30292 spi_if_ins.spi.r3_rx_done
.sym 30293 spi_if_ins.spi.r2_rx_done
.sym 30311 spi_if_ins.spi.SCKr[2]
.sym 30312 spi_if_ins.spi.SCKr[1]
.sym 30313 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 30314 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 30334 spi_if_ins.spi.SCKr[1]
.sym 30338 spi_if_ins.spi.r_rx_byte[1]
.sym 30350 spi_if_ins.spi.r_rx_byte[2]
.sym 30361 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 30362 spi_if_ins.spi.r_rx_byte[3]
.sym 30390 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 30391 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 30392 spi_if_ins.r_tx_byte[7]
.sym 30393 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 30416 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 30417 spi_if_ins.state_if[2]
.sym 30423 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 30424 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 30425 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30429 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 30433 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30446 spi_if_ins.w_rx_data[1]
.sym 30458 spi_if_ins.w_rx_data[2]
.sym 30474 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 30481 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 30490 spi_if_ins.w_rx_data[4]
.sym 30499 i_smi_a2_SB_LUT4_I1_O[3]
.sym 30500 w_cs[1]
.sym 30501 w_fetch
.sym 30503 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 30504 w_tx_data_io[5]
.sym 30505 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30506 w_tx_data_smi[3]
.sym 30507 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 30508 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 30509 w_tx_data_io[3]
.sym 30511 w_tx_data_io[2]
.sym 30512 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 30513 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30515 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 30516 w_tx_data_io[7]
.sym 30517 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30518 i_button_SB_LUT4_I0_I3[2]
.sym 30519 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 30520 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 30521 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[2]
.sym 30522 w_tx_data_smi[1]
.sym 30523 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 30524 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 30525 w_tx_data_io[1]
.sym 30529 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 30530 w_rx_data[1]
.sym 30534 w_rx_data[4]
.sym 30538 w_rx_data[0]
.sym 30542 io_ctrl_ins.o_pmod[7]
.sym 30543 o_rx_h_tx_l$SB_IO_OUT
.sym 30544 i_button_SB_LUT4_I0_I3[2]
.sym 30545 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 30546 w_rx_data[7]
.sym 30550 w_rx_data[3]
.sym 30556 i_button_SB_LUT4_I0_I3[3]
.sym 30557 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 30559 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 30560 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 30561 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[2]
.sym 30563 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[0]
.sym 30564 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[1]
.sym 30565 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 30567 io_ctrl_ins.led0_state_SB_LUT4_I0_O[0]
.sym 30568 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 30569 io_ctrl_ins.led0_state_SB_LUT4_I0_O[2]
.sym 30570 w_ioc[1]
.sym 30571 w_ioc[4]
.sym 30572 w_ioc[3]
.sym 30573 w_ioc[2]
.sym 30575 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[0]
.sym 30576 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[1]
.sym 30577 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 30579 w_ioc[4]
.sym 30580 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 30581 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 30582 i_config[1]$SB_IO_IN
.sym 30583 io_ctrl_ins.pmod_dir_state[4]
.sym 30584 i_button_SB_LUT4_I0_I3[2]
.sym 30585 i_button_SB_LUT4_I0_I3[3]
.sym 30586 io_ctrl_ins.debug_mode[1]
.sym 30587 w_ioc[1]
.sym 30588 w_ioc[3]
.sym 30589 w_ioc[2]
.sym 30592 i_smi_a2_SB_LUT4_I1_O[3]
.sym 30593 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O[1]
.sym 30594 o_led0$SB_IO_OUT
.sym 30595 io_ctrl_ins.pmod_dir_state[0]
.sym 30596 i_button_SB_LUT4_I0_I3[2]
.sym 30597 i_button_SB_LUT4_I0_I3[3]
.sym 30599 i_button_SB_LUT4_I0_I3[2]
.sym 30600 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 30601 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]
.sym 30602 w_rx_data[3]
.sym 30607 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]
.sym 30608 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 30609 i_button_SB_LUT4_I0_I3[2]
.sym 30610 w_rx_data[1]
.sym 30614 w_rx_data[2]
.sym 30618 w_rx_data[4]
.sym 30622 w_rx_data[0]
.sym 30631 io_ctrl_ins.rf_pin_state[1]
.sym 30632 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30633 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30646 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30647 io_ctrl_ins.led0_state_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 30648 io_ctrl_ins.rf_pin_state[2]
.sym 30649 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30654 io_ctrl_ins.rf_pin_state[0]
.sym 30655 io_ctrl_ins.led0_state_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 30656 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30657 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30673 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 30755 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30760 spi_if_ins.spi.r_rx_bit_count[1]
.sym 30764 spi_if_ins.spi.r_rx_bit_count[2]
.sym 30765 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 30775 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30776 spi_if_ins.spi.r_rx_bit_count[2]
.sym 30777 spi_if_ins.spi.r_rx_bit_count[1]
.sym 30781 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30784 spi_if_ins.spi.r_rx_bit_count[1]
.sym 30785 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30798 spi_if_ins.spi.r_rx_done
.sym 30818 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 30822 i_mosi$SB_IO_IN
.sym 30826 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 30832 i_ss$SB_IO_IN
.sym 30833 spi_if_ins.r_tx_data_valid
.sym 30834 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 30838 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 30842 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 30846 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 30854 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 30862 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 30866 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 30870 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 30874 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 30878 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 30884 i_ss$SB_IO_IN
.sym 30885 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 30905 spi_if_ins.state_if_SB_DFFESR_Q_1_R
.sym 30910 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 30915 spi_if_ins.state_if[2]
.sym 30916 spi_if_ins.state_if[0]
.sym 30917 spi_if_ins.state_if[1]
.sym 30918 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 30923 spi_if_ins.state_if[2]
.sym 30924 spi_if_ins.state_if[0]
.sym 30925 spi_if_ins.state_if[1]
.sym 30930 i_mosi$SB_IO_IN
.sym 30936 spi_if_ins.state_if[0]
.sym 30937 spi_if_ins.state_if[1]
.sym 30938 spi_if_ins.state_if[2]
.sym 30939 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30940 spi_if_ins.state_if[0]
.sym 30941 spi_if_ins.state_if[1]
.sym 30942 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 30943 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 30944 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 30945 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30950 spi_if_ins.state_if[2]
.sym 30951 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30952 spi_if_ins.state_if[0]
.sym 30953 spi_if_ins.state_if[1]
.sym 30958 spi_if_ins.spi.r_rx_byte[0]
.sym 30963 spi_if_ins.state_if_SB_DFFE_Q_D[0]
.sym 30964 spi_if_ins.state_if[2]
.sym 30965 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30966 spi_if_ins.spi.r_rx_byte[4]
.sym 30974 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30975 spi_if_ins.state_if[2]
.sym 30976 spi_if_ins.state_if[0]
.sym 30977 spi_if_ins.state_if[1]
.sym 30978 spi_if_ins.w_rx_data[6]
.sym 30982 w_cs[0]
.sym 30983 w_cs[2]
.sym 30984 w_cs[3]
.sym 30985 w_cs[1]
.sym 30986 w_cs[0]
.sym 30987 w_cs[1]
.sym 30988 w_cs[2]
.sym 30989 w_cs[3]
.sym 30990 spi_if_ins.w_rx_data[0]
.sym 30994 spi_if_ins.w_rx_data[5]
.sym 30998 spi_if_ins.w_rx_data[4]
.sym 31002 spi_if_ins.w_rx_data[3]
.sym 31006 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 31010 w_cs[0]
.sym 31011 w_cs[1]
.sym 31012 w_cs[2]
.sym 31013 w_cs[3]
.sym 31016 i_button_SB_LUT4_I0_O[0]
.sym 31017 i_button_SB_LUT4_I0_O[1]
.sym 31020 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[0]
.sym 31021 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[1]
.sym 31023 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 31024 w_cs[0]
.sym 31025 w_fetch
.sym 31026 w_cs[1]
.sym 31027 w_cs[2]
.sym 31028 w_cs[3]
.sym 31029 w_cs[0]
.sym 31032 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 31033 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 31034 w_cs[0]
.sym 31035 w_cs[1]
.sym 31036 w_cs[3]
.sym 31037 w_cs[2]
.sym 31038 w_tx_data_smi[0]
.sym 31039 spi_if_ins.o_cs_SB_LUT4_I2_O[0]
.sym 31040 r_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]
.sym 31041 w_tx_data_io[0]
.sym 31042 i_button$SB_IO_IN
.sym 31043 i_button_SB_LUT4_I0_I3[1]
.sym 31044 i_button_SB_LUT4_I0_I3[2]
.sym 31045 i_button_SB_LUT4_I0_I3[3]
.sym 31048 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O_SB_LUT4_I3_O[0]
.sym 31049 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1]
.sym 31050 w_rx_data[6]
.sym 31054 w_rx_data[5]
.sym 31058 w_rx_data[2]
.sym 31063 i_button_SB_LUT4_I0_I3[3]
.sym 31064 i_button_SB_LUT4_I0_I3[2]
.sym 31065 io_ctrl_ins.pmod_dir_state[2]
.sym 31066 i_config[3]$SB_IO_IN
.sym 31067 io_ctrl_ins.pmod_dir_state[6]
.sym 31068 i_button_SB_LUT4_I0_I3[2]
.sym 31069 i_button_SB_LUT4_I0_I3[3]
.sym 31070 io_ctrl_ins.o_pmod[5]
.sym 31071 o_tr_vc1$SB_IO_OUT
.sym 31072 i_button_SB_LUT4_I0_I3[2]
.sym 31073 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 31074 w_rx_data[1]
.sym 31078 w_rx_data[6]
.sym 31082 w_rx_data[3]
.sym 31086 w_rx_data[5]
.sym 31090 io_ctrl_ins.o_pmod[3]
.sym 31091 o_tr_vc2$SB_IO_OUT
.sym 31092 i_button_SB_LUT4_I0_I3[2]
.sym 31093 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 31094 io_ctrl_ins.o_pmod[4]
.sym 31095 o_tr_vc1_b$SB_IO_OUT
.sym 31096 i_button_SB_LUT4_I0_I3[2]
.sym 31097 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 31098 w_rx_data[4]
.sym 31102 w_ioc[2]
.sym 31103 w_ioc[4]
.sym 31104 w_ioc[3]
.sym 31105 w_ioc[1]
.sym 31114 w_rx_data[5]
.sym 31118 w_rx_data[7]
.sym 31122 i_config[0]$SB_IO_IN
.sym 31123 io_ctrl_ins.pmod_dir_state[3]
.sym 31124 i_button_SB_LUT4_I0_I3[2]
.sym 31125 i_button_SB_LUT4_I0_I3[3]
.sym 31126 w_rx_data[4]
.sym 31130 w_rx_data[2]
.sym 31134 w_rx_data[3]
.sym 31138 io_ctrl_ins.debug_mode[0]
.sym 31139 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31140 io_ctrl_ins.led0_state_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 31141 io_ctrl_ins.debug_mode[1]
.sym 31142 w_rx_data[6]
.sym 31148 io_ctrl_ins.debug_mode[0]
.sym 31149 io_ctrl_ins.debug_mode[1]
.sym 31150 w_rx_data[0]
.sym 31166 w_rx_data[1]
.sym 31283 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31284 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31285 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31294 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 31304 i_smi_a3$SB_IO_IN
.sym 31305 w_smi_data_output[5]
.sym 31338 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 31357 i_ss$SB_IO_IN
.sym 31394 spi_if_ins.spi.r_rx_byte[7]
.sym 31398 spi_if_ins.spi.r_rx_byte[5]
.sym 31414 spi_if_ins.spi.r_rx_byte[6]
.sym 31426 spi_if_ins.state_if[0]
.sym 31427 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 31428 spi_if_ins.state_if[2]
.sym 31429 spi_if_ins.state_if[1]
.sym 31446 spi_if_ins.state_if_SB_DFFE_Q_D[1]
.sym 31455 spi_if_ins.state_if[2]
.sym 31456 spi_if_ins.state_if[1]
.sym 31457 spi_if_ins.state_if[0]
.sym 31474 spi_if_ins.state_if_SB_DFFESR_Q_D[2]
.sym 31492 spi_if_ins.w_rx_data[5]
.sym 31493 spi_if_ins.w_rx_data[6]
.sym 31505 spi_if_ins.o_ioc_SB_DFFE_Q_E
.sym 31508 spi_if_ins.w_rx_data[5]
.sym 31509 spi_if_ins.w_rx_data[6]
.sym 31516 spi_if_ins.w_rx_data[5]
.sym 31517 spi_if_ins.w_rx_data[6]
.sym 31520 spi_if_ins.w_rx_data[6]
.sym 31521 spi_if_ins.w_rx_data[5]
.sym 31538 w_tx_data_sys[0]
.sym 31539 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 31540 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 31541 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 31558 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O_SB_LUT4_I3_O[0]
.sym 31566 i_config[2]$SB_IO_IN
.sym 31567 io_ctrl_ins.pmod_dir_state[5]
.sym 31568 i_button_SB_LUT4_I0_I3[2]
.sym 31569 i_button_SB_LUT4_I0_I3[3]
.sym 31570 io_ctrl_ins.o_pmod[6]
.sym 31571 o_rx_h_tx_l_b$SB_IO_OUT
.sym 31572 i_button_SB_LUT4_I0_I3[2]
.sym 31573 io_ctrl_ins.rx_h_state_SB_LUT4_I1_I3[3]
.sym 31580 i_button_SB_LUT4_I0_I3[3]
.sym 31581 i_button_SB_LUT4_I0_I3[2]
.sym 31618 io_ctrl_ins.rf_pin_state[3]
.sym 31619 io_ctrl_ins.led0_state_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 31620 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31621 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31622 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31623 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31624 io_ctrl_ins.rf_pin_state[4]
.sym 31625 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31629 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 31630 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31631 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31632 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31633 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31636 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 31637 io_ctrl_ins.led0_state_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 31638 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31639 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 31640 io_ctrl_ins.led0_state_SB_LUT4_I0_O_SB_LUT4_O_I3[1]
.sym 31641 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31643 io_ctrl_ins.rf_pin_state[7]
.sym 31644 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31645 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31651 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31652 io_ctrl_ins.rf_pin_state[6]
.sym 31653 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32577 r_counter[0]
