b'General Disclaimer\nOne or more of the Following Statements may affect this Document\n\nThis document has been reproduced from the best copy furnished by the\norganizational source. It is being released in the interest of making available as\nmuch information as possible.\n\nThis document may contain data, which exceeds the sheet parameters. It was\nfurnished in this condition by the organizational source and is the best copy\navailable.\n\nThis document may contain tone-on-tone or color graphs, charts and/or pictures,\nwhich have been reproduced in black and white.\n\nThis document is paginated as submitted by the original source.\n\nPortions of this document are not fully legible due to the historical nature of some\nof the material. However, it is the best reproduction available from the original\nsubmission.\n\nProduced by the NASA Center for Aerospace Information (CASI)\n\n111:^^\nNASA-Ci%-161091)\t\nDIODE STEP STRESS PPOGFAM, \t\nITXIN5614 Final fiEFort (CCA ReliaEility\nah. , Sunnyvale, Calif.)\t\n33 F HC A03/11F A01\n\n\tCSCL\n\n14D\t\n\nN79-17250\n\ndnclas\n63/38 1389E\n\nDIODE\nSTEP STRESS PROGRAM\n\nMSFC/NASA CONTRACT NUMBER\nNAS8-31944\n\nFINAL REPORT\nFOR\nJANTXIN5614\n\nDECEMBER 1978\n\nPREPARED FOR\nGEORGE C. MARSHALL SPACE FLIGHT CENTER\nNATIONAL AERONAUTICS AND SPACE ADMINISTR\nMARSHALL SPACE FLIGHT CENTER, ALABAMA I\n\n12 6\n\nr%ON\n\no L N ^,\n0\nLA-\t\n\ns\n\nPREPARED BY\n\nDCA RELIABILITY LABORATORY\n975 BENICIA AVENUE\nSUNNYVALE, CALIFORNIA 94086\n\nRELIABILITY LABORATORY\n\n14\nJANTXIN5614\n\nFOREWORD\nThis report is a summary of the work\nperformed on NASA Contract NASB-31944. The\ninvestigation was conducted for the National\nAeronautics And Space Administration, George C.\nMarshall Space Flight Center, Huntsville, Alabama.\nThe Contracting Officer\'s Technical Representative\nwas Mr. F. Villella.\nThe short-term objective of this preliminary\nstudy of transistors, diodes, and FETS is to\nevaluate the reliability of these discrete devices\nfrom different manufacturers, when subjected to\no\n\npower and temperature step stress tests.\nThe long-term objective is to gain more\nknowledge of accelerated stress testing for use\nin future testing of discrete devices, as well as,\nto determine which type of stress should be applied\nto a particular type device or design.\nThis report is divided as folla,,s:\ndescription of tests, figures, tables and appendix.\n\nii\n\nIIIDA ^\n\nop\n\n\t\n\nJANTXIN5614\n\nTABLE OF CONTENTS\nPaae\n1.0\n\nINTRODUCTION/SCOPE:\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\n\n.\t\n\n1\n\n2.0\n\nTEST\t REQUIREMENTS\t .\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t .\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t .\n\n.\t\n\n1\n\n2.1\n\nElectrical\t\n\n.\t .\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t .\t\n\n.\t .\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t .\t\n\n.\n\n.\t\n\n1\n\n2.2\n\nStress\t Circuit\t\n\n.\t .\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t .\t\n\n.\t\n\n.\n\n.\t\n\n1\n\n2.3\n\nGroup\t I\t -\t Power\t Stress\t\n\n.\t\n\n.\t .\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\n\n.\t\n\n2\n\n2.4\n\nGroup II\t - Temperature\t Stress\t I\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\n\n.\t\n\n2\n\n2.5\n\nGroup III\t - Temperature Stress\t I1\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\n\n.\t\n\n2\n\n3.0\n\nDISCUSSION OF TEST RESULTS\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\n\n.\t\n\n3\n\n3.1\n\nGroup\t I\t -\t Power\t Stress\t\n\n.\t .\t\n\n.\t .\t\n\n.\t\n\n.\t .\t .\t .\t\n\n. .\t\n\n3\n\n3.1.1\n\nSemtech\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\n\n3\n\n3.1.2\n\nMicro Semiconductor\t\n\n.\t\n\n.\t\n\n.\n\n3.1.3\n\nStatistical\t Summary - Group\t I\t\n\n.\t\n\n.\t\n\n.\t\n\n3.2\n\nGroup II\t - Temperature Stress\t I\t\n\n.\t\n\n.\t\n\n3.2.1\n\nSemtech\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n3.2.2\n\nMicro\t Semiconductor\t .\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n3.2.3\n\nStatistical\t Summary - Group II\t\n\n.\t\n\n3.3\n\nGroup III - Temperature Stress II \t\n\n3.3.1\n\nSemtech\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n3.3.2\n\nMicro\t Semiconductor\t .\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n3\n.\t\n\n.\t\n\n.\t\n\n.\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\n\n5\n\n.\t\n\n.\t\n\n.\t\n\n.\n\n6\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\n\n6\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\n\n6\n\n3.3.3\n\nStatistical Summary - Group III\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\n\n7\n\n4.0\n\nFINAL DATA\t SUMMARY\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t .\t .\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t .\t .\t .\n\n7\n\n5.0\n\nCONCLUSIONS\t .\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t .\t\n\n.\t\n\n.\t .\t .\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t .\t .\t\n\niii\n\n.\t\n\n.\t\n\n.\t\n\n4\n\no\t\n\n.\t\n\n4\n\n.\n\n.\t\n\n4\n\n.\n\n.\t\n\n5\n\n.\n\n.\t .\t .\n\n.\t\n\n7\n\n1 .^t\n\n\t\n\nJANTX1N5614\n\nLIST OF ILLUSTRATIONS\nFigure\t\n\nPage\nPower and Temperature Stress Circjit for\nJANTXIN 5 614 . . . . . . . . . . . . . . . . . .\t\n\n9\n\n263\t\n\nCumulative Catastrophic Distribution, Semtech . \t\n\n10,11\n\n465\t\n\nCumulative Catastrophic Distribution, Micro Sem. 12,13\n\n1\t\n\nLIST OF TABLES\nTable\nTest Flow Diagram\t .\t\n\n2\n\nParameter and Test Conditions\t .\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\n\n15\n\n3\n\nPower Stress Burr-In Conditions\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\n\n15\n\n4\n\nPower Stress\t Data\t Summary\t .\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\n\n16,17\n\n5\n\nTemperature Stress I Data Summary \t\n\n(160 Hours)\t\n\n.\n\n18\n\n6\n\nTemperature Stress 11\t Data Summary\t\n\n(16 Hours)\t\n\n.\n\n19\n\n7\n\nFinal\t Data\t Summary\t\n\n8\n\nStep Stress Catastrophic Failure Summary \t\n\n9\n\nStep Stress Parametric Failure Summary \t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n14\n\n1\n\n.\n\n.\t\n\nit\nC\ni\n\n.\t\n\n.\t\n\n.\t\n\n.\t .\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t\n\n.\t .\t\n\n.\t\n\n.\n\n20\n\n.\t\n\n.\t\n\n.\n\n21\n\n.\t\n\n.\t\n\n.\t\n\n.\n\n22\n\nr\n\nAPPENDIX - FAILURE ANALYSIS\n\nFigure\nA-1\n\nSIN 4677\n\n(Micro Semiconductor)\n\nat 21X\t .\t\n\n.\t\n\n.\n\n.\t\n\n.\t\n\n25\n\nA-2\n\nSIN 4584\n\n(Micro Semiconductor)\n\nat 13X\t .\t\n\n.\t\n\n.\n\n.\t\n\n.\t\n\n25\n\nA-3\n\nSIN 4666\n\n(Micro Semiconductor)\n\nat 18X\n\nA-4\n\nSIN 4700\n\n(Micro Semiconductor)\n\nat 12X\t .\t\n\n.\t\n\n. .\t\n\n.\t\n\n29\n\nA-5\n\nSIN 4705\n\n(Micro Semiconductor)\n\nat 13X\t .\t\n\n.\t\n\n.\n\n.\t\n\n29\n\ni\n\n27\n\n.\t\n\n\t\n\nJANTX1N5614\n\nW_""\'\n\n1.0\t\n\nINTRODC: CT ION /SCOPE\nDCA Reliability Laboratory,\t under contract NAS8-31944 for\nNASA/Marshall Space Flight Center, has compiled data for\nthe purpose of evaluating the effect of power/temperature\nstep stress when applied to a variety of semiconductor\ndevices.\t\n\nThis report covers the switching diode JANTXIN5614\n\nmanufactured by Semtech and Micro Semiconductor.\nA total of 46 samples from each manufacturer were submitted\nto the process outlined in TaL1e \t 1.\t\n\nIn addition,\t two\n\ncontrol sample units were maintained for verification cf\nthe electrical parametric testing.\n2.0\t\n\nTEST REQUIREMENTS\n\n2.1\t\n\nElectrical\nAll test samples were subjected to the electrical tests\noutlined in Tale 2 after completing the prior power/\ntemperature step stress point. \t\n\nThese tests were performed\n\nusing the Fairchild Model 600 high-speed computer tester.\nAdditional bench testing was also required on the devices.\n2.2\t\n\nStress Circuit\nThe test circuit shown in Figure 1 was used to power all\nof the test devices during the power/temperature stress\nconditions.\t\n\nThe voltage was set by V F and the current\n\nwas varied in order to comply with the specifie(I power\nrating for this device. \t\n\nAt least one of the devices was\n\nsubjected to maximum rated power (MRP) . \t\n\nAll remaining\n\ndevices were subjected to no less than 90% cf MRP. \t\nFigure 1 for load resistance values and voltages.\n\n1\n\nSee\n\n\t\n\nJANTX1N5614\n\n2.3\t\n\nGroup I - Power Stress\nThirty-two units, 16 from each manufacturer, were submitted\nto the power stress process. The diodes were stressed\n\nin 500-hour steps at 50, 100 0 125, 150 and 175 percent of\nmaximum rated power for a total of 2500 hours or until\n508 or more of the devices in a sample lot failed*.\nElectrical measurements were performed on all specified\nelectrical parameters after each power step. See Table 1.\n2.4\t\n\nGroup II - Temperature Stress I\n\nThirty-two units, 16 from each manufacturer, were submitted\nto the temperature stress I process. Group II was sub-\n\njected to a total of 1600 hours of stress at maximum\nrated power in increments of 160 hours. The temperature\nwas increased in steps of 25 0C 1 commencing at 75 0 0 and\nterminating at 300 0 C or until 508 or more of the devices\n\nv.\n\nfailed*. Electrical measurements were performed on all\nspecified electrical parameters after each temperature\nstep. See Table 1.\n\n^s\n\n2.5\t\n\nGroup III - Temperature Stress II\nThirty-two units, 16 from each manufacturer, were submitted\nto the temperature stress II process. Group III was subjected to a total of 112 hours of stress at maximum rated\n\npower in increments of 16 hours. The temperature was\nincreased in steps of 25 0 C, commencing at 150 0 C and\nterminating at 300 oC or until 50% or more of the devices\n\nin a sample lot failed*. Electrical measurements were\nperformed on all specified electrical parameters after\n\neach temperature step. See Table 1.\n*Conditions for failures\n\nA) Opens or shorts\nB) Leakage exceeds the maximum limit by 100 times\nC) Other parameters exceed MIL limits by 50 percent or greater\n2\n\nof\n\nDO\n\nJ AN T X 1N 5 6 14\n\nr".-\n\n3.0\t\n\nDISCUSSION OF TEST RESULTS\n\n3.1\t\n\nGroup I - Power Stress\n\n3.1.1\t\n\nSemtech. The Semtech sample lot completed the entire\n2500-hour Group I testing with one catastrophic failure.\nThe failure occurred 25 hours into the 1258 MRP step.\nSerial number 4619 failed because of excessive I\n\nleakage.\n\nTypical characteristics of this sample lot\'s performance\nwere:\n1)\n\nThe mean value for I\n\nchanged 26.49nA from an initial\n\nmean of 52.29nA to a final mean of 78.78nA.\n2)\n\nThe mean value for V F changed .011V from an\n\nit : tial\n\nmean of 1.145V to a final mear, of 1.156V.\nThe control units for this sample lot remained constant\n\nY\n\nthroughout the entire Group 1 testing.\n3.1.2\t\n\nMicro Semiconductor. The Micro Semiconductor sample lot\ncompleted a total of 1750 hours of Group I testing before\nthe lot was stopped for having a 508 failure rate. The\nfirst failure occurred 500 hours into the 1258 MRP step.\nSerial number 4663 failed because of excessive I\n\nleakage.\n\nThe next four failures occurred 10 hours into the 1508\nMRP step. Serial numbers 4661, 4662, 4668 and 4669 failed\nleakages. The next failure\n1\nccctirred 25 hours into the 1508 MRP step. Serial number\n\nbecause of excessive\n\n4666 failed because of excessive I\n\nleakage. The next\n\nfailu:\xe2\x80\xa2 e occurred 150 hours into the 1508 MRP step.\nSerial number 4664 was removed from the testing as a\nviEual catastrophic failure because it broke in half\n\n3\n\nde\n\n1/13\\\n\nJA14TX 1\n\nfrom the stress. The last failure occurred 250 hour\ninto the 150% MRP step. Serial number 4665 was also\nremoved as a visual catastrophic failure because it\nbroke in half from the stress. Typical characterist\nof this sample lot\'s performance were:\n1)\n\nThe mean value for I\n\nchanged 1.249nA from an initial\n\nmean of 4.22nA to a final mean of 2.97lnA.\n2)\n\nThe mean value for V F changed 8.2mV from an initial\nmean of 980.7mV to a final mean of 988.9mV.\n\nThe control units for this sample lot remained constant\nthroughout the entire Group I testing.\n3. 1.3\t\n\nStatistical Summary - Group I. Table 4 outlines the\nresults of Group I - Power Stress prccess for both\nelectrical parameters and all measurement points for\nboth Semtech and Micro Semiconductor.\n\nc\ni\n.\n\n3.2\t\n\nGroup II - Temperature Stress I\n\n3.2.1\t\n\nSemtech. The Semtech sample lot completed the entire\n1600-hour Group II testing witt\' no catastrophic failures.\nTypical characteristics of thi;i sample lot\'s performance\nwere:\n1)\n\nThe mean value for I\n\nchanged 6.37nA from an initial\n\nmean cf 47.56nA to a final mean of 41.19nA.\n2)\n\nThe mean value for V F chanced .015V from an initial\nmean of 1.136V to a final mean of 1.151V.\n\nThe control units for this sample lot remained constant\nthroughout the entire Group II testing.\n\n4\n\n\t\nOf\n\nIIIiA\t\n3.2.2\t\n\nJANTX1N5614\n\nMicro Semiconductor. The Micro Semiconductor sample lot\ncompleted a total of 1120 hours of Group II testing before\nthe lot was stopped for having a failure rate exceeding\n50P. The first four failures occurred 160 hours into\nthe 150 o C-temperature step. Serial number:. 4677, 4683,\n4686 and 4687 were removed from the testing as visual\ncatastrophic failures because the anode leads detached.\nfrom the stress. The next two failures occurred 160\nhours into the 200 0 C-temperature step. Serial number\n4674 was removed as a visual catastrophic failure because\nthe anode lead detatched from the stress. Serial number\n4684 was removed as a visual catastrophic failure because\nthe device broke in half from the stress. The last three\nfailures occurred 160 hours into the 2250C-temperature\nstep. Serial numbers 4675, 4682, and 4688 were removed\nas visual catastrophic failures because the anode leads\ndetached from the stress. \t\n\nw\n\nu\n\nTypical characteristics of\n\nthis sample lot\'s performance were:\n\nIL\na\nr\n\n1)\n\nThe mean value for I\n\nchanged 2.974VA from an initial\n\nmean of 3.744nA to a final mean of 2.978NA.\n2)\n\nThe mean value for V F changed 9.7mV from an initial\nmean of 983.4mV to a final mean of 993.1mV.\n\nThe control units for this sample lot remained constant\nthroughout the entire Group II testing.\n3.2.3\t\n\nStatistical Summary - Group II. Table 5 outlines the\nresults of Group II temperature stress I testing for the\ntwo electrical parameters and all of the measurement\npoints pertaining to both Semtech and Micro Semiconductor.\n\nr\nJ\n\nof\n\nIIIEA\t\n\nJA.\'J: X 1N56 14\n\n3.3\t\n\nGroup III - Temperature Stress II\n\n3.3.1\t\n\nSemtech. The Semtech sample lot completed the entire\n112-hour Group III testing with no catastrophic failures.\nTypical characteristics of this sample lot\'s performance\nwere:\n1)\n\nThe mean value for I\n\nchanged 3.98nA from an initial\n\nmean of 43.77nA to a final mean of 47.75nA.\n2)\n\nThe mean value for V F changed .01V from an initial\nmean of 1.153V to a final mean of 1.163V.\n\nThe control units for this sample lot remained constant\nthroughout the entire Group III testing.\n3.3.2\t\n(A\n\nMicro Semiconductor. The Micro Semiconductor sample lot\ncompleted the entire 112-hour Group III testing with a\ntotal of eight catastrophic failures. The first failure\n\ni\n\noccurred 16 hours into the 250 0 C-temperature step.\nSerial number 4700 was removed from the testing as a\nvisual catastrophic failure because the device broke in\nhalf from the stress. Serial number 4705 was removed\nfrom the testing 16 hours into the 250 0C-temperature step\nas a MIL-S-19500 limit failure. The next three failures\noccurred 16 hours into the 275 0C-temperature step.\nSerial numbers 4689, 4696, and 4699 were removed from\nthe testing as visual catastrophic failures because the\nanode leads detached from the stress. The last four\nfailures occurred 16 hours into the 3000C-temperature\nstep. Serial numbers 4691, 4692, and 4697 were removed\nfrom the testing as visual catastrophic failures because\nthe anode leads\t\n\ndetached from the stress. Serial\n\nnumber 4704 failed the minimum VF limit. Typical\n\n6\n\ne.\t\n\nJ\n\n\t\n\nC,)\n\nf\n\n\t\n\nJANTX1N5614\n\ncharacteristics of this sample lot\'s performance were:\n1)\n\nThe mean value for I\n\nchanged 125.34nA from an initial\n\nmean of 3.964nA to a final mean of 129.3nA.\n2)\n\nThe mean value for V F changed 5.4mV from an initial\nmean of 989.4mV to a final mean of 994.3irV.\n\nThe control units for this sample lot remained r instant\nthroughout the entire Group III testing.\n3.3.3\t\n\nStatistical Summary - Group III. Table 6 outlines the\nresults for Group III - Temperature Stress II testing\nfor the two electrical parameters and all measurement\npoints pertaining to both Semtech and Micro Semiconductor.\n\n0\t\n\nFINAL DATA SUMMARY\nTable 7 statistically summarizes the change in the mean\nvalue from the zero-hour data to the final data. The graphs\nof Figures 2 anJ 4 plot the cumulative percent failures versus\nthe temperature stress level for Group II - Temperature\n\nt\t\n\nStress I, and Group III - Temperature Stress II. The graphs\nof Figures 3 and 5 plot the time step for Group II (160 hours)\nand Group III (16 hours) versus the temperatures T 1 and T2\ncalculated from Figures 2 and 4. Tables 8 and 9 sum:narize\nthe failures encountered for all three stress groups. The\nfailures are separated into two catagories: catastrophic failures in Table 8 and parametric failures in Table 9. The\ndata from Table 8 was used as a source for the graphs in\nFigures 2 and 4. Figures 2 and 4 were used as a source for\nthe graphs in 3 and 5 respectively. Junction: temperature is\nplotted on an inverse hyperbolic scale.\n5.0\t\n\nCONCLUSIONS\nThe Micro Semiconductor sample lot experienced an excessive\namount of catastrophic failures in the Group I testing.\nThe main failure mode was surface inversions which were\ncaused by leakage of atmospheric moisture or other\ncontaminants through the cracks in the glass.\n7\t\n\nJ\n\nr\n\nJANTXlNS614\n\nThe Group II and III testing showed the Semtech devices more\ndurable than the Micro Semiconductor devices. Most of the\nMicro Semiconductor failures in these two test groups\nwere visual due to an exte_na) lead detaching. The high\ntemperatures of these tests were sufficient to crack the\nglass in a number of cases.\nA plot showing cumulative failure distribution for Group II\nand Group III was drawn for the Micro Semiconductor sample\nlot (Figures 4 and 5), but a plot for the Semtech sample\ncould not be drawn due to an absence of failure points in\nthe Group II and Group III testing (Figures 2 and 3).\nFigures 4 and 5 display the data for the Micro Semiconductor sample lot used to calculate an activation energy of\n.9lev.\nA broker circle around a marked point denotes a freak\nt\nt\n\nfailure not calculated as part of the regression line.\nA solid circle around a marked point denotes an isolated\nfailure point. The regression line was calculated using\nthe least squares method.\n\nThe activation energy was calculated from the formula:\n\nE\t\n\nWhere:\t\n\nr\t8.61\t\n1\t\nt l\t\nfn t\n2\tl\n\nX\t\n\n10 -5 ev /oK\n1\n_\t\n\nT 1 +273\t\n\nT2+273 \t\n\ncv\n\nt l\n\n= step of Group II - Temp Stress I - 160 hrs.\n\nt2\n\n= step of Group III - Temp Stress II - 16 hrs.\n\n0\nT 2 = temperature In 0\nT I\n\nt\nf\n\ntemperature in\n\n8\n\nof 16% failure for Group II.\nof 16% failure for Gruup III.\n\nCr\n\n\t\n\nv\n\nx\nt\n\n{\t\n\nV\nF\n\nw\n\nV\n\ni-\n\n8\nr\n\nn\n\n^\t\n\n\xe2\x80\x94\n\nQ\t\n\ni\n\nti\n\nH\n\n0\n\nO I G \'fl G\n\n0\t\n\na -aI\t\nF\n\nu\n\nZ\n\n1n\t\n\nF\t\n\nC%4\n\nn\t\n\n?.\t\n\n0\n-4 a a\nH a\xe2\x80\xa2\xe2\x80\xa2I\tQ\nJ-I\tC)\n\n^\n\na^\n\nIn\n\n^Uro\nC7 ^ w +\t\n\nfn\t\n\nf\'n\t\n\n!n\t\n\n(Do) 38fUV83dVGi N011aNn\n\n10\n\nN\n\nN\n\n..\n\nI\n\nN\n\nro\nUJ\n\nE\nEi\n\nO\nv\n\nh\n\nG\n\nE"\nW\n\nV)\t\n\n^\n\nr\n\nN\nw\n\nro\n\n\xe2\x80\x93\nw\n\nU\n\nn\n\nro\n\n>\n\na)\n\na\n\nV ^\nU\n\nH\n\na m\n\nW\n\nWN N\n\nZ\n\nf^\nti.\n\nW\n\nQ\n\nu\n\nrr\n\nF-\n\n0\n\n_\t\n\nN\t\n\ncD -\t\n\nQ\nIll\n\np\n\nJANTXIN5614\n\nN\n\nV\t\n\nW\nH\n\n\'\'+\t\nzl\n4E\n\nrev\n\n;T\n\nC\n\nu\n4\n\nM\n\nL\n\nX\n\nH\n7\n\nS\n\nV\nw\n\nF\nW\nVi\n\n\t :\t\n\ng t- c\t\n-\n\nQ 1\n\n-\t\n\nN N N (V\t\n\n,\n(0o) 3uniV83dW31 NOliON r)\n\n11.\n\n1^7 h\t\n\np\t\n\nN\n\nW\nZ\n\nQ\n\n0\n\nw\n\na\t\n\nic)\t\n\no\t\n\nU\n\nE\nE\n\nQ)\nU)\na)\n14\na\n\n^\'\n\nO\t\n^\na\nE\nCrfF\n\nao\nW H U\n\nE^\n\nE\n\nQI\n\nV,\'\n\nQ1\n\nCL\n\nN\n\nW\n\nO ^ ^\n\nlD\n\nO\n\n0\nn\n\nQ\n\nK\n\nQ\t\nj\n\n\t\n\nH\nH\n\n.\'7\nQ\nla\n\nH\t\nFi\t\nH\nH\n\na\t a\nu\n\nN\t\n\nv\n\nM\t\n\nco\t\nQ\\\n\n-1\n\n>\n\nu\t\n\n-W\t\n\nU Q\t\n\n0\n\nr.\t\n11\t\n\n8\n\nQ1\n\nm\t\n^\t\n\n^\t\n\n^\t\n\nz^\n\n^\n0\nU\nu\n\nC\nFE\nQ\ncr,\n\n0\nU\n\xe2\x80\xa2r^l\n\nE-\n\no\n\ntn\n\nJ a\n\nQ\n\nZ\n\nU ^\nU\')\n\nc\nC)\nt^\nt~\n\nU\n\n7\n\n^\n\nt1\n\nF..\n\nr.\n\nLrIl\n\n0\n\nU\n\nN\t\n\nO\n\n\xe2\x80\x94\n\nRN\n\nUJ >\n\nw\n\nLL (t, V:\n\nLLJ\n\nCr\n\nL\nw \xc2\xb0\n\nRS\n\nN\na\n\n11c)\n\nW\n\nN\n\n4J\n\nN\t\n\n0\t\n\nIN\n\t\n\n10\t\n\n1,,-\n\nW\nH\nO\nZ\n4:\n\nQ\n\n11\n\nI I\t\n\nE-\t\n\nN\t\n\nF\t\n\nO\ni~\n\nc^\n\ng\t\n\nI\n\nm\n\n\\\n\n!n\t\n\n^n\t\n\n.-1\t\n\np,,\n\nH\nH\n\nO\t\n\n/\n\nM\t\n\n38 rt1d83dVGl NOUON nr *\n\n\t.--1\n\nfl-\n\nfn\t\n\nto\t\n\n(\n\n0W)\t\n\nE\n\nR\t\n\nN\n\nE-\t\n\n(3o)\n\n12\n\n\t\n\nio\t\n\nxl\n\n7\n\nr\nU\n\n>\n\nU\n\nQ\n\nO\n\nT\n\n\t,n\n\nO\n\nIn\t\n\n\'\n,Ollp \t\n\n.I^\n\ns\n\nin\t\n\nv\t\nC14\t\n\nH\t\n\n0\t\n\nIn\n\nM 1n 1h\n.1\n\nH\n\n0\t\n0:0)\n\n0\t\n\n11\n\n.^\n\ny\n\nU\n\nN\n\nI)\n\na\n\nU\t\n\n11\n\nN\nH\n\nW\n\n.-\xe2\x80\xa2i\nF\n\nNN N\t\n\nf\t\n\ntan\t\n\n(3o) 38n1h83dW31 NoI1oNnr *\n\n13\n\nN\t\n\ng\t\n\nt^\n\n4\n\nO\n\nO\t\n\ni\t\n\n\'^\t\nO\t\n\nw\n\nLn\n\no\nu\n^o\nG\n0\nU\nN\nU;\nO\n^,\n\na^\n\nF\n\na\n\n\xe2\x80\xa2rl\n\nC\n\nF\n\nE\n\ns^.\n\nrn ^ \xe2\x96\xba ,^a\n\nS\n\nSP\n\nO\t\n\nU\n0\n\nrl\n\nW I Ha\n\nZ\t\n\n\t\n\nJANTX1N5614\nTABLE. I\n\nTEST FLOW DIAGRAM\nINITIAL\nELECTRICAL\nTESTS\nPer Table II\n\n2)*\n\n16)*\t\n\n\tTemperature\nNon-Operating\nPower Stress\t\nControl Group\nT A \' ^ 5 \xc2\xb0 C\t\n\n(16)*\t\n\n16)f\n\nStep\t\nStress I\t\n100 Percent MRP\t\nNote 3\t\n\n0.50 MRP\n500 Hours\t\n\nTA\t\n\nt = 160 Hours\t\n\n1.0 MRP\t\n500 Hours\t\nNute 1\t\n\nNote 4\n\nTA \' 75 \xc2\xb0C\t\n\nNote 1\t\n\nTA\t\nt\n\n=\t\n\nL^\n\nTemperature Step\nStress II\n100 Percent MRP\n\n150\xc2\xb0C\n\nt = 16 Hours\n\n100 \xc2\xb0\t C\t\n\nTA\t\n\ns 160 Hours\t\n\n\xc2\xb0\n175 C\n\nt = 16 Hours\n\nI\n\nF\n1.25 MRP\t\n500 Hours\n\nTA - 125\xc2\xb0C\t\n\nTA = 200\xc2\xb0C\n\nt - 160 Hours\t\n\nt = 16 Hours\n\n25\xc2\xb0C Steps\t\n\n25\xc2\xb0C Steps\n\nTA = 300\xc2\xb0C\t\n\nTA = 300\xc2\xb0C\n\nt = 160 Hours\t\n\nt = 16 Hours\n\nNote 2\t\n1.5 MRP\n500 Hours\t\nemote\n1.75 MRP\t\n500 Hours\nNote 2\n\n*Quantity per manufacturer (Semtech\n\nb\n\nMicro Semiconductor)\n\nNOTES:\n150, 250 and 500 hours.\n\n1)\n\nElectrical measurements per Table\t II were made at\t 50,\n\n2)\n\nElectrical measurements\t per Table\t II were made at\t\n\n3)\n\nElectrical measurements per Table\t II were made at\t the erid of each\n\n4)\n\nElectrical\n\n10, 25, 50,\t\n\n150, 250 and\t 500 hours.\n\nmeasurements per Table\t II were made at\t the end of each\n\n14\n\n160 hours.\n16\t hours.\n\nJANTX1N5614\nTABLE II\nPARAMETERS AND TEST CONDITIONS\nSPEC.\t LIMIT\nPARAMETER\n\nCONDITIONS\n\nMAX\n\nMIN\t\n\nI\n\nMIN\n\n.5\n@ v\n\n.8\n@\t\n\nLIMIT\nMAX\n\nUNITS\n\n50\n\nuA\n\n1.95\n\nV(PK)\n\n= 200V\n\nVF\n\n1.3\n\nI F =\t 3.OA\t (Pulsed)\n\nNOTES:\n\nTABLE III\nPOWER STRESS BURN \xe2\x80\x94 IN CONDITIONS\nV F =\t 1. OV\nPercent\t PD\n\nIF\n.6A\n\n50\n\n1.2A\ni\n\nCAT.\t\n\n100\n\n1.5A\n\n125\n\n1. 8A\n\n150\n\n2.1A\n\n175\n\n15\n\n.4\n\n\t\n1\xe2\x96\xbaI:A\n\nJANTXIN5614\n\nNOTE\nFOR TABLES\n4 THROUGH 7\nThe minimum/maximum initial and final data\ngenerally have an absolute accuracy of \xc2\xb11% of\nthe reading and \xc2\xb1 one digit except for readings\ngreater than 9.99mA which have an absolute accuracy of \xc2\xb128 of the reading and \xc2\xb1 one digit. The\ndata also has a resolution for four digits. The\nstandard deviations, means, delta means, and\naverage means are, therefore, valid indicators\nof trends over time and temperature, excepting\n*hcn minnr c+-AFic*i -AI rnmnntcar nrrnr of cnnnly-\n\n!I\n\n%0_\n1\n\n^-i\n\n^O\nLn\n\nZ\n\nr--1\n\nx\nH\n\nh\n\n\\\n\n1^ t\n\na\n\nV)\n\nr\n\n0\nU)\n\nm\n\nqT W\n\nH\n\na\n\na vn\nm fz\n\nf-\'\n^i\nL\'.\n\nH\nI.\n0\na\n\nN\nW\n\n0\n\nW\n\nb\ntw\n\nm\n^^\n\nC)\n\nto\n\na\nO\nM\n\nC\n\n>M\n.rl\n\nII\n\nCp\n\nII\n\nO\n\nII\n\nU\nCo\n,^\n\nf!i\n\nW\n\nU\nfn\n\nW\n\no\n\n^J\n\nZ\n\nor\n\nEEEE\n%D\no rn\t\nN LD Q r\nf--\t\nCO\n\n> >> >\nO O Ln CD\nO(V-4cO\n\nrO\n\xe2\x80\xa2\n\nN\nr-1 ri .-^ Q\n\naaaa\ncccc\n\nOONM\n\n.\n\nO N N Ln\n\xe2\x80\xa2 cO\nM l!1 ^\' Lc\n\n\xe2\x80\xa2\n\n. N Lc\n\n< <\nc g cc\n\xe2\x80\xa2"\'I\n\nO 0 m\n\n. - 1\t\n\n\xe2\x80\xa2 N\t\n\nmONM\n\nN .-4 Ln \xe2\x80\xa2-1\n\nO\n\no\n\nJ\nZ\n\nG\nLi\n\nW\nd W o\nJ J\t\n/\nz\n\n-\n\nt 1\n\nO\n\n>>\n\n>\nW\nL`\n\nJ\nd\n\n= _ X: N\n\nZ K d 0\n\nd d\t\n\n-\n\n2\n\nf\nw\n\n- d L.J F-\n\nZ\nz\n\nO\n\n-\n\ncn\n\nZ\n\n>\n\na\n\no\nN\n\nG.\n\n0-4\n\nG.\n\n;>\n\n\xe2\x80\xa2\n\nk\nrJ\n\nII\nfL\nH\n\nOf\n\nW\nH\n\nL\nOf\n\nC\'\n\nI\n\nL!"\n\nN\n\n~\n\nW\nQ\n\n0 lI^\n0>\n\nq\n\nZ\n\nWW\n\nZ f1 C\n\nct\n\nw\n\n3\nO\n4\n\nw DI= %4\nO\nO\nF-\n\n^D 1c\n\nEEEE\n\n\xc2\xbb\xc2\xbb\n\n.-1 Ln\n\nE co Ln E E M\nEE MME\nI\t\n\nLn tc G CO\n\n\xc2\xbb\xc2\xbb\xc2\xbb\n\nJANTX1N5614\n\nE E f- M\nEE\n\n\xc2\xbb\xc2\xbb\n-4 M\n\n1\n\n1\n\n^c r -1 N N\n\nI\t\n\n\xe2\x80\xa2\t\n\n\xe2\x80\xa2"\'1\n\n\xe2\x80\xa2\t\n\nf`\n\nI\n\ntD\n\nCO L\'\n.\n\xe2\x80\xa2 M\n\nLn M v\n\nLn f` rj\n\xe2\x80\xa2\t\n\nr\t\n\n<.^aa c a\n\nQ ^\n\n1\t\n\n0\xe2\x80\xa2L 0O0r"1\n\nLn\n\n> > > > > >\n\n> > > >\nq.. 1 O -4\nN 0^4 O\n\n0000\n\nI\n\n000000\n1\t\n\naaaa\n\nI\t\n\n0000\n\n1\n\na\n\nr- r-\t ! \'\'1 Lrl\t\n\na\t\n\ncccc\n.-1 cc .-4 O\n\n1\n\nQ, V V M\n\nI\t\n\n1\n\nrn\t\n1\t\n\n1\t\n\nQ\xe2\x80\xa2 %^D O LD\nCD M V\' M\n\xe2\x80\xa2\t\n\xe2\x80\xa2\t\n.\n1\t\n\nc C C C C c\n-4L-^InooCc\n\n4Q\n\naa41^\n\n<IC\t\n\naaaQ\n\n1\n\nN\n\nLn\nis\n\nN\n\nto\n\nLn\n\nI\n\nN\n\nN\n\nL;\n\nLn LD ON 0 ^D\n\n1\t\n\nLn\n\nll t\t\n\n1\t\n\nN\t\n\n.Z\n\nO L n 0 0 o U\n\nN 0 0 0-4 N Ln\n-- .--i rl r-L \xe2\x80\xa2 4 1-1 H\n\nLn \xe2\x80\x94 N Ln Ln Ln G\n\n^,\n\nO\ndam\xe2\x80\xa2. .T w\n\ns 000000\n\nL.1\t >H\t Sa\t N\t N\t LI\n\nto\t\n\nIr\t N\t 1,.\t 1,1\n\nto\t\n\nI\t\n\nC C C C\n\n0 rI\t\nI\n\na 0 L- O\nNON\nI\t\n\n.\t\n.\t\n.\nM Ln N LIl\n\n1\t\n\n^ -I\t 1.1\t 1,.i\t 1-1\n\nfA N Ln N\n\na\n\n0000\n\na\n\n.M ... .:\n.. M\n\n0 0 0 0\n\nN\n\n! t LD N co\nO MB r\n.\t .\t \xe2\x80\xa2\n\'\'I M\t\nH\n\nC C C C\n\nI\t\n\nN Lc N Ln\ntt !"1 lO lc\n\nc\n\nI\t\n\n0000\n\xe2\x80\xa2\t \xe2\x80\xa2\t \xe2\x80\xa2\n\n> > >\n\n3\n\nW\n\n\'\n\nG\nd\n\nOOOO\nT w .x .~..\n\np Ln Ln Ln 0\nO\nd Ln Lc\t\n\n0 0 0 0\n\nU\') Ln Ln O\nN Ln\n\n^I\n\nC\n0\nv\nv\n\nc\n0\nu\nc\nC\nU\nU\n\n.(1\n(I`7n\'OoRI# LLJJn4 V^\n\nY\nw\n\nOf\n\n17\t\n\n( 7 ) 7n\xe2\x80\x94Orn v 1 4 IV t-\n\nd\n.-a\n\nt0\n\nZ\n\n^n\n\nF\n\nV.\nQ\n\na\n\nIn\n\nQ\nD\nV)\nLo\n\nw\nx\nF\nV)\n\nE\n\na\n\nH\nH\nC^\n\na\nc^\nU1\n\nr^\xe2\x80\xa2\n\nF\n\nX\n\nW\n\n\xe2\x80\xa2c\n\n>\n\n^"^\n\nII\n\n0\n0\nN\n\nH\n\nL\'.\n\nM\n\no\n\nQ\n\nW\n\nC)\n\n\xe2\x80\xa2\n\nC\n^.\n\nLs.\n\nm\nII\n\nr\n\nX\n1\n\nUl\n\n>\n\nII\nIX\n\nII\n0.\'\n\nV) N\n\nH\n\n(l)\n\nU\n\nLO\n\ni\nW\n\n[n\n\n>>>>\n\nEEEE\n\n.\n\nr\n\no0W-\n\n>o\n\nr M00\nC^ O, Ln\n\n>\n\n. p\n\n>\n\n\xe2\x80\xa2\t\n\n00%Dr\nMODMW\nO-4-4ry\n\nV)\n\nN\n\n. k0\n\nr\t\n\nrl .^ . 1\n\nr) r-4\n\n4Q44\ncccc\n00"r 0%\n\nU\nO) N\n\n4Qars\n\nQ\n<\nA WW\nOA\nJ J J\n\n>>\t\n\nA\nN\n\n~\nZ\nz Z q WQ\n_.\n\n<< q W\n\nNrIVH\n\n1D 00 f^ t7\n\ncccc\nOO1D r\'I\nd\' 00 U-1 W\n\xe2\x80\xa2\n\xe2\x80\xa2\t\n\nN (f1 M\n\n\xe2\x80\xa2\t\n\n(n\n\ni\n\nW\n\nZ\n\nO\n\nQ\ncr\nW z F- .-,,,\nO^ U\nf\nF- -- uW\n\nU<\n\nCC 2 A Z\n< OZ LL)\n\nIZ\n\nZ\n\n< LL\nFC C)\nA~\nX: --1\n<\n\nW~\n~ Z\nZ ^.\n\nv\n\n:>\t\n\n>\t\n\n1 J\nI\t O\n\n1a\n\nJANTY I N 561 4\n\nU :>>>\n0\nE E E>\nLn\noo r + E\nr-,\n.\t\n\n>>> E> E >I a\n\nE E E \t E \t El 0\n1-4\t . r- 1 4j\n1W\nN\t\n\nr\n\nd\t\n\nr)\n\n1\t 0\n0 l\n\n\xe2\x80\xa2\n\n+\n\nM\n\nN\n\n>\n>>>1-1\n\n. Cj\n\nO 0r"4(n\nON MLI)Ln\nO N r- M\nr 1 .-1 -I\n\nccar\n\n4<<\n\nrN\n0110\n\nO 000Q\'\n\n\xe2\x80\xa2\n\n^D ^0\n\nT\nn\n\nx\noc\n\nW\nF\n\n<\nG\n\nn\n\nU-\n\n0\nLi\n\nO\nW\nIY\n\nQ1\t\n\nN U\'1\n\n7\n\nZ\n\ncf)\nC\nFC\n\nF-\n\nS\nO\n\nU\n\nCt\n\nW\nW\n\nU\n\nV)\n\nO o N\n1D M-4 \xe2\x80\xa2-I\n\nW N -1\nO\t\n\n>\nW\n\nG\n\n^^\n\nu 444 c\nccc\nO\np\n\n0\n\n+\n\nM\n\nE\n\n>\n\nf (n\n\nZ ZXCA\n\xe2\x96\xba\xe2\x80\xa2\nQW FL1-\n\n.\'\nF- z\n< W WW\nO A\t\nA F- J J\t\nJ\n\nZ\n\xe2\x80\xa2^\nW\n\nQ\\ 1J1\n\nco MM\n\n.\t\n\nU\n\n+\n\nN\n\n1\t 0\n\nIn\n\n\xe2\x80\xa2\t\n\n0\nO\nO\n\n\t m .i O\\I c\n\n%D a, co\n\n.\t\n\n> \xc2\xbb\xc2\xbb\xc2\xbb >>>\n\n.\t\n\nP-4Ln0000000\t 0%0(n\n^4r4 ^4 NNN^ NO \xe2\x80\xa2"(\n0000000 000\n\na\nU\n\n\xe2\x96\xban\n\nQ [.Q44\t Q <\t 41\nr\nc^^\t c sr qV 1 00 \'\n(-oco^c-l- +r1 0\nr00^zNMOl1 +1\n\n1\t 00\t\n\nN\n\n1\t\n\n.-1r-(M\xe2\x80\xa21\n\nr^NI\t !Z\n\n1\t\n\n\xc2\xad4 #\t\n\nI\n\n444x444 444\n\nI\t\n\nC c r! c c c c\t C c c\n%0 C)\n\t mLr)rnto\t LI)1Dr\nlf) M M N 10 .--I p -c M M\n.\t \xe2\x80\xa2\t \xe2\x80\xa2\t\n\xe2\x80\xa2\nr1 N\t tf1 10 u41D\nN\n\nI\t\n\nUUUUUUUI UUU\nO 0 0 0 0 0 0 10 O O\n\n4 Ln O In O Lm O B I O Lf) O\n\nr i M V 4 00 ON r-11 N v 1D\n-41 r-i \xe2\x80\xa2-1 -1\n1\n\nF r- o N u-, r- p N I u) r r o\nt\' 4 \' 4\t -1 \'--( N N I N N M\nt+ t+ t tl t t t\nA\t\nI\nV)\t\nV)\t VI\t VI\t VII\t 0\t 0\t VI\n< 1,4VI\t VI\t N W W N 1\t W f\t W\n14 N\na c 7 a 0^ 1 a O O\n0 0 0 0 0 0 01 0 0 0\nz\nW 0 0 0 0 0 0 01 O G O\n-v:1DNco r \t .oNIm a\'O\na\t\n\n18\n\n4\n\nv\nin\n\nz\nx\nH\nh\n\nW\n\na\n\na\nH\na\n0\n\n^\n\nN\n^ w\na a\nE\' v^\n\na\nw\nH\n\nH\nH\n\nH\n\na\n\n0\na\nC7\n\nL\n\nM\n\n\xe2\x80\xa24\n>\n\n00\n\nI!\n(+.\n\n>\n\nX\n^D\nE\n\n\xe2\x80\xa2\n\nu,\nII\n1-1\n\nCn\n\nLL)\nW\nLIJ\n\nC1\n\nW\n.\n`3\n\nr- 4\n\na\n\na\nO\n\nM\n\nII\nL4\n\n\xe2\x96\xba^\n\no\n\nN\nII\n(L\'\n>\n\nU\n\nul\n\ne\n\nW\nLO\n\nU\nUi\n\nx\n\nLi:\nLo\n\nZ\nO\nLn Ln\n\n\xe2\x96\xba-\n\n\'-\n\nW\nO\n\n\xe2\x80\x94\n\nZ \xe2\x96\xba-\n\nO\n\nJ\nZ p\nO^\n\nQ C]\nCL\n\n<\n\n<\n\nC\n\n00 -W\n\nE\t > E E\n\n.\n\nOO ITr\n\xe2\x80\xa2 mot\'\t .. - I\nOOC,\n\na0\t\n\n\xe2\x80\xa2N\n\n\xc2\xbb\xc2\xbb\nO O M wr\nOOu-1M\n\xe2\x80\x944 C,4 -I kD\n\n\xe2\x80\xa2\t \xe2\x80\xa2\t\n\n.--1 \xc2\xad4 r-i O\n\nC\t\n\naaaa\nCC\n\n00\'a\'Ln\nu> 0 k.0 0\nw N 01 M\n\xe2\x80\xa2\t\nC,\nN 1D M\n\naaaa\n\n\xe2\x80\xa2r\t\n\n>\n\np\n\nW\n\nC C C C\nOOr M\nI*\n^.D\t\n. OP\t .\nM 0Mri\nN r-1 -\' N\n\nWW\n\nJ< Q\t\n\nO\np J O\nJ\t\n\nQ >>\n\n\xe2\x80\x94\n"L\' XG p\nf< Lj\nFAN\n7\n\nQ\n\nf\nQ\n\n>\t\n\n.\t\n\n.\n\n^D cT N 111\n\n.\t\n\nI^\n\n..\n\n>>>>>>>\nMr-400r 000\n.\t\n\naaaaQaa\nC C C C C C C\n\nLn\t En\t u)\t L i w\t En\t 1a\nU\n\naaC\n\nw N 00 V\' O 1D N\n-4\n\na -4m R: \\\'omm\n\nw x^x^..0 w\n\nd 0 0 0 0 0 0 0\n\nz C C C\t\n\n\xe2\x80\x940 0 0 0 0 0 0\n\nU U U U U U U\n\n.\t .\t .\t .\t .\t .\t .\n^nMr\xe2\x80\xa2--140M\n-1\n\nMr-+rnLnoorn\n\nr MLnr- Ln Mm\n\n^Ln NttLn^.oet\nC10Mr-.u1N^\'Dr"1\nr r CO\t . M 00\t .\nLn\t\nLn\nk.D\xe2\x80\xa2IC,N\n-W.--I\n\naaaaaaa\nC L: c C C C C\n\n.\t\n\n0000C)- r\n0000000\n\n. Ln\t\n\nC,Ln E00rNeT\n\nE E> E E E E\n\n> > \xc2\xbb\xc2\xbb\n\n^\n\nJ\n\nz\n\n<\n\xe2\x80\xa2\nL\n\n<0 Lnoulo \xe2\x96\xbano\nE., u1r 0NLnr O\n\xe2\x80\xa2- .-I --4 N N N N M\nW{+{ f f f{\n<\nQ J\n\nQ\n\n-CC ~\nw 2\nZ v\n\n19\n\n>\t\n\n>>\n\n\xc2\xbb\xc2\xbb\n\nO O f\'\'1 M\n%,D \\D\nN\t %D\n\xe2\x80\xa2N\n\nU\n\n\xe2\x80\xa2-^ ri r-1 O\n\nr-I\n{\n\na aa^\n\no\n\n04-\n\n<\nZ\n^.\nLi\n\n.C,NN\nM\n\n. - 4 M C, 00\n\naaaa\n\nw\na\n\nC C C C\nLn\nC:)\t\nC,,\t .rte\n.N\nN^ r 0\nNr-1 v\'M\n\n0 0\n\nJ J\t\n\n< Q\t\n\n< W H\xe2\x80\xa2\n\n\xe2\x80\x94> >>\nZ\nZX<C]\n\nH\n\nw\n\n2: W W\n\nE\n\nM\nt\n\no\n\nu\n\n{\n\nM\n\nCCCC\n0\n0 oO fl) r\n0 .-a\t .\n\nO\nF.\')\n\nu\n\n0\nO\n\n0\nO o000*,\n\xe2\x80\xa2 u1\t \xe2\x80\xa2 o\no\nO ^D o v\t \xe2\x80\xa2\nN\n{ C, r-1\t\n\nJANTX1N5614\n\n~\n\nA\nJ\n<\nZ\nLL\n\n0\no_\n\nN\n\n2\nH\n\nLi\n\nW\na\n\nQ\n<\n\nH-\n\nG\nC\nUp\nw\nO\nW\n\nN\nU\nW\nIY\n\nw\nU\n\nd\nO\nto\n\nQ\nQ\nU\n\nO\n\nLLI\n\nH\n\nV)\n\n20\n\nJANTXIN5614\n\nJANTUN561 4\n\nm\nM\n\nJANTX1N5614\n\nFAILURE ANALYSIS\t\n\n%.l\n00#\n\n3\n\nDate\t\n2CN242-24D\t\n\nJ/N\t\n\nP/N\t\n\nFAILURE VERIFICATION:\n\nMicro-Semiconductor\n\nLimit:\t\nLimits :\n5OuA Max 0.4 -1.95V\n\nI R @\n\nPIV\n\nMFR\t\n\n1N5614\t\n\nOctober\t 1978\n\n20OV. do\n\nV \t @\n3.0A. do\n\nInitial\nRe j .\t F\nTest\t Seq.\nNo.:\n\nInitial\nRe j .\t for\n\nS/N\n\nVolts\n\n4674\n\n430\n\nlOnA\n\n1.04V\n\n13(200\xc2\xb0C)\n\nVisual\n\n4677\n\n420\n\n100nA\n\n1.00V\n\n9 (150 o C)\n\nVisual\n\n4684\n\n4.OR\n\n*50uA\n\n100mV\n\n12(200\n\n*Cannot reach 20 V.\t\n\nDie\n\n0\n\nC)\n\nVisual\n\ns broken\n\nINTERNAL VISUAL INSPECTION:\nv)\nr\n\nThe three samples have missing external leads. \t\nIn addition SIN 4677 has\nmissing glass at the anode end.\t\nThree other rejected samples ncL selected\nSIN 4684 is broken in half and\nfor this analysis also have missing glass.\t\nSee\nthe die has fractured with one half remaining on each heat sink. \t\nFigures A -1 and A-2.\nCONCLUSIONS:\nHigh Temperatures were sufficient to crack the glass.\t\nThermal stress was\nresponsible for the extensive physical destruction of SIN 4684.\n\nIt is not known why the damage was preferential to the anode end of the\ndevi:-es.\t\nOne possible explanation might be better heat sinking of the\ncathode ends in the oven racks.\n\n*h\t\ntrace\t present.\t Cannot meet\t stated\t test\t conditions.\t\nFE\n** h\ntrace very leaky.\nD\t\n\ndrift\t\n\nH - hysteresis\t\n\nInv\t\n\ninversion\t\n\n(Leaky)\n\nR -\t resistive\t\n\n5\t\n\nsoft\t\n\nUns\t -\t unstable\n\nJ ANT X1N:5614\n\nFIGURE A-1\n\nSIN 4577 Micro-Semiconductor, 21X Sample.\nNote missing anode lead and cracked glass.\nto\nM\n\nFIGURE A-2\nSIN 4684 Micro-Semiconductor, 13X Sample.\nNote broken glass and die.\nORIWN\'\nOF r,00R\n25\n\n",;.I\t\n\nJANTX1N5614\n\nFAILURE ANALYSIS\t\n\n4 October\t 1978\nMicro-Semiconductor\nDate\t\n\nJ/N\t\n\n2CN242-24A\t\n\nP/N\n\nFAILURE VERIFICATION:\n\n1N5614\t\n\nMFR\t\n\nLimit:\t\n50uA Max\t\n\nI\t R @\nS/N\n\nVolts\n\n20OV. do\n\n4663\n\n*\n\n*\n\n4668\n\n*\n\nInitial\nRe j .\nInitial\nTest\nRej.\nSeq.\n\nVf @\n3. OA. do\n\n> OuA;D,Inv\n\n4666\n\nLimits:\n0.4 to 1.95V\n\nNo.:\n\nfor:\n\n1.12\n\n29\n\nIR\n\n> OuA; D; Inv\n\n1.00\n\n33\n\n1\n\n> 0uA;D;Inv\n\n1.00\n\n29\n\nIR\n\n*Cann qt reach\t 20)% 7 or PIV\n\nue\n\nto\n\nhig.\n\nleakage.\n\nVISUAL INSPECTION:\nAll three samples have cracked glass.\t\nwere Seen.\n\nNo other significant anomolies\n\nHERIMETICITY\n\nSIN 4663 and 4666 are gross\n\nleakers;\t\n\nSIN\t 4668\t fails\t fine leak.\n\nCONCLUSION:\nThese samples\t failed due to surface inversions which were caused by\nleakage of atmospheric moisture or other contaminants through the cracks\nin the glass.\n\n0\n\n*hF E\ttrace present. \t\n**h FE\ttrace very\t\n\nQ\n\nU\n\nD\t -\t drift\t\n\nH\t\n\nCannot meet\t stated\t test\t conditions.\t\n\n(Leaky)\n\nleaky.\nhysteresis\n\nInv\t\n\nR\t s\t resistive\t\n\ninversion\t\n\ni\n\n26\n\nS\t\n\nsoft\t\n\nUns\t\n\nunstable\n\nIIP^\\\n\n\t\n\nJANTXIN5614\n\nin\n\nS /"^\n\nM!\n\n27\n\nJANTX1N5614\n\nFAILURE ANALYSIS\t\nDate\t\nJAN\t\n\n2CN242-24C\t\n\n1N5614\t\n\nP/N\t\n\nBroken\n\n4704\n\n420\n\nInitial\nRe j . E\nInitial\nTest\n\nV\t f @\n3.0A. do\n\nNo.:\n\nfor:\n\ncannot test.\n\n70uA\nin light)\n\n4705 380\t in-,, ;D\n380\n\n_05t.2\'\n\n20OV. do\n\nVolts\n\n4700\n\n4705\n\nLimits:\n\nI\t r @\n\nJ\nPI\n\nS/N\n\nMicro - Semiconductor\n\nMFR\t\n\nLimits:\t\n0.`_.J-\t\n\nFA:LURE VERIFICATION: \t\n\n4 Ma y\t1978\n\n1.2\n\n17uA;D;in\n\nhard\n\n(as\t received\n\n1.0\n\n(afte\n\n-\n\n0.2uA\n\n2 min\nak. G\n\nv\n\nVISUAL INSPECTION:\nS 1114\t 4700 has broken into 2 parts \t at the die.\t\nto each heat sink.\t\n\nThe glass\t is shattered.\t\n\nPart of this\t die is\t attached\n(See Figure A-4).\n\nAll external lead.;\t are oxidized.\nSIN 4704 has\t lost all its paint except for a narrow band of white residue\nsamples still have\naround the cooler mid-line of the diode. \t\nThe\t\ndark paint.\nPAIN T CONDUCTIVITY TEST:\n\nThe resistivity of the paint across a diameter of the diodes is greater\nthan 20 megohms and is not a problem.\nHERMETICI\'TY :\n\nA small\t leak was\t found at each enc.\nSIN\t 4705 was tested for gross \t leaks.\t\nRemoving the paint revealed cracked glass. \t\n(See Figure A-5).\nCONC L USIONS:\n\n0\n\nOf these 16 Micro Semiconductor samples, \t 6\t lost an external lead and 3\nhad cracked glass\t (2 analyzed).\t\nExamination of a few un-cracked diodes\nwith polarized light revealed areas of high tension and compression in\nthe glass bodies, particularly over the heat sinks.\n(Continue d)\n*h FE\ttrace present.\t\n*thFE\t\n\nU\n1\n\nCannot meet\t stated\t test\t conditions.\t\n\n(Leaky)\n\ntrace very\t leaky.\n\nD =\t drift\t\n\n_ 5\nN\t\n\nhysteresis\t\n\nInv\t\n\ninversion\t\n\n26\n\nR =\t resistive\t\n\n\t\n\nsoft\t\n\nUns\t =\t unstable\n\nt\n\nJANTX1115614\n\n.\n\n400-k\n\nrI CURE A-4\nSIT; 4700 i4icro-Semiconductor, 12N Sample.\nNote broken glass and die after burn-in.\n0\n\nXQ\n\nG\nU\nFIGURE A-5\nSIN 4705 Micro-Semiconductor, 13X Sample.\nCracked glass revealed after removing paint.\n\n29\n\n'