Analysis & Synthesis report for DE2_Audio_Example
Wed May  3 14:20:55 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram
 14. Source assignments for Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram
 15. Source assignments for Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram
 16. Source assignments for Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram
 17. Parameter Settings for User Entity Instance: Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 18. Parameter Settings for User Entity Instance: Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 19. Parameter Settings for User Entity Instance: Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 20. Parameter Settings for User Entity Instance: Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 21. Parameter Settings for User Entity Instance: Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 22. Parameter Settings for User Entity Instance: Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 23. Parameter Settings for User Entity Instance: Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 24. Parameter Settings for User Entity Instance: Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 25. Parameter Settings for User Entity Instance: Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 26. Parameter Settings for User Entity Instance: Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 27. Parameter Settings for User Entity Instance: Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 28. Parameter Settings for User Entity Instance: Audio_Controller:AudioController1|Audio_Clock:Audio_Clock|altpll:altpll_component
 29. scfifo Parameter Settings by Entity Instance
 30. altpll Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "Audio_Controller:AudioController1|Audio_Clock:Audio_Clock"
 32. Port Connectivity Checks: "Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
 33. Port Connectivity Checks: "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
 34. Port Connectivity Checks: "Audio_Controller:AudioController1"
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May  3 14:20:55 2017       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; DE2_Audio_Example                           ;
; Top-level Entity Name              ; DE2_Audio_Example                           ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 743                                         ;
;     Total combinational functions  ; 732                                         ;
;     Dedicated logic registers      ; 150                                         ;
; Total registers                    ; 150                                         ;
; Total pins                         ; 50                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 3,584                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DE2_Audio_Example  ; DE2_Audio_Example  ;
; Family name                                                                ; Cyclone IV E       ; Stratix II         ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                        ; 1                  ; 1                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                    ;
+----------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                              ; Library ;
+----------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ; yes             ; User Verilog HDL File        ; /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ;         ;
; Audio_Controller/Altera_UP_Audio_In_Deserializer.v ; yes             ; User Verilog HDL File        ; /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v ;         ;
; Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ; yes             ; User Verilog HDL File        ; /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ;         ;
; Audio_Controller/Altera_UP_Clock_Edge.v            ; yes             ; User Verilog HDL File        ; /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/Audio_Controller/Altera_UP_Clock_Edge.v            ;         ;
; Audio_Controller/Altera_UP_SYNC_FIFO.v             ; yes             ; User Verilog HDL File        ; /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v             ;         ;
; Audio_Controller/Audio_Clock.v                     ; yes             ; User Wizard-Generated File   ; /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/Audio_Controller/Audio_Clock.v                     ;         ;
; Audio_Controller/Audio_Controller.v                ; yes             ; User Verilog HDL File        ; /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/Audio_Controller/Audio_Controller.v                ;         ;
; DE2_Audio_Example.vhd                              ; yes             ; User VHDL File               ; /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/DE2_Audio_Example.vhd                              ;         ;
; scfifo.tdf                                         ; yes             ; Megafunction                 ; /opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf                                                                               ;         ;
; a_regfifo.inc                                      ; yes             ; Megafunction                 ; /opt/altera/16.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                            ;         ;
; a_dpfifo.inc                                       ; yes             ; Megafunction                 ; /opt/altera/16.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                             ;         ;
; a_i2fifo.inc                                       ; yes             ; Megafunction                 ; /opt/altera/16.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                             ;         ;
; a_fffifo.inc                                       ; yes             ; Megafunction                 ; /opt/altera/16.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                             ;         ;
; a_f2fifo.inc                                       ; yes             ; Megafunction                 ; /opt/altera/16.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                             ;         ;
; aglobal160.inc                                     ; yes             ; Megafunction                 ; /opt/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                                           ;         ;
; db/scfifo_o441.tdf                                 ; yes             ; Auto-Generated Megafunction  ; /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/scfifo_o441.tdf                                 ;         ;
; db/a_dpfifo_bs31.tdf                               ; yes             ; Auto-Generated Megafunction  ; /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/a_dpfifo_bs31.tdf                               ;         ;
; db/altsyncram_8tb1.tdf                             ; yes             ; Auto-Generated Megafunction  ; /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/altsyncram_8tb1.tdf                             ;         ;
; db/cmpr_ks8.tdf                                    ; yes             ; Auto-Generated Megafunction  ; /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/cmpr_ks8.tdf                                    ;         ;
; db/cntr_v9b.tdf                                    ; yes             ; Auto-Generated Megafunction  ; /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/cntr_v9b.tdf                                    ;         ;
; db/cntr_ca7.tdf                                    ; yes             ; Auto-Generated Megafunction  ; /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/cntr_ca7.tdf                                    ;         ;
; db/cntr_0ab.tdf                                    ; yes             ; Auto-Generated Megafunction  ; /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/cntr_0ab.tdf                                    ;         ;
; altpll.tdf                                         ; yes             ; Megafunction                 ; /opt/altera/16.0/quartus/libraries/megafunctions/altpll.tdf                                                                               ;         ;
; stratix_pll.inc                                    ; yes             ; Megafunction                 ; /opt/altera/16.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                          ;         ;
; stratixii_pll.inc                                  ; yes             ; Megafunction                 ; /opt/altera/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                        ;         ;
; cycloneii_pll.inc                                  ; yes             ; Megafunction                 ; /opt/altera/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                        ;         ;
+----------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 743    ;
;                                             ;        ;
; Total combinational functions               ; 732    ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 554    ;
;     -- 3 input functions                    ; 99     ;
;     -- <=2 input functions                  ; 79     ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 648    ;
;     -- arithmetic mode                      ; 84     ;
;                                             ;        ;
; Total registers                             ; 150    ;
;     -- Dedicated logic registers            ; 150    ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 50     ;
; Total memory bits                           ; 3584   ;
;                                             ;        ;
; Embedded Multiplier 9-bit elements          ; 0      ;
;                                             ;        ;
; Total PLLs                                  ; 1      ;
;     -- PLLs                                 ; 1      ;
;                                             ;        ;
; Maximum fan-out node                        ; acc[7] ;
; Maximum fan-out                             ; 254    ;
; Total fan-out                               ; 3615   ;
; Average fan-out                             ; 3.56   ;
+---------------------------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; Compilation Hierarchy Node                                    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                ; Entity Name                     ; Library Name ;
+---------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; |DE2_Audio_Example                                            ; 732 (554)         ; 150 (28)     ; 3584        ; 0            ; 0       ; 0         ; 50   ; 0            ; |DE2_Audio_Example                                                                                                                                                                                                                                 ; DE2_Audio_Example               ; work         ;
;    |Audio_Controller:AudioController1|                        ; 178 (2)           ; 122 (2)      ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:AudioController1                                                                                                                                                                                               ; Audio_Controller                ; work         ;
;       |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 43 (4)            ; 28 (4)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                         ; Altera_UP_Audio_In_Deserializer ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 20 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO             ; work         ;
;             |scfifo:Sync_FIFO|                                ; 20 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                          ; work         ;
;                |scfifo_o441:auto_generated|                   ; 20 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated                                              ; scfifo_o441                     ; work         ;
;                   |a_dpfifo_bs31:dpfifo|                      ; 20 (13)           ; 12 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo                         ; a_dpfifo_bs31                   ; work         ;
;                      |cntr_ca7:usedw_counter|                 ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter  ; cntr_ca7                        ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 19 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                         ; Altera_UP_SYNC_FIFO             ; work         ;
;             |scfifo:Sync_FIFO|                                ; 19 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                        ; scfifo                          ; work         ;
;                |scfifo_o441:auto_generated|                   ; 19 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated                                             ; scfifo_o441                     ; work         ;
;                   |a_dpfifo_bs31:dpfifo|                      ; 19 (12)           ; 12 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo                        ; a_dpfifo_bs31                   ; work         ;
;                      |cntr_ca7:usedw_counter|                 ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter ; cntr_ca7                        ; work         ;
;       |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 133 (48)          ; 86 (20)      ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                           ; Altera_UP_Audio_Out_Serializer  ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 44 (0)            ; 33 (0)       ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;             |scfifo:Sync_FIFO|                                ; 44 (0)            ; 33 (0)       ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                |scfifo_o441:auto_generated|                   ; 44 (0)            ; 33 (0)       ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated                                               ; scfifo_o441                     ; work         ;
;                   |a_dpfifo_bs31:dpfifo|                      ; 44 (24)           ; 33 (13)      ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo                          ; a_dpfifo_bs31                   ; work         ;
;                      |altsyncram_8tb1:FIFOram|                ; 0 (0)             ; 0 (0)        ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram  ; altsyncram_8tb1                 ; work         ;
;                      |cntr_0ab:wr_ptr|                        ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr          ; cntr_0ab                        ; work         ;
;                      |cntr_ca7:usedw_counter|                 ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter   ; cntr_ca7                        ; work         ;
;                      |cntr_v9b:rd_ptr_msb|                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb      ; cntr_v9b                        ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 41 (0)            ; 33 (0)       ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO             ; work         ;
;             |scfifo:Sync_FIFO|                                ; 41 (0)            ; 33 (0)       ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                          ; work         ;
;                |scfifo_o441:auto_generated|                   ; 41 (0)            ; 33 (0)       ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated                                              ; scfifo_o441                     ; work         ;
;                   |a_dpfifo_bs31:dpfifo|                      ; 41 (21)           ; 33 (13)      ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo                         ; a_dpfifo_bs31                   ; work         ;
;                      |altsyncram_8tb1:FIFOram|                ; 0 (0)             ; 0 (0)        ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram ; altsyncram_8tb1                 ; work         ;
;                      |cntr_0ab:wr_ptr|                        ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr         ; cntr_0ab                        ; work         ;
;                      |cntr_ca7:usedw_counter|                 ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter  ; cntr_ca7                        ; work         ;
;                      |cntr_v9b:rd_ptr_msb|                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb     ; cntr_v9b                        ; work         ;
;       |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                               ; Altera_UP_Clock_Edge            ; work         ;
;       |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                          ; Altera_UP_Clock_Edge            ; work         ;
;       |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                               ; Altera_UP_Clock_Edge            ; work         ;
;       |Audio_Clock:Audio_Clock|                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:AudioController1|Audio_Clock:Audio_Clock                                                                                                                                                                       ; Audio_Clock                     ; work         ;
;          |altpll:altpll_component|                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_Audio_Example|Audio_Controller:AudioController1|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                               ; altpll                          ; work         ;
+---------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 14           ; 128          ; 14           ; 1792 ; None ;
; Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 14           ; 128          ; 14           ; 1792 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                                                                                                                      ; Reason for Removal                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1..14]                                                                                                                                   ; Lost fanout                            ;
; Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0..6]                        ; Lost fanout                            ;
; Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                ; Lost fanout                            ;
; Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0..6]     ; Lost fanout                            ;
; Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0..5] ; Lost fanout                            ;
; Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0..6]                         ; Lost fanout                            ;
; Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                 ; Lost fanout                            ;
; Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0..6]      ; Lost fanout                            ;
; Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0..5]  ; Lost fanout                            ;
; Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                 ; Lost fanout                            ;
; Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0..4]                                                                                        ; Lost fanout                            ;
; Audio_Controller:AudioController1|done_adc_channel_sync                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in ;
; Audio_Controller:AudioController1|done_dac_channel_sync                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 64                                                                                                                                                                                                             ;                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                ; Reason for Removal ; Registers Removed due to This Register                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1] ; Lost Fanouts       ; Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting,       ;
;                                                                                                              ;                    ; Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[2], ;
;                                                                                                              ;                    ; Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[3], ;
;                                                                                                              ;                    ; Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]  ;
+--------------------------------------------------------------------------------------------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 150   ;
; Number of registers using Synchronous Clear  ; 28    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 78    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |DE2_Audio_Example|Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                      ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 14    ; Signed Integer                                                                                            ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                           ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                        ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                             ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 14    ; Signed Integer                                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                        ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                              ;
; lpm_width               ; 14           ; Signed Integer                                                                                                                                              ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                              ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_o441  ; Untyped                                                                                                                                                     ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 14    ; Signed Integer                                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                         ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                               ;
; lpm_width               ; 14           ; Signed Integer                                                                                                                                               ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                               ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_o441  ; Untyped                                                                                                                                                      ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                    ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 14    ; Signed Integer                                                                                          ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 14    ; Signed Integer                                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                            ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                       ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                             ;
; lpm_width               ; 14           ; Signed Integer                                                                                                                                             ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                             ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                             ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                    ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                    ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_o441  ; Untyped                                                                                                                                                    ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 14    ; Signed Integer                                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                        ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                              ;
; lpm_width               ; 14           ; Signed Integer                                                                                                                                              ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                              ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_o441  ; Untyped                                                                                                                                                     ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:AudioController1|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+----------------------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                                           ;
+-------------------------------+-------------------------------+----------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                                        ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                                        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                                        ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                                        ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                                        ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                                        ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                                        ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                                        ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                                        ;
; LOCK_HIGH                     ; 1                             ; Untyped                                                        ;
; LOCK_LOW                      ; 1                             ; Untyped                                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                                        ;
; SKIP_VCO                      ; OFF                           ; Untyped                                                        ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                                        ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                                        ;
; BANDWIDTH                     ; 0                             ; Untyped                                                        ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                                        ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                                        ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                                        ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                                 ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                                 ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                                        ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                                        ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                                        ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                                        ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                                        ;
; VCO_MIN                       ; 0                             ; Untyped                                                        ;
; VCO_MAX                       ; 0                             ; Untyped                                                        ;
; VCO_CENTER                    ; 0                             ; Untyped                                                        ;
; PFD_MIN                       ; 0                             ; Untyped                                                        ;
; PFD_MAX                       ; 0                             ; Untyped                                                        ;
; M_INITIAL                     ; 0                             ; Untyped                                                        ;
; M                             ; 0                             ; Untyped                                                        ;
; N                             ; 1                             ; Untyped                                                        ;
; M2                            ; 1                             ; Untyped                                                        ;
; N2                            ; 1                             ; Untyped                                                        ;
; SS                            ; 1                             ; Untyped                                                        ;
; C0_HIGH                       ; 0                             ; Untyped                                                        ;
; C1_HIGH                       ; 0                             ; Untyped                                                        ;
; C2_HIGH                       ; 0                             ; Untyped                                                        ;
; C3_HIGH                       ; 0                             ; Untyped                                                        ;
; C4_HIGH                       ; 0                             ; Untyped                                                        ;
; C5_HIGH                       ; 0                             ; Untyped                                                        ;
; C6_HIGH                       ; 0                             ; Untyped                                                        ;
; C7_HIGH                       ; 0                             ; Untyped                                                        ;
; C8_HIGH                       ; 0                             ; Untyped                                                        ;
; C9_HIGH                       ; 0                             ; Untyped                                                        ;
; C0_LOW                        ; 0                             ; Untyped                                                        ;
; C1_LOW                        ; 0                             ; Untyped                                                        ;
; C2_LOW                        ; 0                             ; Untyped                                                        ;
; C3_LOW                        ; 0                             ; Untyped                                                        ;
; C4_LOW                        ; 0                             ; Untyped                                                        ;
; C5_LOW                        ; 0                             ; Untyped                                                        ;
; C6_LOW                        ; 0                             ; Untyped                                                        ;
; C7_LOW                        ; 0                             ; Untyped                                                        ;
; C8_LOW                        ; 0                             ; Untyped                                                        ;
; C9_LOW                        ; 0                             ; Untyped                                                        ;
; C0_INITIAL                    ; 0                             ; Untyped                                                        ;
; C1_INITIAL                    ; 0                             ; Untyped                                                        ;
; C2_INITIAL                    ; 0                             ; Untyped                                                        ;
; C3_INITIAL                    ; 0                             ; Untyped                                                        ;
; C4_INITIAL                    ; 0                             ; Untyped                                                        ;
; C5_INITIAL                    ; 0                             ; Untyped                                                        ;
; C6_INITIAL                    ; 0                             ; Untyped                                                        ;
; C7_INITIAL                    ; 0                             ; Untyped                                                        ;
; C8_INITIAL                    ; 0                             ; Untyped                                                        ;
; C9_INITIAL                    ; 0                             ; Untyped                                                        ;
; C0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C2_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C3_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C4_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C5_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C6_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C7_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C8_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C9_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C0_PH                         ; 0                             ; Untyped                                                        ;
; C1_PH                         ; 0                             ; Untyped                                                        ;
; C2_PH                         ; 0                             ; Untyped                                                        ;
; C3_PH                         ; 0                             ; Untyped                                                        ;
; C4_PH                         ; 0                             ; Untyped                                                        ;
; C5_PH                         ; 0                             ; Untyped                                                        ;
; C6_PH                         ; 0                             ; Untyped                                                        ;
; C7_PH                         ; 0                             ; Untyped                                                        ;
; C8_PH                         ; 0                             ; Untyped                                                        ;
; C9_PH                         ; 0                             ; Untyped                                                        ;
; L0_HIGH                       ; 1                             ; Untyped                                                        ;
; L1_HIGH                       ; 1                             ; Untyped                                                        ;
; G0_HIGH                       ; 1                             ; Untyped                                                        ;
; G1_HIGH                       ; 1                             ; Untyped                                                        ;
; G2_HIGH                       ; 1                             ; Untyped                                                        ;
; G3_HIGH                       ; 1                             ; Untyped                                                        ;
; E0_HIGH                       ; 1                             ; Untyped                                                        ;
; E1_HIGH                       ; 1                             ; Untyped                                                        ;
; E2_HIGH                       ; 1                             ; Untyped                                                        ;
; E3_HIGH                       ; 1                             ; Untyped                                                        ;
; L0_LOW                        ; 1                             ; Untyped                                                        ;
; L1_LOW                        ; 1                             ; Untyped                                                        ;
; G0_LOW                        ; 1                             ; Untyped                                                        ;
; G1_LOW                        ; 1                             ; Untyped                                                        ;
; G2_LOW                        ; 1                             ; Untyped                                                        ;
; G3_LOW                        ; 1                             ; Untyped                                                        ;
; E0_LOW                        ; 1                             ; Untyped                                                        ;
; E1_LOW                        ; 1                             ; Untyped                                                        ;
; E2_LOW                        ; 1                             ; Untyped                                                        ;
; E3_LOW                        ; 1                             ; Untyped                                                        ;
; L0_INITIAL                    ; 1                             ; Untyped                                                        ;
; L1_INITIAL                    ; 1                             ; Untyped                                                        ;
; G0_INITIAL                    ; 1                             ; Untyped                                                        ;
; G1_INITIAL                    ; 1                             ; Untyped                                                        ;
; G2_INITIAL                    ; 1                             ; Untyped                                                        ;
; G3_INITIAL                    ; 1                             ; Untyped                                                        ;
; E0_INITIAL                    ; 1                             ; Untyped                                                        ;
; E1_INITIAL                    ; 1                             ; Untyped                                                        ;
; E2_INITIAL                    ; 1                             ; Untyped                                                        ;
; E3_INITIAL                    ; 1                             ; Untyped                                                        ;
; L0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; L1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G2_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G3_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E2_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E3_MODE                       ; BYPASS                        ; Untyped                                                        ;
; L0_PH                         ; 0                             ; Untyped                                                        ;
; L1_PH                         ; 0                             ; Untyped                                                        ;
; G0_PH                         ; 0                             ; Untyped                                                        ;
; G1_PH                         ; 0                             ; Untyped                                                        ;
; G2_PH                         ; 0                             ; Untyped                                                        ;
; G3_PH                         ; 0                             ; Untyped                                                        ;
; E0_PH                         ; 0                             ; Untyped                                                        ;
; E1_PH                         ; 0                             ; Untyped                                                        ;
; E2_PH                         ; 0                             ; Untyped                                                        ;
; E3_PH                         ; 0                             ; Untyped                                                        ;
; M_PH                          ; 0                             ; Untyped                                                        ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                                        ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                                        ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                                        ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                                        ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                                        ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                                        ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                                        ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                                        ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                                        ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                                        ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                                        ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                                        ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                                        ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                                        ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                                        ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                                        ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                                        ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                                        ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                                        ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                                        ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                                        ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                                        ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; CBXI_PARAMETER                ; NOTHING                       ; Untyped                                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                                        ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                                        ;
; DEVICE_FAMILY                 ; Cyclone IV E                  ; Untyped                                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                                        ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                                 ;
+-------------------------------+-------------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                          ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                        ;
; Entity Instance            ; Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 14                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 14                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 14                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 14                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                      ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Name                          ; Value                                                                             ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                 ;
; Entity Instance               ; Audio_Controller:AudioController1|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                            ;
;     -- PLL_TYPE               ; AUTO                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                 ;
+-------------------------------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:AudioController1|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+----------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                  ;
+--------+--------+----------+----------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                   ;
; locked ; Output ; Info     ; Explicitly unconnected                                   ;
+--------+--------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"                              ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"                         ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:AudioController1"                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset                  ; Input  ; Info     ; Stuck at GND                                                                        ;
; clear_audio_in_memory  ; Input  ; Info     ; Stuck at GND                                                                        ;
; clear_audio_out_memory ; Input  ; Info     ; Stuck at GND                                                                        ;
; left_channel_audio_in  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_audio_in ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 50                          ;
; cycloneiii_ff         ; 150                         ;
;     ENA               ; 69                          ;
;     ENA SCLR          ; 9                           ;
;     SCLR              ; 19                          ;
;     SLD               ; 1                           ;
;     plain             ; 52                          ;
; cycloneiii_io_obuf    ; 4                           ;
; cycloneiii_lcell_comb ; 732                         ;
;     arith             ; 84                          ;
;         2 data inputs ; 58                          ;
;         3 data inputs ; 26                          ;
;     normal            ; 648                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 73                          ;
;         4 data inputs ; 554                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 28                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 3.68                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Wed May  3 14:20:32 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_Audio_Example -c DE2_Audio_Example
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file avconf/avconf.v
    Info (12023): Found entity 1: avconf File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/avconf/avconf.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file avconf/I2C_Controller.v
    Info (12023): Found entity 1: I2C_Controller File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/avconf/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file Audio_Controller/Altera_UP_Audio_Bit_Counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_Bit_Counter.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file Audio_Controller/Altera_UP_Audio_In_Deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Audio_Controller/Altera_UP_Audio_Out_Serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_Out_Serializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Audio_Controller/Altera_UP_Clock_Edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/Audio_Controller/Altera_UP_Clock_Edge.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file Audio_Controller/Altera_UP_SYNC_FIFO.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file Audio_Controller/Audio_Clock.v
    Info (12023): Found entity 1: Audio_Clock File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/Audio_Controller/Audio_Clock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file Audio_Controller/Audio_Controller.v
    Info (12023): Found entity 1: Audio_Controller File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/Audio_Controller/Audio_Controller.v Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file DE2_Audio_Example.vhd
    Info (12022): Found design unit 1: DE2_Audio_Example-behaviour File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/DE2_Audio_Example.vhd Line: 22
    Info (12023): Found entity 1: DE2_Audio_Example File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/DE2_Audio_Example.vhd Line: 5
Info (12127): Elaborating entity "DE2_Audio_Example" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at DE2_Audio_Example.vhd(16): used implicit default value for signal "I2C_SCLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/DE2_Audio_Example.vhd Line: 16
Warning (10036): Verilog HDL or VHDL warning at DE2_Audio_Example.vhd(46): object "left_channel_audio_in" assigned a value but never read File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/DE2_Audio_Example.vhd Line: 46
Warning (10036): Verilog HDL or VHDL warning at DE2_Audio_Example.vhd(47): object "right_channel_audio_in" assigned a value but never read File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/DE2_Audio_Example.vhd Line: 47
Warning (10492): VHDL Process Statement warning at DE2_Audio_Example.vhd(75): signal "acc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/DE2_Audio_Example.vhd Line: 75
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "Audio_Controller:AudioController1" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/DE2_Audio_Example.vhd Line: 589
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "Audio_Controller:AudioController1|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/Audio_Controller/Audio_Controller.v Line: 182
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/Audio_Controller/Audio_Controller.v Line: 237
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 159
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 181
Info (12128): Elaborating entity "scfifo" for hierarchy "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12130): Elaborated megafunction instantiation "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12133): Instantiated megafunction "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_o441.tdf
    Info (12023): Found entity 1: scfifo_o441 File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/scfifo_o441.tdf Line: 25
Info (12128): Elaborating entity "scfifo_o441" for hierarchy "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated" File: /opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bs31.tdf
    Info (12023): Found entity 1: a_dpfifo_bs31 File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/a_dpfifo_bs31.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_bs31" for hierarchy "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/scfifo_o441.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8tb1.tdf
    Info (12023): Found entity 1: altsyncram_8tb1 File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/altsyncram_8tb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8tb1" for hierarchy "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/a_dpfifo_bs31.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf
    Info (12023): Found entity 1: cmpr_ks8 File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/cmpr_ks8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:almost_full_comparer" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/a_dpfifo_bs31.tdf Line: 55
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:three_comparison" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/a_dpfifo_bs31.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf
    Info (12023): Found entity 1: cntr_v9b File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/cntr_v9b.tdf Line: 26
Info (12128): Elaborating entity "cntr_v9b" for hierarchy "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/a_dpfifo_bs31.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf
    Info (12023): Found entity 1: cntr_ca7 File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/cntr_ca7.tdf Line: 26
Info (12128): Elaborating entity "cntr_ca7" for hierarchy "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/a_dpfifo_bs31.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf
    Info (12023): Found entity 1: cntr_0ab File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/cntr_0ab.tdf Line: 26
Info (12128): Elaborating entity "cntr_0ab" for hierarchy "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/a_dpfifo_bs31.tdf Line: 59
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "Audio_Controller:AudioController1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/Audio_Controller/Audio_Controller.v Line: 265
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "Audio_Controller:AudioController1|Audio_Clock:Audio_Clock" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/Audio_Controller/Audio_Controller.v Line: 277
Info (12128): Elaborating entity "altpll" for hierarchy "Audio_Controller:AudioController1|Audio_Clock:Audio_Clock|altpll:altpll_component" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/Audio_Controller/Audio_Clock.v Line: 94
Info (12130): Elaborated megafunction instantiation "Audio_Controller:AudioController1|Audio_Clock:Audio_Clock|altpll:altpll_component" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/Audio_Controller/Audio_Clock.v Line: 94
Info (12133): Instantiated megafunction "Audio_Controller:AudioController1|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter: File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/Audio_Controller/Audio_Clock.v Line: 94
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|q_b[0]" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/altsyncram_8tb1.tdf Line: 38
        Warning (14320): Synthesized away node "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|q_b[1]" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/altsyncram_8tb1.tdf Line: 68
        Warning (14320): Synthesized away node "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|q_b[2]" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/altsyncram_8tb1.tdf Line: 98
        Warning (14320): Synthesized away node "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|q_b[3]" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/altsyncram_8tb1.tdf Line: 128
        Warning (14320): Synthesized away node "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|q_b[4]" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/altsyncram_8tb1.tdf Line: 158
        Warning (14320): Synthesized away node "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|q_b[5]" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/altsyncram_8tb1.tdf Line: 188
        Warning (14320): Synthesized away node "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|q_b[6]" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/altsyncram_8tb1.tdf Line: 218
        Warning (14320): Synthesized away node "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|q_b[7]" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/altsyncram_8tb1.tdf Line: 248
        Warning (14320): Synthesized away node "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|q_b[8]" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/altsyncram_8tb1.tdf Line: 278
        Warning (14320): Synthesized away node "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|q_b[9]" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/altsyncram_8tb1.tdf Line: 308
        Warning (14320): Synthesized away node "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|q_b[10]" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/altsyncram_8tb1.tdf Line: 338
        Warning (14320): Synthesized away node "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|q_b[11]" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/altsyncram_8tb1.tdf Line: 368
        Warning (14320): Synthesized away node "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|q_b[12]" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/altsyncram_8tb1.tdf Line: 398
        Warning (14320): Synthesized away node "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|q_b[13]" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/altsyncram_8tb1.tdf Line: 428
        Warning (14320): Synthesized away node "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|q_b[0]" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/altsyncram_8tb1.tdf Line: 38
        Warning (14320): Synthesized away node "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|q_b[1]" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/altsyncram_8tb1.tdf Line: 68
        Warning (14320): Synthesized away node "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|q_b[2]" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/altsyncram_8tb1.tdf Line: 98
        Warning (14320): Synthesized away node "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|q_b[3]" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/altsyncram_8tb1.tdf Line: 128
        Warning (14320): Synthesized away node "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|q_b[4]" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/altsyncram_8tb1.tdf Line: 158
        Warning (14320): Synthesized away node "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|q_b[5]" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/altsyncram_8tb1.tdf Line: 188
        Warning (14320): Synthesized away node "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|q_b[6]" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/altsyncram_8tb1.tdf Line: 218
        Warning (14320): Synthesized away node "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|q_b[7]" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/altsyncram_8tb1.tdf Line: 248
        Warning (14320): Synthesized away node "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|q_b[8]" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/altsyncram_8tb1.tdf Line: 278
        Warning (14320): Synthesized away node "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|q_b[9]" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/altsyncram_8tb1.tdf Line: 308
        Warning (14320): Synthesized away node "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|q_b[10]" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/altsyncram_8tb1.tdf Line: 338
        Warning (14320): Synthesized away node "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|q_b[11]" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/altsyncram_8tb1.tdf Line: 368
        Warning (14320): Synthesized away node "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|q_b[12]" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/altsyncram_8tb1.tdf Line: 398
        Warning (14320): Synthesized away node "Audio_Controller:AudioController1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_8tb1:FIFOram|q_b[13]" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/db/altsyncram_8tb1.tdf Line: 428
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/DE2_Audio_Example.vhd Line: 13
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/DE2_Audio_Example.vhd Line: 16
Info (286030): Timing-Driven Synthesis is running
Info (17049): 62 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_27" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/DE2_Audio_Example.vhd Line: 7
    Warning (15610): No output dependent on input pin "KEY[0]" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/DE2_Audio_Example.vhd Line: 8
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/DE2_Audio_Example.vhd Line: 8
    Warning (15610): No output dependent on input pin "KEY[2]" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/DE2_Audio_Example.vhd Line: 8
    Warning (15610): No output dependent on input pin "KEY[3]" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/DE2_Audio_Example.vhd Line: 8
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: /home/cat/Downloads/fpga-theremin-48cf390e290976cf176d229f85d90c8bf0599b0f/Geluid-VHDL/DE2_Audio_Example.vhd Line: 9
Info (21057): Implemented 839 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 21 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 760 logic cells
    Info (21064): Implemented 28 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings
    Info: Peak virtual memory: 1320 megabytes
    Info: Processing ended: Wed May  3 14:20:55 2017
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:44


