{"James R. Larus": [0, ["Programming the cloud", ["James R. Larus"], "https://doi.org/10.1109/HPCA.2011.5749711", 0, "hpca", 2011]], "Krishna K. Rangan": [0, ["Achieving uniform performance and maximizing throughput in the presence of heterogeneity", ["Krishna K. Rangan", "Michael D. Powell", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2011.5749712", 12, "hpca", 2011]], "Michael D. Powell": [0, ["Achieving uniform performance and maximizing throughput in the presence of heterogeneity", ["Krishna K. Rangan", "Michael D. Powell", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2011.5749712", 12, "hpca", 2011]], "Gu-Yeon Wei": [0, ["Achieving uniform performance and maximizing throughput in the presence of heterogeneity", ["Krishna K. Rangan", "Michael D. Powell", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2011.5749712", 12, "hpca", 2011]], "David M. Brooks": [0, ["Achieving uniform performance and maximizing throughput in the presence of heterogeneity", ["Krishna K. Rangan", "Michael D. Powell", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/HPCA.2011.5749712", 12, "hpca", 2011]], "Rakesh Ranjan": [0, ["Fg-STP: Fine-Grain Single Thread Partitioning on Multicores", ["Rakesh Ranjan", "Fernando Latorre", "Pedro Marcuello", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2011.5749713", 10, "hpca", 2011]], "Fernando Latorre": [0, ["Fg-STP: Fine-Grain Single Thread Partitioning on Multicores", ["Rakesh Ranjan", "Fernando Latorre", "Pedro Marcuello", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2011.5749713", 10, "hpca", 2011]], "Pedro Marcuello": [0, ["Fg-STP: Fine-Grain Single Thread Partitioning on Multicores", ["Rakesh Ranjan", "Fernando Latorre", "Pedro Marcuello", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2011.5749713", 10, "hpca", 2011]], "Antonio Gonzalez": [0, ["Fg-STP: Fine-Grain Single Thread Partitioning on Multicores", ["Rakesh Ranjan", "Fernando Latorre", "Pedro Marcuello", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2011.5749713", 10, "hpca", 2011], ["Hardware/software-based diagnosis of load-store queues using expandable activity logs", ["Javier Carretero", "Xavier Vera", "Jaume Abella", "Tanausu Ramirez", "Matteo Monchiero", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2011.5749740", 11, "hpca", 2011]], "Wilson W. L. Fung": [0, ["Thread block compaction for efficient SIMT control flow", ["Wilson W. L. Fung", "Tor M. Aamodt"], "https://doi.org/10.1109/HPCA.2011.5749714", 12, "hpca", 2011]], "Tor M. Aamodt": [0, ["Thread block compaction for efficient SIMT control flow", ["Wilson W. L. Fung", "Tor M. Aamodt"], "https://doi.org/10.1109/HPCA.2011.5749714", 12, "hpca", 2011]], "Hamid Reza Ghasemi": [0, ["Low-voltage on-chip cache architecture using heterogeneous cell sizes for high-performance processors", ["Hamid Reza Ghasemi", "Stark C. Draper", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2011.5749715", 12, "hpca", 2011]], "Stark C. Draper": [0, ["Low-voltage on-chip cache architecture using heterogeneous cell sizes for high-performance processors", ["Hamid Reza Ghasemi", "Stark C. Draper", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2011.5749715", 12, "hpca", 2011]], "Nam Sung Kim": [0.9872660338878632, ["Low-voltage on-chip cache architecture using heterogeneous cell sizes for high-performance processors", ["Hamid Reza Ghasemi", "Stark C. Draper", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2011.5749715", 12, "hpca", 2011]], "Clinton Wills Smullen IV": [0, ["Relaxing non-volatility for fast and energy-efficient STT-RAM caches", ["Clinton Wills Smullen IV", "Vidyabhushan Mohan", "Anurag Nigam", "Sudhanva Gurumurthi", "Mircea R. Stan"], "https://doi.org/10.1109/HPCA.2011.5749716", 12, "hpca", 2011]], "Vidyabhushan Mohan": [0, ["Relaxing non-volatility for fast and energy-efficient STT-RAM caches", ["Clinton Wills Smullen IV", "Vidyabhushan Mohan", "Anurag Nigam", "Sudhanva Gurumurthi", "Mircea R. Stan"], "https://doi.org/10.1109/HPCA.2011.5749716", 12, "hpca", 2011]], "Anurag Nigam": [0, ["Relaxing non-volatility for fast and energy-efficient STT-RAM caches", ["Clinton Wills Smullen IV", "Vidyabhushan Mohan", "Anurag Nigam", "Sudhanva Gurumurthi", "Mircea R. Stan"], "https://doi.org/10.1109/HPCA.2011.5749716", 12, "hpca", 2011]], "Sudhanva Gurumurthi": [0, ["Relaxing non-volatility for fast and energy-efficient STT-RAM caches", ["Clinton Wills Smullen IV", "Vidyabhushan Mohan", "Anurag Nigam", "Sudhanva Gurumurthi", "Mircea R. Stan"], "https://doi.org/10.1109/HPCA.2011.5749716", 12, "hpca", 2011]], "Mircea R. Stan": [0, ["Relaxing non-volatility for fast and energy-efficient STT-RAM caches", ["Clinton Wills Smullen IV", "Vidyabhushan Mohan", "Anurag Nigam", "Sudhanva Gurumurthi", "Mircea R. Stan"], "https://doi.org/10.1109/HPCA.2011.5749716", 12, "hpca", 2011]], "Abhishek Bhattacharjee": [0, ["Shared last-level TLBs for chip multiprocessors", ["Abhishek Bhattacharjee", "Daniel Lustig", "Margaret Martonosi"], "https://doi.org/10.1109/HPCA.2011.5749717", 2, "hpca", 2011]], "Daniel Lustig": [0, ["Shared last-level TLBs for chip multiprocessors", ["Abhishek Bhattacharjee", "Daniel Lustig", "Margaret Martonosi"], "https://doi.org/10.1109/HPCA.2011.5749717", 2, "hpca", 2011]], "Margaret Martonosi": [0, ["Shared last-level TLBs for chip multiprocessors", ["Abhishek Bhattacharjee", "Daniel Lustig", "Margaret Martonosi"], "https://doi.org/10.1109/HPCA.2011.5749717", 2, "hpca", 2011]], "Geoffrey Blake": [0, ["Bloom Filter Guided Transaction Scheduling", ["Geoffrey Blake", "Ronald G. Dreslinski", "Trevor N. Mudge"], "https://doi.org/10.1109/HPCA.2011.5749718", 12, "hpca", 2011]], "Ronald G. Dreslinski": [0, ["Bloom Filter Guided Transaction Scheduling", ["Geoffrey Blake", "Ronald G. Dreslinski", "Trevor N. Mudge"], "https://doi.org/10.1109/HPCA.2011.5749718", 12, "hpca", 2011]], "Trevor N. Mudge": [0, ["Bloom Filter Guided Transaction Scheduling", ["Geoffrey Blake", "Ronald G. Dreslinski", "Trevor N. Mudge"], "https://doi.org/10.1109/HPCA.2011.5749718", 12, "hpca", 2011]], "Mojtaba Mehrara": [0, ["Dynamic parallelization of JavaScript applications using an ultra-lightweight speculation mechanism", ["Mojtaba Mehrara", "Po-Chun Hsu", "Mehrzad Samadi", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2011.5749719", 12, "hpca", 2011]], "Po-Chun Hsu": [0, ["Dynamic parallelization of JavaScript applications using an ultra-lightweight speculation mechanism", ["Mojtaba Mehrara", "Po-Chun Hsu", "Mehrzad Samadi", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2011.5749719", 12, "hpca", 2011]], "Mehrzad Samadi": [0, ["Dynamic parallelization of JavaScript applications using an ultra-lightweight speculation mechanism", ["Mojtaba Mehrara", "Po-Chun Hsu", "Mehrzad Samadi", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2011.5749719", 12, "hpca", 2011]], "Scott A. Mahlke": [0, ["Dynamic parallelization of JavaScript applications using an ultra-lightweight speculation mechanism", ["Mojtaba Mehrara", "Po-Chun Hsu", "Mehrzad Samadi", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2011.5749719", 12, "hpca", 2011], ["Archipelago: A polymorphic cache design for enabling robust near-threshold operation", ["Amin Ansari", "Shuguang Feng", "Shantanu Gupta", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2011.5749758", 12, "hpca", 2011]], "Sanghoon Lee": [0.9936018139123917, ["HAQu: Hardware-accelerated queueing for fine-grained threading on a chip multiprocessor", ["Sanghoon Lee", "Devesh Tiwari", "Yan Solihin", "James Tuck"], "https://doi.org/10.1109/HPCA.2011.5749720", 12, "hpca", 2011]], "Devesh Tiwari": [0, ["HAQu: Hardware-accelerated queueing for fine-grained threading on a chip multiprocessor", ["Sanghoon Lee", "Devesh Tiwari", "Yan Solihin", "James Tuck"], "https://doi.org/10.1109/HPCA.2011.5749720", 12, "hpca", 2011]], "Yan Solihin": [0, ["HAQu: Hardware-accelerated queueing for fine-grained threading on a chip multiprocessor", ["Sanghoon Lee", "Devesh Tiwari", "Yan Solihin", "James Tuck"], "https://doi.org/10.1109/HPCA.2011.5749720", 12, "hpca", 2011], ["Architectural framework for supporting operating system survivability", ["Xiaowei Jiang", "Yan Solihin"], "https://doi.org/10.1109/HPCA.2011.5749751", 10, "hpca", 2011]], "James Tuck": [0, ["HAQu: Hardware-accelerated queueing for fine-grained threading on a chip multiprocessor", ["Sanghoon Lee", "Devesh Tiwari", "Yan Solihin", "James Tuck"], "https://doi.org/10.1109/HPCA.2011.5749720", 12, "hpca", 2011]], "Junli Gu": [0.14284714311361313, ["MOPED: Orchestrating interprocess message data on CMPs", ["Junli Gu", "Steven S. Lumetta", "Rakesh Kumar", "Yihe Sun"], "https://doi.org/10.1109/HPCA.2011.5749721", 10, "hpca", 2011]], "Steven S. Lumetta": [0, ["MOPED: Orchestrating interprocess message data on CMPs", ["Junli Gu", "Steven S. Lumetta", "Rakesh Kumar", "Yihe Sun"], "https://doi.org/10.1109/HPCA.2011.5749721", 10, "hpca", 2011]], "Rakesh Kumar": [0, ["MOPED: Orchestrating interprocess message data on CMPs", ["Junli Gu", "Steven S. Lumetta", "Rakesh Kumar", "Yihe Sun"], "https://doi.org/10.1109/HPCA.2011.5749721", 10, "hpca", 2011]], "Yihe Sun": [0.002803692303132266, ["MOPED: Orchestrating interprocess message data on CMPs", ["Junli Gu", "Steven S. Lumetta", "Rakesh Kumar", "Yihe Sun"], "https://doi.org/10.1109/HPCA.2011.5749721", 10, "hpca", 2011]], "Christopher Nitta": [0, ["Addressing system-level trimming issues in on-chip nanophotonic networks", ["Christopher Nitta", "Matthew K. Farrens", "Venkatesh Akella"], "https://doi.org/10.1109/HPCA.2011.5749722", 10, "hpca", 2011]], "Matthew K. Farrens": [0, ["Addressing system-level trimming issues in on-chip nanophotonic networks", ["Christopher Nitta", "Matthew K. Farrens", "Venkatesh Akella"], "https://doi.org/10.1109/HPCA.2011.5749722", 10, "hpca", 2011]], "Venkatesh Akella": [0, ["Addressing system-level trimming issues in on-chip nanophotonic networks", ["Christopher Nitta", "Matthew K. Farrens", "Venkatesh Akella"], "https://doi.org/10.1109/HPCA.2011.5749722", 10, "hpca", 2011]], "Dana Vantrease": [0, ["Atomic Coherence: Leveraging nanophotonics to build race-free cache coherence protocols", ["Dana Vantrease", "Mikko H. Lipasti", "Nathan L. Binkert"], "https://doi.org/10.1109/HPCA.2011.5749723", 12, "hpca", 2011]], "Mikko H. Lipasti": [0, ["Atomic Coherence: Leveraging nanophotonics to build race-free cache coherence protocols", ["Dana Vantrease", "Mikko H. Lipasti", "Nathan L. Binkert"], "https://doi.org/10.1109/HPCA.2011.5749723", 12, "hpca", 2011]], "Nathan L. Binkert": [0, ["Atomic Coherence: Leveraging nanophotonics to build race-free cache coherence protocols", ["Dana Vantrease", "Mikko H. Lipasti", "Nathan L. Binkert"], "https://doi.org/10.1109/HPCA.2011.5749723", 12, "hpca", 2011]], "Chris Fallin": [0, ["CHIPPER: A low-complexity bufferless deflection router", ["Chris Fallin", "Chris Craik", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2011.5749724", 12, "hpca", 2011]], "Chris Craik": [0, ["CHIPPER: A low-complexity bufferless deflection router", ["Chris Fallin", "Chris Craik", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2011.5749724", 12, "hpca", 2011]], "Onur Mutlu": [0, ["CHIPPER: A low-complexity bufferless deflection router", ["Chris Fallin", "Chris Craik", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2011.5749724", 12, "hpca", 2011]], "Jian Li": [0, ["Power shifting in Thrifty Interconnection Network", ["Jian Li", "Wei Huang", "Charles Lefurgy", "Lixin Zhang", "Wolfgang E. Denzel", "Richard R. Treumann", "Kun Wang"], "https://doi.org/10.1109/HPCA.2011.5749725", 12, "hpca", 2011]], "Wei Huang": [0, ["Power shifting in Thrifty Interconnection Network", ["Jian Li", "Wei Huang", "Charles Lefurgy", "Lixin Zhang", "Wolfgang E. Denzel", "Richard R. Treumann", "Kun Wang"], "https://doi.org/10.1109/HPCA.2011.5749725", 12, "hpca", 2011]], "Charles Lefurgy": [0, ["Power shifting in Thrifty Interconnection Network", ["Jian Li", "Wei Huang", "Charles Lefurgy", "Lixin Zhang", "Wolfgang E. Denzel", "Richard R. Treumann", "Kun Wang"], "https://doi.org/10.1109/HPCA.2011.5749725", 12, "hpca", 2011]], "Lixin Zhang": [0, ["Power shifting in Thrifty Interconnection Network", ["Jian Li", "Wei Huang", "Charles Lefurgy", "Lixin Zhang", "Wolfgang E. Denzel", "Richard R. Treumann", "Kun Wang"], "https://doi.org/10.1109/HPCA.2011.5749725", 12, "hpca", 2011], ["Efficient data streaming with on-chip accelerators: Opportunities and challenges", ["Rui Hou", "Lixin Zhang", "Michael C. Huang", "Kun Wang", "Hubertus Franke", "Yi Ge", "Xiaotao Chang"], "https://doi.org/10.1109/HPCA.2011.5749739", 9, "hpca", 2011]], "Wolfgang E. Denzel": [0, ["Power shifting in Thrifty Interconnection Network", ["Jian Li", "Wei Huang", "Charles Lefurgy", "Lixin Zhang", "Wolfgang E. Denzel", "Richard R. Treumann", "Kun Wang"], "https://doi.org/10.1109/HPCA.2011.5749725", 12, "hpca", 2011]], "Richard R. Treumann": [0, ["Power shifting in Thrifty Interconnection Network", ["Jian Li", "Wei Huang", "Charles Lefurgy", "Lixin Zhang", "Wolfgang E. Denzel", "Richard R. Treumann", "Kun Wang"], "https://doi.org/10.1109/HPCA.2011.5749725", 12, "hpca", 2011]], "Kun Wang": [0.008101340616121888, ["Power shifting in Thrifty Interconnection Network", ["Jian Li", "Wei Huang", "Charles Lefurgy", "Lixin Zhang", "Wolfgang E. Denzel", "Richard R. Treumann", "Kun Wang"], "https://doi.org/10.1109/HPCA.2011.5749725", 12, "hpca", 2011], ["Efficient data streaming with on-chip accelerators: Opportunities and challenges", ["Rui Hou", "Lixin Zhang", "Michael C. Huang", "Kun Wang", "Hubertus Franke", "Yi Ge", "Xiaotao Chang"], "https://doi.org/10.1109/HPCA.2011.5749739", 9, "hpca", 2011]], "Michael Ferdman": [0, ["Cuckoo directory: A scalable directory for many-core systems", ["Michael Ferdman", "Pejman Lotfi-Kamran", "Ken Balet", "Babak Falsafi"], "https://doi.org/10.1109/HPCA.2011.5749726", 12, "hpca", 2011]], "Pejman Lotfi-Kamran": [0, ["Cuckoo directory: A scalable directory for many-core systems", ["Michael Ferdman", "Pejman Lotfi-Kamran", "Ken Balet", "Babak Falsafi"], "https://doi.org/10.1109/HPCA.2011.5749726", 12, "hpca", 2011]], "Ken Balet": [0, ["Cuckoo directory: A scalable directory for many-core systems", ["Michael Ferdman", "Pejman Lotfi-Kamran", "Ken Balet", "Babak Falsafi"], "https://doi.org/10.1109/HPCA.2011.5749726", 12, "hpca", 2011]], "Babak Falsafi": [0, ["Cuckoo directory: A scalable directory for many-core systems", ["Michael Ferdman", "Pejman Lotfi-Kamran", "Ken Balet", "Babak Falsafi"], "https://doi.org/10.1109/HPCA.2011.5749726", 12, "hpca", 2011]], "Hung-Wei Tseng": [0, ["Data-triggered threads: Eliminating redundant computation", ["Hung-Wei Tseng", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2011.5749727", 12, "hpca", 2011]], "Dean M. Tullsen": [0, ["Data-triggered threads: Eliminating redundant computation", ["Hung-Wei Tseng", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2011.5749727", 12, "hpca", 2011], ["Fast thread migration via cache working set prediction", ["Jeffery A. Brown", "Leo Porter", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2011.5749728", 12, "hpca", 2011]], "Jeffery A. Brown": [0, ["Fast thread migration via cache working set prediction", ["Jeffery A. Brown", "Leo Porter", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2011.5749728", 12, "hpca", 2011]], "Leo Porter": [0, ["Fast thread migration via cache working set prediction", ["Jeffery A. Brown", "Leo Porter", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2011.5749728", 12, "hpca", 2011]], "Chao Li": [0, ["SolarCore: Solar energy driven multi-core architecture power management", ["Chao Li", "Wangyuan Zhang", "Chang-Burm Cho", "Tao Li"], "https://doi.org/10.1109/HPCA.2011.5749729", 12, "hpca", 2011]], "Wangyuan Zhang": [0, ["SolarCore: Solar energy driven multi-core architecture power management", ["Chao Li", "Wangyuan Zhang", "Chang-Burm Cho", "Tao Li"], "https://doi.org/10.1109/HPCA.2011.5749729", 12, "hpca", 2011], ["Mercury: A fast and energy-efficient multi-level cell based Phase Change Memory system", ["Madhura Joshi", "Wangyuan Zhang", "Tao Li"], "https://doi.org/10.1109/HPCA.2011.5749742", 12, "hpca", 2011]], "Chang-Burm Cho": [1.9530659756128443e-05, ["SolarCore: Solar energy driven multi-core architecture power management", ["Chao Li", "Wangyuan Zhang", "Chang-Burm Cho", "Tao Li"], "https://doi.org/10.1109/HPCA.2011.5749729", 12, "hpca", 2011]], "Tao Li": [0, ["SolarCore: Solar energy driven multi-core architecture power management", ["Chao Li", "Wangyuan Zhang", "Chang-Burm Cho", "Tao Li"], "https://doi.org/10.1109/HPCA.2011.5749729", 12, "hpca", 2011], ["Mercury: A fast and energy-efficient multi-level cell based Phase Change Memory system", ["Madhura Joshi", "Wangyuan Zhang", "Tao Li"], "https://doi.org/10.1109/HPCA.2011.5749742", 12, "hpca", 2011]], "Kathryn S. McKinley": [0, ["How's the parallel computing revolution going?", ["Kathryn S. McKinley"], "https://doi.org/10.1109/HPCA.2011.5749730", 0, "hpca", 2011]], "Hyunjin Lee": [0.980937585234642, ["CloudCache: Expanding and shrinking private caches", ["Hyunjin Lee", "Sangyeun Cho", "Bruce R. Childers"], "https://doi.org/10.1109/HPCA.2011.5749731", 12, "hpca", 2011]], "Sangyeun Cho": [0.9954122602939606, ["CloudCache: Expanding and shrinking private caches", ["Hyunjin Lee", "Sangyeun Cho", "Bruce R. Childers"], "https://doi.org/10.1109/HPCA.2011.5749731", 12, "hpca", 2011]], "Bruce R. Childers": [0, ["CloudCache: Expanding and shrinking private caches", ["Hyunjin Lee", "Sangyeun Cho", "Bruce R. Childers"], "https://doi.org/10.1109/HPCA.2011.5749731", 12, "hpca", 2011]], "Shekhar Srikantaiah": [0, ["MorphCache: A Reconfigurable Adaptive Multi-level Cache hierarchy", ["Shekhar Srikantaiah", "Emre Kultursay", "Tao Zhang", "Mahmut T. Kandemir", "Mary Jane Irwin", "Yuan Xie"], "https://doi.org/10.1109/HPCA.2011.5749732", 12, "hpca", 2011]], "Emre Kultursay": [0, ["MorphCache: A Reconfigurable Adaptive Multi-level Cache hierarchy", ["Shekhar Srikantaiah", "Emre Kultursay", "Tao Zhang", "Mahmut T. Kandemir", "Mary Jane Irwin", "Yuan Xie"], "https://doi.org/10.1109/HPCA.2011.5749732", 12, "hpca", 2011]], "Tao Zhang": [0, ["MorphCache: A Reconfigurable Adaptive Multi-level Cache hierarchy", ["Shekhar Srikantaiah", "Emre Kultursay", "Tao Zhang", "Mahmut T. Kandemir", "Mary Jane Irwin", "Yuan Xie"], "https://doi.org/10.1109/HPCA.2011.5749732", 12, "hpca", 2011]], "Mahmut T. Kandemir": [0, ["MorphCache: A Reconfigurable Adaptive Multi-level Cache hierarchy", ["Shekhar Srikantaiah", "Emre Kultursay", "Tao Zhang", "Mahmut T. Kandemir", "Mary Jane Irwin", "Yuan Xie"], "https://doi.org/10.1109/HPCA.2011.5749732", 12, "hpca", 2011]], "Mary Jane Irwin": [0, ["MorphCache: A Reconfigurable Adaptive Multi-level Cache hierarchy", ["Shekhar Srikantaiah", "Emre Kultursay", "Tao Zhang", "Mahmut T. Kandemir", "Mary Jane Irwin", "Yuan Xie"], "https://doi.org/10.1109/HPCA.2011.5749732", 12, "hpca", 2011]], "Yuan Xie": [0, ["MorphCache: A Reconfigurable Adaptive Multi-level Cache hierarchy", ["Shekhar Srikantaiah", "Emre Kultursay", "Tao Zhang", "Mahmut T. Kandemir", "Mary Jane Irwin", "Yuan Xie"], "https://doi.org/10.1109/HPCA.2011.5749732", 12, "hpca", 2011]], "R. Manikantan": [0, ["NUcache: An efficient multicore cache organization based on Next-Use distance", ["R. Manikantan", "Kaushik Rajan", "R. Govindarajan"], "https://doi.org/10.1109/HPCA.2011.5749733", 11, "hpca", 2011]], "Kaushik Rajan": [0, ["NUcache: An efficient multicore cache organization based on Next-Use distance", ["R. Manikantan", "Kaushik Rajan", "R. Govindarajan"], "https://doi.org/10.1109/HPCA.2011.5749733", 11, "hpca", 2011]], "R. Govindarajan": [0, ["NUcache: An efficient multicore cache organization based on Next-Use distance", ["R. Manikantan", "Kaushik Rajan", "R. Govindarajan"], "https://doi.org/10.1109/HPCA.2011.5749733", 11, "hpca", 2011]], "Guangdeng Liao": [0, ["A new server I/O architecture for high speed networks", ["Guangdeng Liao", "Xia Zhu", "Laxmi N. Bhuyan"], "https://doi.org/10.1109/HPCA.2011.5749734", 11, "hpca", 2011]], "Xia Zhu": [0, ["A new server I/O architecture for high speed networks", ["Guangdeng Liao", "Xia Zhu", "Laxmi N. Bhuyan"], "https://doi.org/10.1109/HPCA.2011.5749734", 11, "hpca", 2011]], "Laxmi N. Bhuyan": [0, ["A new server I/O architecture for high speed networks", ["Guangdeng Liao", "Xia Zhu", "Laxmi N. Bhuyan"], "https://doi.org/10.1109/HPCA.2011.5749734", 11, "hpca", 2011]], "Feng Chen": [0, ["Essential roles of exploiting internal parallelism of flash memory based solid state drives in high-speed data processing", ["Feng Chen", "Rubao Lee", "Xiaodong Zhang"], "https://doi.org/10.1109/HPCA.2011.5749735", 12, "hpca", 2011]], "Rubao Lee": [2.3545383669443254e-06, ["Essential roles of exploiting internal parallelism of flash memory based solid state drives in high-speed data processing", ["Feng Chen", "Rubao Lee", "Xiaodong Zhang"], "https://doi.org/10.1109/HPCA.2011.5749735", 12, "hpca", 2011]], "Xiaodong Zhang": [0, ["Essential roles of exploiting internal parallelism of flash memory based solid state drives in high-speed data processing", ["Feng Chen", "Rubao Lee", "Xiaodong Zhang"], "https://doi.org/10.1109/HPCA.2011.5749735", 12, "hpca", 2011]], "Qing Yang": [0.00010747246778919362, ["I-CASH: Intelligently Coupled Array of SSD and HDD", ["Qing Yang", "Jin Ren"], "https://doi.org/10.1109/HPCA.2011.5749736", 12, "hpca", 2011]], "Jin Ren": [0, ["I-CASH: Intelligently Coupled Array of SSD and HDD", ["Qing Yang", "Jin Ren"], "https://doi.org/10.1109/HPCA.2011.5749736", 12, "hpca", 2011]], "Niti Madan": [0, ["A case for guarded power gating for multi-core processors", ["Niti Madan", "Alper Buyuktosunoglu", "Pradip Bose", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2011.5749737", 10, "hpca", 2011]], "Alper Buyuktosunoglu": [0, ["A case for guarded power gating for multi-core processors", ["Niti Madan", "Alper Buyuktosunoglu", "Pradip Bose", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2011.5749737", 10, "hpca", 2011], ["Abstraction and microarchitecture scaling in early-stage power modeling", ["Hans M. Jacobson", "Alper Buyuktosunoglu", "Pradip Bose", "Emrah Acar", "Richard J. Eickemeyer"], "https://doi.org/10.1109/HPCA.2011.5749746", 12, "hpca", 2011]], "Pradip Bose": [0, ["A case for guarded power gating for multi-core processors", ["Niti Madan", "Alper Buyuktosunoglu", "Pradip Bose", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2011.5749737", 10, "hpca", 2011], ["Abstraction and microarchitecture scaling in early-stage power modeling", ["Hans M. Jacobson", "Alper Buyuktosunoglu", "Pradip Bose", "Emrah Acar", "Richard J. Eickemeyer"], "https://doi.org/10.1109/HPCA.2011.5749746", 12, "hpca", 2011]], "Murali Annavaram": [0, ["A case for guarded power gating for multi-core processors", ["Niti Madan", "Alper Buyuktosunoglu", "Pradip Bose", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2011.5749737", 10, "hpca", 2011]], "Xiangyong Ouyang": [0, ["Beyond block I/O: Rethinking traditional storage primitives", ["Xiangyong Ouyang", "David W. Nellans", "Robert Wipfel", "David Flynn", "Dhabaleswar K. Panda"], "https://doi.org/10.1109/HPCA.2011.5749738", 11, "hpca", 2011]], "David W. Nellans": [0, ["Beyond block I/O: Rethinking traditional storage primitives", ["Xiangyong Ouyang", "David W. Nellans", "Robert Wipfel", "David Flynn", "Dhabaleswar K. Panda"], "https://doi.org/10.1109/HPCA.2011.5749738", 11, "hpca", 2011]], "Robert Wipfel": [0, ["Beyond block I/O: Rethinking traditional storage primitives", ["Xiangyong Ouyang", "David W. Nellans", "Robert Wipfel", "David Flynn", "Dhabaleswar K. Panda"], "https://doi.org/10.1109/HPCA.2011.5749738", 11, "hpca", 2011]], "David Flynn": [0, ["Beyond block I/O: Rethinking traditional storage primitives", ["Xiangyong Ouyang", "David W. Nellans", "Robert Wipfel", "David Flynn", "Dhabaleswar K. Panda"], "https://doi.org/10.1109/HPCA.2011.5749738", 11, "hpca", 2011]], "Dhabaleswar K. Panda": [0, ["Beyond block I/O: Rethinking traditional storage primitives", ["Xiangyong Ouyang", "David W. Nellans", "Robert Wipfel", "David Flynn", "Dhabaleswar K. Panda"], "https://doi.org/10.1109/HPCA.2011.5749738", 11, "hpca", 2011]], "Rui Hou": [0, ["Efficient data streaming with on-chip accelerators: Opportunities and challenges", ["Rui Hou", "Lixin Zhang", "Michael C. Huang", "Kun Wang", "Hubertus Franke", "Yi Ge", "Xiaotao Chang"], "https://doi.org/10.1109/HPCA.2011.5749739", 9, "hpca", 2011]], "Michael C. Huang": [0, ["Efficient data streaming with on-chip accelerators: Opportunities and challenges", ["Rui Hou", "Lixin Zhang", "Michael C. Huang", "Kun Wang", "Hubertus Franke", "Yi Ge", "Xiaotao Chang"], "https://doi.org/10.1109/HPCA.2011.5749739", 9, "hpca", 2011]], "Hubertus Franke": [0, ["Efficient data streaming with on-chip accelerators: Opportunities and challenges", ["Rui Hou", "Lixin Zhang", "Michael C. Huang", "Kun Wang", "Hubertus Franke", "Yi Ge", "Xiaotao Chang"], "https://doi.org/10.1109/HPCA.2011.5749739", 9, "hpca", 2011]], "Yi Ge": [0, ["Efficient data streaming with on-chip accelerators: Opportunities and challenges", ["Rui Hou", "Lixin Zhang", "Michael C. Huang", "Kun Wang", "Hubertus Franke", "Yi Ge", "Xiaotao Chang"], "https://doi.org/10.1109/HPCA.2011.5749739", 9, "hpca", 2011]], "Xiaotao Chang": [1.0663883919783887e-13, ["Efficient data streaming with on-chip accelerators: Opportunities and challenges", ["Rui Hou", "Lixin Zhang", "Michael C. Huang", "Kun Wang", "Hubertus Franke", "Yi Ge", "Xiaotao Chang"], "https://doi.org/10.1109/HPCA.2011.5749739", 9, "hpca", 2011]], "Javier Carretero": [0, ["Hardware/software-based diagnosis of load-store queues using expandable activity logs", ["Javier Carretero", "Xavier Vera", "Jaume Abella", "Tanausu Ramirez", "Matteo Monchiero", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2011.5749740", 11, "hpca", 2011]], "Xavier Vera": [0, ["Hardware/software-based diagnosis of load-store queues using expandable activity logs", ["Javier Carretero", "Xavier Vera", "Jaume Abella", "Tanausu Ramirez", "Matteo Monchiero", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2011.5749740", 11, "hpca", 2011]], "Jaume Abella": [0, ["Hardware/software-based diagnosis of load-store queues using expandable activity logs", ["Javier Carretero", "Xavier Vera", "Jaume Abella", "Tanausu Ramirez", "Matteo Monchiero", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2011.5749740", 11, "hpca", 2011]], "Tanausu Ramirez": [0, ["Hardware/software-based diagnosis of load-store queues using expandable activity logs", ["Javier Carretero", "Xavier Vera", "Jaume Abella", "Tanausu Ramirez", "Matteo Monchiero", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2011.5749740", 11, "hpca", 2011]], "Matteo Monchiero": [0, ["Hardware/software-based diagnosis of load-store queues using expandable activity logs", ["Javier Carretero", "Xavier Vera", "Jaume Abella", "Tanausu Ramirez", "Matteo Monchiero", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2011.5749740", 11, "hpca", 2011]], "Derek Hower": [0, ["Calvin: Deterministic or not? Free will to choose", ["Derek Hower", "Polina Dudnik", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/HPCA.2011.5749741", 2, "hpca", 2011]], "Polina Dudnik": [0, ["Calvin: Deterministic or not? Free will to choose", ["Derek Hower", "Polina Dudnik", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/HPCA.2011.5749741", 2, "hpca", 2011]], "Mark D. Hill": [0, ["Calvin: Deterministic or not? Free will to choose", ["Derek Hower", "Polina Dudnik", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/HPCA.2011.5749741", 2, "hpca", 2011], ["Safe and efficient supervised memory systems", ["Jayaram Bobba", "Marc Lupon", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/HPCA.2011.5749744", 12, "hpca", 2011]], "David A. Wood": [0, ["Calvin: Deterministic or not? Free will to choose", ["Derek Hower", "Polina Dudnik", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/HPCA.2011.5749741", 2, "hpca", 2011], ["Safe and efficient supervised memory systems", ["Jayaram Bobba", "Marc Lupon", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/HPCA.2011.5749744", 12, "hpca", 2011]], "Madhura Joshi": [0, ["Mercury: A fast and energy-efficient multi-level cell based Phase Change Memory system", ["Madhura Joshi", "Wangyuan Zhang", "Tao Li"], "https://doi.org/10.1109/HPCA.2011.5749742", 12, "hpca", 2011]], "Dongyoon Lee": [0.999946266412735, ["Offline symbolic analysis to infer Total Store Order", ["Dongyoon Lee", "Mahmoud Said", "Satish Narayanasamy", "Zijiang Yang"], "https://doi.org/10.1109/HPCA.2011.5749743", 2, "hpca", 2011]], "Mahmoud Said": [0, ["Offline symbolic analysis to infer Total Store Order", ["Dongyoon Lee", "Mahmoud Said", "Satish Narayanasamy", "Zijiang Yang"], "https://doi.org/10.1109/HPCA.2011.5749743", 2, "hpca", 2011]], "Satish Narayanasamy": [0, ["Offline symbolic analysis to infer Total Store Order", ["Dongyoon Lee", "Mahmoud Said", "Satish Narayanasamy", "Zijiang Yang"], "https://doi.org/10.1109/HPCA.2011.5749743", 2, "hpca", 2011]], "Zijiang Yang": [2.969897328064519e-09, ["Offline symbolic analysis to infer Total Store Order", ["Dongyoon Lee", "Mahmoud Said", "Satish Narayanasamy", "Zijiang Yang"], "https://doi.org/10.1109/HPCA.2011.5749743", 2, "hpca", 2011]], "Jayaram Bobba": [0, ["Safe and efficient supervised memory systems", ["Jayaram Bobba", "Marc Lupon", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/HPCA.2011.5749744", 12, "hpca", 2011]], "Marc Lupon": [0, ["Safe and efficient supervised memory systems", ["Jayaram Bobba", "Marc Lupon", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/HPCA.2011.5749744", 12, "hpca", 2011]], "Yao Zhang": [0, ["A quantitative performance analysis model for GPU architectures", ["Yao Zhang", "John D. Owens"], "https://doi.org/10.1109/HPCA.2011.5749745", 12, "hpca", 2011]], "John D. Owens": [0, ["A quantitative performance analysis model for GPU architectures", ["Yao Zhang", "John D. Owens"], "https://doi.org/10.1109/HPCA.2011.5749745", 12, "hpca", 2011]], "Hans M. Jacobson": [0, ["Abstraction and microarchitecture scaling in early-stage power modeling", ["Hans M. Jacobson", "Alper Buyuktosunoglu", "Pradip Bose", "Emrah Acar", "Richard J. Eickemeyer"], "https://doi.org/10.1109/HPCA.2011.5749746", 12, "hpca", 2011]], "Emrah Acar": [0, ["Abstraction and microarchitecture scaling in early-stage power modeling", ["Hans M. Jacobson", "Alper Buyuktosunoglu", "Pradip Bose", "Emrah Acar", "Richard J. Eickemeyer"], "https://doi.org/10.1109/HPCA.2011.5749746", 12, "hpca", 2011]], "Richard J. Eickemeyer": [0, ["Abstraction and microarchitecture scaling in early-stage power modeling", ["Hans M. Jacobson", "Alper Buyuktosunoglu", "Pradip Bose", "Emrah Acar", "Richard J. Eickemeyer"], "https://doi.org/10.1109/HPCA.2011.5749746", 12, "hpca", 2011]], "Michael Pellauer": [0, ["HAsim: FPGA-based high-detail multicore simulation using time-division multiplexing", ["Michael Pellauer", "Michael Adler", "Michel A. Kinsy", "Angshuman Parashar", "Joel S. Emer"], "https://doi.org/10.1109/HPCA.2011.5749747", 12, "hpca", 2011]], "Michael Adler": [0, ["HAsim: FPGA-based high-detail multicore simulation using time-division multiplexing", ["Michael Pellauer", "Michael Adler", "Michel A. Kinsy", "Angshuman Parashar", "Joel S. Emer"], "https://doi.org/10.1109/HPCA.2011.5749747", 12, "hpca", 2011]], "Michel A. Kinsy": [0, ["HAsim: FPGA-based high-detail multicore simulation using time-division multiplexing", ["Michael Pellauer", "Michael Adler", "Michel A. Kinsy", "Angshuman Parashar", "Joel S. Emer"], "https://doi.org/10.1109/HPCA.2011.5749747", 12, "hpca", 2011]], "Angshuman Parashar": [0, ["HAsim: FPGA-based high-detail multicore simulation using time-division multiplexing", ["Michael Pellauer", "Michael Adler", "Michel A. Kinsy", "Angshuman Parashar", "Joel S. Emer"], "https://doi.org/10.1109/HPCA.2011.5749747", 12, "hpca", 2011]], "Joel S. Emer": [0, ["HAsim: FPGA-based high-detail multicore simulation using time-division multiplexing", ["Michael Pellauer", "Michael Adler", "Michel A. Kinsy", "Angshuman Parashar", "Joel S. Emer"], "https://doi.org/10.1109/HPCA.2011.5749747", 12, "hpca", 2011]], "Owen Anderson": [0, ["Checked Load: Architectural support for JavaScript type-checking on mobile processors", ["Owen Anderson", "Emily Fortuna", "Luis Ceze", "Susan J. Eggers"], "https://doi.org/10.1109/HPCA.2011.5749748", 12, "hpca", 2011]], "Emily Fortuna": [0, ["Checked Load: Architectural support for JavaScript type-checking on mobile processors", ["Owen Anderson", "Emily Fortuna", "Luis Ceze", "Susan J. Eggers"], "https://doi.org/10.1109/HPCA.2011.5749748", 12, "hpca", 2011]], "Luis Ceze": [0, ["Checked Load: Architectural support for JavaScript type-checking on mobile processors", ["Owen Anderson", "Emily Fortuna", "Luis Ceze", "Susan J. Eggers"], "https://doi.org/10.1109/HPCA.2011.5749748", 12, "hpca", 2011]], "Susan J. Eggers": [0, ["Checked Load: Architectural support for JavaScript type-checking on mobile processors", ["Owen Anderson", "Emily Fortuna", "Luis Ceze", "Susan J. Eggers"], "https://doi.org/10.1109/HPCA.2011.5749748", 12, "hpca", 2011]], "Behnam Robatmili": [0, ["Exploiting criticality to reduce bottlenecks in distributed uniprocessors", ["Behnam Robatmili", "Madhu Saravana Sibi Govindan", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2011.5749749", 12, "hpca", 2011]], "Madhu Saravana Sibi Govindan": [0, ["Exploiting criticality to reduce bottlenecks in distributed uniprocessors", ["Behnam Robatmili", "Madhu Saravana Sibi Govindan", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2011.5749749", 12, "hpca", 2011]], "Doug Burger": [0, ["Exploiting criticality to reduce bottlenecks in distributed uniprocessors", ["Behnam Robatmili", "Madhu Saravana Sibi Govindan", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2011.5749749", 12, "hpca", 2011]], "Stephen W. Keckler": [0, ["Exploiting criticality to reduce bottlenecks in distributed uniprocessors", ["Behnam Robatmili", "Madhu Saravana Sibi Govindan", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2011.5749749", 12, "hpca", 2011]], "Andre Seznec": [0, ["Storage free confidence estimation for the TAGE branch predictor", ["Andre Seznec"], "https://doi.org/10.1109/HPCA.2011.5749750", 12, "hpca", 2011], ["Practical and secure PCM systems by online detection of malicious write streams", ["Moinuddin K. Qureshi", "Andre Seznec", "Luis Lastras", "Michele Franceschini"], "https://doi.org/10.1109/HPCA.2011.5749753", 12, "hpca", 2011]], "Xiaowei Jiang": [0, ["Architectural framework for supporting operating system survivability", ["Xiaowei Jiang", "Yan Solihin"], "https://doi.org/10.1109/HPCA.2011.5749751", 10, "hpca", 2011], ["ACCESS: Smart scheduling for asymmetric cache CMPs", ["Xiaowei Jiang", "Asit K. Mishra", "Li Zhao", "Ravishankar R. Iyer", "Zhen Fang", "Sadagopan Srinivasan", "Srihari Makineni", "Paul Brett", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2011.5749757", 12, "hpca", 2011]], "Doe Hyun Yoon": [0.990086242556572, ["FREE-p: Protecting non-volatile memory against both hard and soft errors", ["Doe Hyun Yoon", "Naveen Muralimanohar", "Jichuan Chang", "Parthasarathy Ranganathan", "Norman P. Jouppi", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2011.5749752", 12, "hpca", 2011]], "Naveen Muralimanohar": [0, ["FREE-p: Protecting non-volatile memory against both hard and soft errors", ["Doe Hyun Yoon", "Naveen Muralimanohar", "Jichuan Chang", "Parthasarathy Ranganathan", "Norman P. Jouppi", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2011.5749752", 12, "hpca", 2011]], "Jichuan Chang": [2.348196687762538e-06, ["FREE-p: Protecting non-volatile memory against both hard and soft errors", ["Doe Hyun Yoon", "Naveen Muralimanohar", "Jichuan Chang", "Parthasarathy Ranganathan", "Norman P. Jouppi", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2011.5749752", 12, "hpca", 2011]], "Parthasarathy Ranganathan": [0, ["FREE-p: Protecting non-volatile memory against both hard and soft errors", ["Doe Hyun Yoon", "Naveen Muralimanohar", "Jichuan Chang", "Parthasarathy Ranganathan", "Norman P. Jouppi", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2011.5749752", 12, "hpca", 2011]], "Norman P. Jouppi": [0, ["FREE-p: Protecting non-volatile memory against both hard and soft errors", ["Doe Hyun Yoon", "Naveen Muralimanohar", "Jichuan Chang", "Parthasarathy Ranganathan", "Norman P. Jouppi", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2011.5749752", 12, "hpca", 2011]], "Mattan Erez": [0, ["FREE-p: Protecting non-volatile memory against both hard and soft errors", ["Doe Hyun Yoon", "Naveen Muralimanohar", "Jichuan Chang", "Parthasarathy Ranganathan", "Norman P. Jouppi", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2011.5749752", 12, "hpca", 2011]], "Moinuddin K. Qureshi": [0, ["Practical and secure PCM systems by online detection of malicious write streams", ["Moinuddin K. Qureshi", "Andre Seznec", "Luis Lastras", "Michele Franceschini"], "https://doi.org/10.1109/HPCA.2011.5749753", 12, "hpca", 2011]], "Luis Lastras": [0, ["Practical and secure PCM systems by online detection of malicious write streams", ["Moinuddin K. Qureshi", "Andre Seznec", "Luis Lastras", "Michele Franceschini"], "https://doi.org/10.1109/HPCA.2011.5749753", 12, "hpca", 2011]], "Michele Franceschini": [0, ["Practical and secure PCM systems by online detection of malicious write streams", ["Moinuddin K. Qureshi", "Andre Seznec", "Luis Lastras", "Michele Franceschini"], "https://doi.org/10.1109/HPCA.2011.5749753", 12, "hpca", 2011]], "Jack Sampson": [0, ["Efficient complex operators for irregular codes", ["Jack Sampson", "Ganesh Venkatesh", "Nathan Goulding-Hotta", "Saturnino Garcia", "Steven Swanson", "Michael Bedford Taylor"], "https://doi.org/10.1109/HPCA.2011.5749754", 12, "hpca", 2011]], "Ganesh Venkatesh": [0, ["Efficient complex operators for irregular codes", ["Jack Sampson", "Ganesh Venkatesh", "Nathan Goulding-Hotta", "Saturnino Garcia", "Steven Swanson", "Michael Bedford Taylor"], "https://doi.org/10.1109/HPCA.2011.5749754", 12, "hpca", 2011]], "Nathan Goulding-Hotta": [0, ["Efficient complex operators for irregular codes", ["Jack Sampson", "Ganesh Venkatesh", "Nathan Goulding-Hotta", "Saturnino Garcia", "Steven Swanson", "Michael Bedford Taylor"], "https://doi.org/10.1109/HPCA.2011.5749754", 12, "hpca", 2011]], "Saturnino Garcia": [0, ["Efficient complex operators for irregular codes", ["Jack Sampson", "Ganesh Venkatesh", "Nathan Goulding-Hotta", "Saturnino Garcia", "Steven Swanson", "Michael Bedford Taylor"], "https://doi.org/10.1109/HPCA.2011.5749754", 12, "hpca", 2011]], "Steven Swanson": [0, ["Efficient complex operators for irregular codes", ["Jack Sampson", "Ganesh Venkatesh", "Nathan Goulding-Hotta", "Saturnino Garcia", "Steven Swanson", "Michael Bedford Taylor"], "https://doi.org/10.1109/HPCA.2011.5749754", 12, "hpca", 2011]], "Michael Bedford Taylor": [0, ["Efficient complex operators for irregular codes", ["Jack Sampson", "Ganesh Venkatesh", "Nathan Goulding-Hotta", "Saturnino Garcia", "Steven Swanson", "Michael Bedford Taylor"], "https://doi.org/10.1109/HPCA.2011.5749754", 12, "hpca", 2011]], "Venkatraman Govindaraju": [0, ["Dynamically Specialized Datapaths for energy efficient computing", ["Venkatraman Govindaraju", "Chen-Han Ho", "Karthikeyan Sankaralingam"], "https://doi.org/10.1109/HPCA.2011.5749755", 12, "hpca", 2011]], "Chen-Han Ho": [0, ["Dynamically Specialized Datapaths for energy efficient computing", ["Venkatraman Govindaraju", "Chen-Han Ho", "Karthikeyan Sankaralingam"], "https://doi.org/10.1109/HPCA.2011.5749755", 12, "hpca", 2011]], "Karthikeyan Sankaralingam": [0, ["Dynamically Specialized Datapaths for energy efficient computing", ["Venkatraman Govindaraju", "Chen-Han Ho", "Karthikeyan Sankaralingam"], "https://doi.org/10.1109/HPCA.2011.5749755", 12, "hpca", 2011]], "Song Liu": [0, ["Hardware/software techniques for DRAM thermal management", ["Song Liu", "Brian Leung", "Alexander Neckar", "Seda Ogrenci Memik", "Gokhan Memik", "Nikos Hardavellas"], "https://doi.org/10.1109/HPCA.2011.5749756", 11, "hpca", 2011]], "Brian Leung": [0, ["Hardware/software techniques for DRAM thermal management", ["Song Liu", "Brian Leung", "Alexander Neckar", "Seda Ogrenci Memik", "Gokhan Memik", "Nikos Hardavellas"], "https://doi.org/10.1109/HPCA.2011.5749756", 11, "hpca", 2011]], "Alexander Neckar": [0, ["Hardware/software techniques for DRAM thermal management", ["Song Liu", "Brian Leung", "Alexander Neckar", "Seda Ogrenci Memik", "Gokhan Memik", "Nikos Hardavellas"], "https://doi.org/10.1109/HPCA.2011.5749756", 11, "hpca", 2011]], "Seda Ogrenci Memik": [0, ["Hardware/software techniques for DRAM thermal management", ["Song Liu", "Brian Leung", "Alexander Neckar", "Seda Ogrenci Memik", "Gokhan Memik", "Nikos Hardavellas"], "https://doi.org/10.1109/HPCA.2011.5749756", 11, "hpca", 2011]], "Gokhan Memik": [0, ["Hardware/software techniques for DRAM thermal management", ["Song Liu", "Brian Leung", "Alexander Neckar", "Seda Ogrenci Memik", "Gokhan Memik", "Nikos Hardavellas"], "https://doi.org/10.1109/HPCA.2011.5749756", 11, "hpca", 2011]], "Nikos Hardavellas": [0, ["Hardware/software techniques for DRAM thermal management", ["Song Liu", "Brian Leung", "Alexander Neckar", "Seda Ogrenci Memik", "Gokhan Memik", "Nikos Hardavellas"], "https://doi.org/10.1109/HPCA.2011.5749756", 11, "hpca", 2011]], "Asit K. Mishra": [0, ["ACCESS: Smart scheduling for asymmetric cache CMPs", ["Xiaowei Jiang", "Asit K. Mishra", "Li Zhao", "Ravishankar R. Iyer", "Zhen Fang", "Sadagopan Srinivasan", "Srihari Makineni", "Paul Brett", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2011.5749757", 12, "hpca", 2011]], "Li Zhao": [0, ["ACCESS: Smart scheduling for asymmetric cache CMPs", ["Xiaowei Jiang", "Asit K. Mishra", "Li Zhao", "Ravishankar R. Iyer", "Zhen Fang", "Sadagopan Srinivasan", "Srihari Makineni", "Paul Brett", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2011.5749757", 12, "hpca", 2011]], "Ravishankar R. Iyer": [0, ["ACCESS: Smart scheduling for asymmetric cache CMPs", ["Xiaowei Jiang", "Asit K. Mishra", "Li Zhao", "Ravishankar R. Iyer", "Zhen Fang", "Sadagopan Srinivasan", "Srihari Makineni", "Paul Brett", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2011.5749757", 12, "hpca", 2011]], "Zhen Fang": [0, ["ACCESS: Smart scheduling for asymmetric cache CMPs", ["Xiaowei Jiang", "Asit K. Mishra", "Li Zhao", "Ravishankar R. Iyer", "Zhen Fang", "Sadagopan Srinivasan", "Srihari Makineni", "Paul Brett", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2011.5749757", 12, "hpca", 2011]], "Sadagopan Srinivasan": [0, ["ACCESS: Smart scheduling for asymmetric cache CMPs", ["Xiaowei Jiang", "Asit K. Mishra", "Li Zhao", "Ravishankar R. Iyer", "Zhen Fang", "Sadagopan Srinivasan", "Srihari Makineni", "Paul Brett", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2011.5749757", 12, "hpca", 2011]], "Srihari Makineni": [0, ["ACCESS: Smart scheduling for asymmetric cache CMPs", ["Xiaowei Jiang", "Asit K. Mishra", "Li Zhao", "Ravishankar R. Iyer", "Zhen Fang", "Sadagopan Srinivasan", "Srihari Makineni", "Paul Brett", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2011.5749757", 12, "hpca", 2011]], "Paul Brett": [0, ["ACCESS: Smart scheduling for asymmetric cache CMPs", ["Xiaowei Jiang", "Asit K. Mishra", "Li Zhao", "Ravishankar R. Iyer", "Zhen Fang", "Sadagopan Srinivasan", "Srihari Makineni", "Paul Brett", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2011.5749757", 12, "hpca", 2011]], "Chita R. Das": [0, ["ACCESS: Smart scheduling for asymmetric cache CMPs", ["Xiaowei Jiang", "Asit K. Mishra", "Li Zhao", "Ravishankar R. Iyer", "Zhen Fang", "Sadagopan Srinivasan", "Srihari Makineni", "Paul Brett", "Chita R. Das"], "https://doi.org/10.1109/HPCA.2011.5749757", 12, "hpca", 2011]], "Amin Ansari": [0, ["Archipelago: A polymorphic cache design for enabling robust near-threshold operation", ["Amin Ansari", "Shuguang Feng", "Shantanu Gupta", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2011.5749758", 12, "hpca", 2011]], "Shuguang Feng": [0, ["Archipelago: A polymorphic cache design for enabling robust near-threshold operation", ["Amin Ansari", "Shuguang Feng", "Shantanu Gupta", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2011.5749758", 12, "hpca", 2011]], "Shantanu Gupta": [0, ["Archipelago: A polymorphic cache design for enabling robust near-threshold operation", ["Amin Ansari", "Shuguang Feng", "Shantanu Gupta", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2011.5749758", 12, "hpca", 2011]]}