GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/mengcheng/Documents/litedescore/src/counter.v'
Analyzing Verilog file '/home/mengcheng/Documents/litedescore/src/DES_top.v'
Analyzing Verilog file '/home/mengcheng/Documents/litedescore/src/keygen.v'
Analyzing Verilog file '/home/mengcheng/Documents/litedescore/src/mux.v'
Analyzing Verilog file '/home/mengcheng/Documents/litedescore/src/Round.v'
Analyzing Verilog file '/home/mengcheng/Documents/litedescore/src/s_box.v'
Analyzing Verilog file '/home/mengcheng/Documents/litedescore/src/sbox1_lut.v'
Analyzing Verilog file '/home/mengcheng/Documents/litedescore/src/sbox2_lut.v'
Analyzing Verilog file '/home/mengcheng/Documents/litedescore/src/sbox3_lut.v'
Analyzing Verilog file '/home/mengcheng/Documents/litedescore/src/sbox4_lut.v'
Analyzing Verilog file '/home/mengcheng/Documents/litedescore/src/sbox5_lut.v'
Analyzing Verilog file '/home/mengcheng/Documents/litedescore/src/sbox6_lut.v'
Analyzing Verilog file '/home/mengcheng/Documents/litedescore/src/sbox7_lut.v'
Analyzing Verilog file '/home/mengcheng/Documents/litedescore/src/sbox8_lut.v'
Analyzing Verilog file '/home/mengcheng/Documents/litedescore/src/extension.v'
Analyzing Verilog file '/home/mengcheng/Documents/litedescore/src/round_p.v'
Analyzing Verilog file '/home/mengcheng/Documents/litedescore/src/Permutation_init.v'
Analyzing Verilog file '/home/mengcheng/Documents/litedescore/src/Permutation_inverse.v'
Analyzing Verilog file '/home/mengcheng/Documents/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v'
Analyzing Verilog file '/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v'
WARN  (SYS-1203) : Column %u exceeds maximum value %u("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":5791)
Compiling module 'sipeed_tang_primer_20k'("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":21)
WARN  (EX3780) : Using initial value of 'basesoc_basesoc_adr_burst' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":450)
WARN  (EX3780) : Using initial value of 'basesoc_basesoc_ram_bus_err' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":459)
WARN  (EX3780) : Using initial value of 'basesoc_ram_adr_burst' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":519)
WARN  (EX3780) : Using initial value of 'basesoc_ram_bus_ram_bus_err' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":527)
WARN  (EX3780) : Using initial value of 'basesoc_rx_source_first' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":547)
WARN  (EX3780) : Using initial value of 'basesoc_rx_source_last' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":548)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_bankmachine0_replace' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":594)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_bankmachine0_sink_first' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":608)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_bankmachine0_sink_last' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":609)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_bankmachine1_replace' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":690)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_bankmachine1_sink_first' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":704)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_bankmachine1_sink_last' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":705)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_bankmachine2_replace' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":786)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_bankmachine2_sink_first' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":800)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_bankmachine2_sink_last' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":801)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_bankmachine3_replace' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":882)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_bankmachine3_sink_first' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":896)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_bankmachine3_sink_last' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":897)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_bankmachine4_replace' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":978)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_bankmachine4_sink_first' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":992)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_bankmachine4_sink_last' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":993)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_bankmachine5_replace' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1074)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_bankmachine5_sink_first' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1088)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_bankmachine5_sink_last' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1089)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_bankmachine6_replace' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1170)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_bankmachine6_sink_first' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1184)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_bankmachine6_sink_last' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1185)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_bankmachine7_replace' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1266)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_bankmachine7_sink_first' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1280)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_bankmachine7_sink_last' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1281)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_choose_cmd_want_cmds' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1339)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_choose_cmd_want_reads' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1340)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_choose_cmd_want_writes' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1341)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_choose_req_want_activates' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1356)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_choose_req_want_cmds' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1357)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_cmd_payload_is_read' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1365)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_cmd_payload_is_write' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1366)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_csr_dfi_p0_act_n' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1371)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_csr_dfi_p1_act_n' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1387)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_dfi_p0_act_n' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1403)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_dfi_p1_act_n' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1419)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_ext_dfi_p0_act_n' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1437)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_ext_dfi_p0_address' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1438)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_ext_dfi_p0_bank' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1439)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_ext_dfi_p0_cas_n' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1440)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_ext_dfi_p0_cke' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1441)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_ext_dfi_p0_cs_n' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1442)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_ext_dfi_p0_odt' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1443)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_ext_dfi_p0_ras_n' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1444)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_ext_dfi_p0_rddata_en' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1446)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_ext_dfi_p0_reset_n' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1448)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_ext_dfi_p0_we_n' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1449)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_ext_dfi_p0_wrdata' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1450)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_ext_dfi_p0_wrdata_en' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1451)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_ext_dfi_p0_wrdata_mask' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1452)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_ext_dfi_p1_act_n' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1453)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_ext_dfi_p1_address' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1454)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_ext_dfi_p1_bank' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1455)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_ext_dfi_p1_cas_n' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1456)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_ext_dfi_p1_cke' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1457)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_ext_dfi_p1_cs_n' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1458)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_ext_dfi_p1_odt' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1459)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_ext_dfi_p1_ras_n' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1460)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_ext_dfi_p1_rddata_en' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1462)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_ext_dfi_p1_reset_n' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1464)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_ext_dfi_p1_we_n' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1465)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_ext_dfi_p1_wrdata' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1466)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_ext_dfi_p1_wrdata_en' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1467)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_ext_dfi_p1_wrdata_mask' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1468)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_ext_dfi_sel' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1469)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_nop_a' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1564)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_nop_ba' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1565)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_phaseinjector0_command_issue_w' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1573)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_phaseinjector1_command_issue_w' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1596)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_steerer0' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1659)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_steerer1' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1660)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_steerer2' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1661)
WARN  (EX3780) : Using initial value of 'basesoc_sdram_steerer3' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1662)
WARN  (EX3780) : Using initial value of 'basesoc_uart_rx_fifo_replace' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1779)
WARN  (EX3780) : Using initial value of 'basesoc_uart_tx_fifo_replace' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1837)
WARN  (EX3780) : Using initial value of 'basesoc_uart_tx_fifo_sink_first' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1838)
WARN  (EX3780) : Using initial value of 'basesoc_uart_tx_fifo_sink_last' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1839)
WARN  (EX3780) : Using initial value of 'basesoc_vexriscv' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1878)
WARN  (EX3780) : Using initial value of 'basesoc_wb_sdram_err' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":1886)
WARN  (EX3780) : Using initial value of 'gw2ddrphy_burstdet_clr_w' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":2297)
WARN  (EX3780) : Using initial value of 'gw2ddrphy_rdly_dq_bitslip_rst_w' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":2544)
WARN  (EX3780) : Using initial value of 'gw2ddrphy_rdly_dq_bitslip_w' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":2546)
WARN  (EX3780) : Using initial value of 'gw2ddrphy_rdly_dq_inc_w' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":2550)
WARN  (EX3780) : Using initial value of 'gw2ddrphy_rdly_dq_rst_w' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":2554)
WARN  (EX3780) : Using initial value of 'interface0_err' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":2580)
WARN  (EX3780) : Using initial value of 'locked0' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":2609)
WARN  (EX3780) : Using initial value of 'locked1' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":2610)
WARN  (EX3780) : Using initial value of 'locked2' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":2611)
WARN  (EX3780) : Using initial value of 'locked3' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":2612)
WARN  (EX3780) : Using initial value of 'locked4' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":2613)
WARN  (EX3780) : Using initial value of 'locked5' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":2614)
WARN  (EX3780) : Using initial value of 'locked6' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":2615)
WARN  (EX3780) : Using initial value of 'locked7' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":2616)
WARN  (EX3780) : Using initial value of 'por_rst' since it is never assigned("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":2644)
Extracting RAM for identifier 'rom'("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":10356)
Extracting RAM for identifier 'sram'("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":10371)
Extracting RAM for identifier 'mem'("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":10394)
Extracting RAM for identifier 'storage'("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":10410)
Extracting RAM for identifier 'storage_1'("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":10431)
Extracting RAM for identifier 'storage_2'("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":12704)
Extracting RAM for identifier 'storage_3'("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":12722)
Extracting RAM for identifier 'storage_4'("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":12740)
Extracting RAM for identifier 'storage_5'("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":12758)
Extracting RAM for identifier 'storage_6'("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":12776)
Extracting RAM for identifier 'storage_7'("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":12794)
Extracting RAM for identifier 'storage_8'("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":12812)
Extracting RAM for identifier 'storage_9'("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":12830)
Extracting RAM for identifier 'tag_mem'("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":12847)
Extracting RAM for identifier 'data_mem_grain0'("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":12946)
Extracting RAM for identifier 'data_mem_grain1'("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":12960)
Extracting RAM for identifier 'data_mem_grain2'("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":12974)
Extracting RAM for identifier 'data_mem_grain3'("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":12988)
Extracting RAM for identifier 'data_mem_grain4'("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":13002)
Extracting RAM for identifier 'data_mem_grain5'("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":13016)
Extracting RAM for identifier 'data_mem_grain6'("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":13030)
Extracting RAM for identifier 'data_mem_grain7'("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":13044)
Extracting RAM for identifier 'data_mem_grain8'("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":13058)
Extracting RAM for identifier 'data_mem_grain9'("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":13072)
Extracting RAM for identifier 'data_mem_grain10'("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":13086)
Extracting RAM for identifier 'data_mem_grain11'("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":13100)
Extracting RAM for identifier 'data_mem_grain12'("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":13114)
Extracting RAM for identifier 'data_mem_grain13'("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":13128)
Extracting RAM for identifier 'data_mem_grain14'("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":13142)
Extracting RAM for identifier 'data_mem_grain15'("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":13156)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 1("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":2877)
WARN  (EX3791) : Expression size 2 truncated to fit in target size 1("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":3928)
WARN  (EX3791) : Expression size 2 truncated to fit in target size 1("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":3959)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 28("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":5854)
WARN  (EX3791) : Expression size 28 truncated to fit in target size 23("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":5921)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 14("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":6021)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":9517)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v":9579)
Compiling module 'DES_top'("/home/mengcheng/Documents/litedescore/src/DES_top.v":22)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 5("/home/mengcheng/Documents/litedescore/src/DES_top.v":73)
WARN  (EX2420) : Latch inferred for net 'dout[63]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
Compiling module 'Permutation_init'("/home/mengcheng/Documents/litedescore/src/Permutation_init.v":23)
Compiling module 'Round'("/home/mengcheng/Documents/litedescore/src/Round.v":21)
Compiling module 'extension'("/home/mengcheng/Documents/litedescore/src/extension.v":23)
Compiling module 's_box'("/home/mengcheng/Documents/litedescore/src/s_box.v":23)
Compiling module 'sbox1_lut'("/home/mengcheng/Documents/litedescore/src/sbox1_lut.v":23)
Compiling module 'sbox2_lut'("/home/mengcheng/Documents/litedescore/src/sbox2_lut.v":23)
Compiling module 'sbox3_lut'("/home/mengcheng/Documents/litedescore/src/sbox3_lut.v":23)
Compiling module 'sbox4_lut'("/home/mengcheng/Documents/litedescore/src/sbox4_lut.v":23)
Compiling module 'sbox5_lut'("/home/mengcheng/Documents/litedescore/src/sbox5_lut.v":23)
Compiling module 'sbox6_lut'("/home/mengcheng/Documents/litedescore/src/sbox6_lut.v":23)
Compiling module 'sbox7_lut'("/home/mengcheng/Documents/litedescore/src/sbox7_lut.v":23)
Compiling module 'sbox8_lut'("/home/mengcheng/Documents/litedescore/src/sbox8_lut.v":23)
Compiling module 'round_p'("/home/mengcheng/Documents/litedescore/src/round_p.v":23)
Compiling module 'mux'("/home/mengcheng/Documents/litedescore/src/mux.v":23)
Compiling module 'Permutation_inverse'("/home/mengcheng/Documents/litedescore/src/Permutation_inverse.v":23)
Compiling module 'keygen'("/home/mengcheng/Documents/litedescore/src/keygen.v":23)
Compiling module 'VexRiscv'("/home/mengcheng/Documents/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":7)
Extracting RAM for identifier 'RegFilePlugin_regFile'("/home/mengcheng/Documents/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":1323)
Compiling module 'InstructionCache'("/home/mengcheng/Documents/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":6021)
Extracting RAM for identifier 'banks_0'("/home/mengcheng/Documents/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":6127)
Extracting RAM for identifier 'ways_0_tags'("/home/mengcheng/Documents/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":6128)
Compiling module 'DataCache'("/home/mengcheng/Documents/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5167)
Extracting RAM for identifier 'ways_0_tags'("/home/mengcheng/Documents/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5381)
Extracting RAM for identifier 'ways_0_data_symbol0'("/home/mengcheng/Documents/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5382)
Extracting RAM for identifier 'ways_0_data_symbol1'("/home/mengcheng/Documents/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5383)
Extracting RAM for identifier 'ways_0_data_symbol2'("/home/mengcheng/Documents/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5384)
Extracting RAM for identifier 'ways_0_data_symbol3'("/home/mengcheng/Documents/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5385)
WARN  (EX3858) : System task 'display' is ignored for synthesis("/home/mengcheng/Documents/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5993)
WARN  (EX1998) : Net 'IBusCachedPlugin_cache_io_cpu_fetch_isRemoved' does not have a driver("/home/mengcheng/Documents/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":67)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SW' does not have a driver("/home/mengcheng/Documents/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":81)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SR' does not have a driver("/home/mengcheng/Documents/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":82)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SO' does not have a driver("/home/mengcheng/Documents/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":83)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SI' does not have a driver("/home/mengcheng/Documents/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":84)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PW' does not have a driver("/home/mengcheng/Documents/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":85)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PR' does not have a driver("/home/mengcheng/Documents/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":86)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PO' does not have a driver("/home/mengcheng/Documents/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":87)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PI' does not have a driver("/home/mengcheng/Documents/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":88)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_FM[3]' does not have a driver("/home/mengcheng/Documents/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":89)
WARN  (EX1998) : Net 'IBusCachedPlugin_mmuBus_rsp_bypassTranslation' does not have a driver("/home/mengcheng/Documents/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":604)
WARN  (EX1998) : Net 'dBus_rsp_payload_last' does not have a driver("/home/mengcheng/Documents/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":617)
WARN  (EX1998) : Net 'DBusCachedPlugin_mmuBus_rsp_bypassTranslation' does not have a driver("/home/mengcheng/Documents/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":632)
WARN  (EX1998) : Net 'CsrPlugin_mtvec_mode[1]' does not have a driver("/home/mengcheng/Documents/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":930)
NOTE  (EX0101) : Current top module is "sipeed_tang_primer_20k"
WARN  (EX0211) : The output port "io_cpu_writeBack_exclusiveOk" of module "DataCache" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/mengcheng/Documents/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5210)
WARN  (EX0211) : The output port "io_cpu_writesPending" of module "DataCache" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/mengcheng/Documents/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5216)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
WARN  (DI0003) : Latch inferred for net 'dout[63]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[62]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[61]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[60]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[59]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[58]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[57]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[56]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[55]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[54]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[53]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[52]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[51]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[50]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[49]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[48]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[47]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[46]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[45]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[44]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[43]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[42]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[41]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[40]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[39]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[38]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[37]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[36]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[35]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[34]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[33]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[32]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[31]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[30]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[29]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[28]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[27]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[26]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[25]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[24]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[23]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[22]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[21]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[20]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[19]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[18]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[17]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[16]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[15]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[14]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[13]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[12]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
WARN  (DI0003) : Latch inferred for net 'dout[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/mengcheng/Documents/litedescore/src/DES_top.v":98)
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "Permutation_init" instantiated to "Permutation_init_inst" is swept in optimizing("/home/mengcheng/Documents/litedescore/src/DES_top.v":152)
WARN  (NL0002) : The module "Permutation_inverse" instantiated to "Permutation_inverse_inst" is swept in optimizing("/home/mengcheng/Documents/litedescore/src/DES_top.v":175)
WARN  (NL0002) : The module "keygen" instantiated to "keygen_inst" is swept in optimizing("/home/mengcheng/Documents/litedescore/src/DES_top.v":181)
WARN  (NL0002) : The module "extension" instantiated to "extension_inst" is swept in optimizing("/home/mengcheng/Documents/litedescore/src/Round.v":32)
WARN  (NL0002) : The module "round_p" instantiated to "round_p_inst" is swept in optimizing("/home/mengcheng/Documents/litedescore/src/Round.v":38)
WARN  (NL0002) : The module "sbox1_lut" instantiated to "sbox1_lut_inst" is swept in optimizing("/home/mengcheng/Documents/litedescore/src/s_box.v":30)
WARN  (NL0002) : The module "sbox5_lut" instantiated to "sbox5_lut_inst" is swept in optimizing("/home/mengcheng/Documents/litedescore/src/s_box.v":34)
WARN  (NL0002) : The module "sbox6_lut" instantiated to "sbox6_lut_inst" is swept in optimizing("/home/mengcheng/Documents/litedescore/src/s_box.v":35)
[95%] Generate netlist file "/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/impl/gwsynthesis/project.vg" completed
[100%] Generate report file "/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/impl/gwsynthesis/project_syn.rpt.html" completed
GowinSynthesis finish
