
*** Running vivado
    with args -log top_ip.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_ip.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_ip.tcl -notrace
Command: synth_design -top top_ip -part xcku5p-ffvb676-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8168 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1556.137 ; gain = 99.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_ip' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/top_ip.v:21]
	Parameter CHID_NUM bound to: 4 - type: integer 
	Parameter LENGTH_W bound to: 16 - type: integer 
	Parameter NUM_PKT_W bound to: 16 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter PKT_CH_W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ctrl_stt_reg' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/ctrl_stt_reg.v:21]
INFO: [Synth 8-6157] synthesizing module 'decoder_4to16' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/decoder_4to16.v:21]
	Parameter tmp bound to: 16'b0000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'decoder_4to16' (1#1) [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/decoder_4to16.v:21]
INFO: [Synth 8-6157] synthesizing module 'encoder_16to1' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/encoder_16to1.v:20]
INFO: [Synth 8-6157] synthesizing module 'encoder_16to4' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/encoder_16to4.v:20]
INFO: [Synth 8-6155] done synthesizing module 'encoder_16to4' (2#1) [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/encoder_16to4.v:20]
INFO: [Synth 8-6157] synthesizing module 'encoder_4to2' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/encoder_4to2.v:20]
INFO: [Synth 8-6155] done synthesizing module 'encoder_4to2' (3#1) [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/encoder_4to2.v:20]
INFO: [Synth 8-6157] synthesizing module 'encoder_2to1' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/encoder_2to1.v:20]
INFO: [Synth 8-6155] done synthesizing module 'encoder_2to1' (4#1) [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/encoder_2to1.v:20]
INFO: [Synth 8-6155] done synthesizing module 'encoder_16to1' (5#1) [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/encoder_16to1.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ctrl_stt_reg' (6#1) [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/ctrl_stt_reg.v:21]
INFO: [Synth 8-6157] synthesizing module 'bin_to_gray' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/bin_to_gray.v:21]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bin_to_gray' (7#1) [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/bin_to_gray.v:21]
INFO: [Synth 8-6157] synthesizing module 'bin_to_gray__parameterized0' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/bin_to_gray.v:21]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bin_to_gray__parameterized0' (7#1) [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/bin_to_gray.v:21]
INFO: [Synth 8-6157] synthesizing module 'sync' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/sync.v:21]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync' (8#1) [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/sync.v:21]
INFO: [Synth 8-6157] synthesizing module 'sync__parameterized0' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/sync.v:21]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync__parameterized0' (8#1) [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/sync.v:21]
INFO: [Synth 8-6157] synthesizing module 'sync__parameterized1' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/sync.v:21]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync__parameterized1' (8#1) [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/sync.v:21]
INFO: [Synth 8-6157] synthesizing module 'gray_to_bin' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/gray_to_bin.v:21]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gray_to_bin' (9#1) [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/gray_to_bin.v:21]
INFO: [Synth 8-6157] synthesizing module 'gray_to_bin__parameterized0' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/gray_to_bin.v:21]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gray_to_bin__parameterized0' (9#1) [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/gray_to_bin.v:21]
INFO: [Synth 8-6157] synthesizing module 'transmitter' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:21]
	Parameter CHID_NUM bound to: 4 - type: integer 
	Parameter LENGTH_W bound to: 16 - type: integer 
	Parameter NUM_PKT_W bound to: 16 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter PKT_CH_W bound to: 2 - type: integer 
	Parameter PAYLOAD_W bound to: 1500 - type: integer 
	Parameter DA bound to: 48'b101010101010101010101010101010101010101010101010 
	Parameter SA bound to: 48'b010101010101010101010101010101010101010101010101 
	Parameter VLAN bound to: 286331153 - type: integer 
	Parameter TYPE bound to: 8738 - type: integer 
	Parameter s0 bound to: 3'b000 
	Parameter s1 bound to: 3'b001 
	Parameter s2 bound to: 3'b010 
	Parameter s3 bound to: 3'b011 
	Parameter s4 bound to: 3'b100 
	Parameter s5 bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:163]
INFO: [Synth 8-6155] done synthesizing module 'transmitter' (10#1) [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:21]
INFO: [Synth 8-6157] synthesizing module 'receiver' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:21]
	Parameter CHID_NUM bound to: 4 - type: integer 
	Parameter LENGTH_W bound to: 16 - type: integer 
	Parameter NUM_PKT_W bound to: 16 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter PKT_CH_W bound to: 2 - type: integer 
	Parameter PAYLOAD_W bound to: 1500 - type: integer 
	Parameter DA bound to: 48'b101010101010101010101010101010101010101010101010 
	Parameter SA bound to: 48'b010101010101010101010101010101010101010101010101 
	Parameter VLAN bound to: 286331153 - type: integer 
	Parameter TYPE bound to: 8738 - type: integer 
	Parameter s0 bound to: 3'b000 
	Parameter s1 bound to: 3'b001 
	Parameter s2 bound to: 3'b010 
	Parameter s3 bound to: 3'b011 
	Parameter s4 bound to: 3'b100 
	Parameter s5 bound to: 3'b101 
	Parameter s6 bound to: 3'b110 
INFO: [Synth 8-251] 
DATA_FROM_TX=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx == DATA_SAMPLE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:219]
INFO: [Synth 8-251] Pass [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:220]
INFO: [Synth 8-251] 
DATA_FROM_TX=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx != DATA_SAMPLE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:224]
INFO: [Synth 8-251] Error [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:225]
INFO: [Synth 8-251] 
DATA_FROM_TX=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx == DATA_SAMPLE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:237]
INFO: [Synth 8-251] Pass [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:238]
INFO: [Synth 8-251] 
DATA_FROM_TX=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx != DATA_SAMPLE=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:242]
INFO: [Synth 8-251] Error [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:243]
INFO: [Synth 8-251] 
LENGTH_FROM_TX=x == LENGTH_USER=x [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:251]
INFO: [Synth 8-251] Pass [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:252]
INFO: [Synth 8-251] 
LENGTH FROM_TX=x != LENGTH_USER=x [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:256]
INFO: [Synth 8-251] Error [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:257]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:166]
INFO: [Synth 8-6155] done synthesizing module 'receiver' (11#1) [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:21]
INFO: [Synth 8-6155] done synthesizing module 'top_ip' (12#1) [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/top_ip.v:21]
WARNING: [Synth 8-3331] design encoder_16to4 has unconnected port d_in[0]
WARNING: [Synth 8-3331] design encoder_2to1 has unconnected port d_in[0]
WARNING: [Synth 8-3331] design encoder_4to2 has unconnected port d_in[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2054.824 ; gain = 597.766
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2054.824 ; gain = 597.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2054.824 ; gain = 597.766
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2107.453 ; gain = 4.785
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/constrs_1/new/constrs_top_ip.xdc]
Finished Parsing XDC File [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/constrs_1/new/constrs_top_ip.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2696.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.882 . Memory (MB): peak = 2698.984 ; gain = 2.273
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 2698.984 ; gain = 1241.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku5p-ffvb676-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 2698.984 ; gain = 1241.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 2698.984 ; gain = 1241.926
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'receiver'
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1517]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1516]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1515]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1514]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1513]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1512]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1511]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1510]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1509]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1508]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1507]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1506]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1505]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1504]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1503]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1502]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1501]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1500]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1499]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1498]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1497]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1496]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1495]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1494]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1493]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1492]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1491]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1490]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1489]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1488]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1487]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1486]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1485]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1484]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1483]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1482]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1481]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1480]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1479]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1478]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1477]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1476]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1475]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1474]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1473]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1472]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1471]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1470]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1469]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1468]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1467]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1466]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1465]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1464]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1463]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1462]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1461]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1460]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1459]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1458]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1457]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1456]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1455]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1454]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1453]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1452]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1451]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1450]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1449]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1448]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1447]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1446]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1445]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1444]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1443]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1442]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1441]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1440]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1439]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1438]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1437]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1436]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1435]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1434]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1433]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1432]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1431]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1430]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1429]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1428]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1427]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1426]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1425]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1424]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1423]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1422]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1421]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1420]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1419]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg[1418]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:194]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                              000
                      s1 |                              001 |                              001
                      s2 |                              010 |                              010
                      s3 |                              011 |                              011
                      s4 |                              100 |                              100
                      s5 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'receiver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:18 ; elapsed = 00:03:46 . Memory (MB): peak = 2737.770 ; gain = 1280.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |fsm__GB0                     |           1|     48146|
|2     |fsm__GB1                     |           1|     43685|
|3     |datapath__7_transmitter__GD  |           1|    160393|
|4     |reg__21_transmitter          |           1|     12000|
|5     |datapath__6_transmitter__GD  |           1|     44869|
|6     |datapath__4_transmitter__GD  |           1|     44869|
|7     |datapath__17_transmitter__GD |           1|     44869|
|8     |transmitter__GCB5            |           1|     14280|
|9     |transmitter__GCB6            |           1|     26280|
|10    |transmitter__GCB7            |           1|       112|
|11    |datapath__13_transmitter__GD |           1|     44869|
|12    |transmitter__GCB9            |           1|     24000|
|13    |transmitter__GCB10           |           1|     32654|
|14    |transmitter__GCB11           |           1|     10200|
|15    |transmitter__GCB12           |           1|     10704|
|16    |transmitter__GCB13           |           1|     14351|
|17    |transmitter__GCB14           |           1|     18360|
|18    |transmitter__GCB15           |           1|     39967|
|19    |transmitter__GCB16           |           1|     24290|
|20    |transmitter__GCB17           |           1|     16320|
|21    |transmitter__GCB18           |           1|     28170|
|22    |transmitter__GCB19           |           1|     25729|
|23    |case__4682_receiver__GD      |           1|     36002|
|24    |case__4683_receiver__GD      |           1|     35694|
|25    |fsm__1__GB2                  |           1|     43769|
|26    |datapath__29_receiver__GD    |           1|    160393|
|27    |receiver__GCB1               |           1|     49941|
|28    |receiver__GCB2               |           1|     30600|
|29    |receiver__GCB3               |           1|      8664|
|30    |receiver__GCB4               |           1|     10200|
|31    |datapath__40_receiver__GD    |           1|     44869|
|32    |receiver__GCB6               |           1|     12240|
|33    |receiver__GCB7               |           1|     18120|
|34    |datapath__28_receiver__GD    |           1|     44869|
|35    |reg__32_receiver             |           1|     12000|
|36    |datapath__26_receiver__GD    |           1|     44869|
|37    |receiver__GCB11              |           1|     24000|
|38    |receiver__GCB13              |           1|     30600|
|39    |receiver__GCB14              |           1|      8160|
|40    |receiver__GCB15              |           1|     29931|
|41    |receiver__GCB16              |           1|     24000|
|42    |receiver__GCB17              |           1|     12916|
|43    |receiver__GCB18              |           1|     24418|
|44    |receiver__GCB19              |           1|     21933|
|45    |receiver__GCB20              |           1|     24480|
|46    |top_ip__GC0                  |           1|      1421|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register data_tmp_reg_reg [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:115]
INFO: [Synth 8-3538] Detected potentially large (wide) register payload_reg_reg [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:112]
INFO: [Synth 8-3538] Detected potentially large (wide) register data_out_reg_reg [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:114]
INFO: [Synth 8-3538] Detected potentially large (wide) register data_tmp_reg_reg [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:124]
INFO: [Synth 8-3538] Detected potentially large (wide) register payload_reg_reg [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:122]
INFO: [Synth 8-3538] Detected potentially large (wide) register data_out_reg_reg [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:123]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 13    
	   3 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 108   
+---Registers : 
	            12144 Bit    Registers := 2     
	            12000 Bit    Registers := 4     
	              256 Bit    Registers := 1     
	               16 Bit    Registers := 31    
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 5     
+---Muxes : 
	   7 Input  12144 Bit        Muxes := 1     
	   6 Input  12144 Bit        Muxes := 1     
	   7 Input  12000 Bit        Muxes := 2     
	   2 Input  12000 Bit        Muxes := 4     
	   6 Input  12000 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 16    
	   6 Input     16 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 1527  
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	   6 Input      1 Bit        Muxes := 1526  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register data_tmp_reg_reg [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:115]
INFO: [Synth 8-3538] Detected potentially large (wide) register payload_reg_reg [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:112]
INFO: [Synth 8-3538] Detected potentially large (wide) register data_out_reg_reg [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:114]
INFO: [Synth 8-3538] Detected potentially large (wide) register data_tmp_reg_reg [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:124]
INFO: [Synth 8-3538] Detected potentially large (wide) register payload_reg_reg [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:122]
INFO: [Synth 8-3538] Detected potentially large (wide) register data_out_reg_reg [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:123]
Hierarchical RTL Component report 
Module transmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 7     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	            12144 Bit    Registers := 1     
	            12000 Bit    Registers := 2     
	              256 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input  12144 Bit        Muxes := 1     
	   7 Input  12000 Bit        Muxes := 2     
	   2 Input  12000 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 6     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 1527  
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 6     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	            12144 Bit    Registers := 1     
	            12000 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	                4 Bit    Registers := 2     
+---Muxes : 
	   6 Input  12144 Bit        Muxes := 1     
	   6 Input  12000 Bit        Muxes := 2     
	   2 Input  12000 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1526  
	   2 Input      1 Bit        Muxes := 13    
Module ctrl_stt_reg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module bin_to_gray__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module bin_to_gray__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
Module bin_to_gray__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
Module sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module sync__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module sync__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module gray_to_bin__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module gray_to_bin__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
Module gray_to_bin__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
Module bin_to_gray__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
Module bin_to_gray__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module bin_to_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module sync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module sync__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module gray_to_bin__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
Module gray_to_bin__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module gray_to_bin 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1824 (col length:96)
BRAMs: 960 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'cnt_reg_reg[15:0]' into 'cnt_reg_reg[15:0]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:118]
WARNING: [Synth 8-3917] design transmitter__GCB15 has port P[19] driven by constant 0
WARNING: [Synth 8-3917] design transmitter__GCB15 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design transmitter__GCB15 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design transmitter__GCB15 has port P[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'frame_num_reg[12]' (LD) to 'frame_num_reg[13]'
INFO: [Synth 8-3886] merging instance 'frame_num_reg[13]' (LD) to 'frame_num_reg[14]'
INFO: [Synth 8-3886] merging instance 'frame_num_reg[14]' (LD) to 'frame_num_reg[15]'
INFO: [Synth 8-3886] merging instance 'counter_reg_reg[0]__0' (FDRE) to 'counter_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'counter_reg_reg[1]__0' (FDRE) to 'counter_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'counter_reg_reg[2]__0' (FDRE) to 'counter_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'counter_reg_reg[3]__0' (FDRE) to 'counter_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'counter_reg_reg[4]__0' (FDRE) to 'counter_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'counter_reg_reg[5]__0' (FDRE) to 'counter_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'counter_reg_reg[6]__0' (FDRE) to 'counter_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'counter_reg_reg[7]__0' (FDRE) to 'counter_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'counter_reg_reg[8]__0' (FDRE) to 'counter_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'counter_reg_reg[9]__0' (FDRE) to 'counter_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'counter_reg_reg[10]__0' (FDRE) to 'counter_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'counter_reg_reg[11]__0' (FDRE) to 'counter_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'counter_reg_reg[12]__0' (FDRE) to 'counter_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'counter_reg_reg[13]__0' (FDRE) to 'counter_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'counter_reg_reg[14]__0' (FDRE) to 'counter_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'counter_reg_reg[15]__0' (FDRE) to 'counter_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'pkt_cnt_out_reg_reg[6]' (FDRE) to 'pkt_cnt_out_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'pkt_cnt_out_reg_reg[7]' (FDRE) to 'pkt_cnt_out_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'pkt_cnt_out_reg_reg[8]' (FDRE) to 'pkt_cnt_out_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'pkt_cnt_out_reg_reg[9]' (FDRE) to 'pkt_cnt_out_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'pkt_cnt_out_reg_reg[10]' (FDRE) to 'pkt_cnt_out_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'pkt_cnt_out_reg_reg[11]' (FDRE) to 'pkt_cnt_out_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'pkt_cnt_out_reg_reg[12]' (FDRE) to 'pkt_cnt_out_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'pkt_cnt_out_reg_reg[13]' (FDRE) to 'pkt_cnt_out_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'pkt_cnt_out_reg_reg[14]' (FDRE) to 'pkt_cnt_out_reg_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pkt_cnt_out_reg_reg[15] )
INFO: [Synth 8-4471] merging register 'cnt_reg_reg[15:0]' into 'cnt_reg_reg[15:0]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/receiver.v:127]
WARNING: [Synth 8-3917] design receiver__GCB1 has port P[19] driven by constant 0
WARNING: [Synth 8-3917] design receiver__GCB1 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design receiver__GCB1 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design receiver__GCB1 has port P[0] driven by constant 0
WARNING: [Synth 8-3917] design receiver__GCB1 has port O57[19] driven by constant 0
WARNING: [Synth 8-3917] design receiver__GCB1 has port O57[2] driven by constant 0
WARNING: [Synth 8-3917] design receiver__GCB1 has port O57[1] driven by constant 0
WARNING: [Synth 8-3917] design receiver__GCB1 has port O57[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'counter_reg_reg[0]__0' (FDRE) to 'counter_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'counter_reg_reg[1]__0' (FDRE) to 'counter_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'counter_reg_reg[2]__0' (FDRE) to 'counter_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'counter_reg_reg[3]__0' (FDRE) to 'counter_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'counter_reg_reg[4]__0' (FDRE) to 'counter_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'counter_reg_reg[5]__0' (FDRE) to 'counter_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'counter_reg_reg[6]__0' (FDRE) to 'counter_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'counter_reg_reg[7]__0' (FDRE) to 'counter_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'counter_reg_reg[8]__0' (FDRE) to 'counter_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'counter_reg_reg[9]__0' (FDRE) to 'counter_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'counter_reg_reg[10]__0' (FDRE) to 'counter_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'counter_reg_reg[11]__0' (FDRE) to 'counter_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'counter_reg_reg[12]__0' (FDRE) to 'counter_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'counter_reg_reg[13]__0' (FDRE) to 'counter_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'counter_reg_reg[14]__0' (FDRE) to 'counter_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'counter_reg_reg[15]__0' (FDRE) to 'counter_reg_reg[15]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:11:08 ; elapsed = 00:12:54 . Memory (MB): peak = 2797.082 ; gain = 1340.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |fsm__GB0                     |           1|     48144|
|2     |fsm__GB1                     |           1|     39219|
|3     |datapath__7_transmitter__GD  |           1|    160393|
|4     |reg__21_transmitter          |           1|     12000|
|5     |datapath__6_transmitter__GD  |           1|     44869|
|6     |datapath__4_transmitter__GD  |           1|     44845|
|7     |datapath__17_transmitter__GD |           1|     44869|
|8     |transmitter__GCB5            |           1|      2177|
|9     |transmitter__GCB6            |           1|     14177|
|10    |transmitter__GCB7            |           1|        98|
|11    |datapath__13_transmitter__GD |           1|     44845|
|12    |transmitter__GCB9            |           1|     24000|
|13    |transmitter__GCB10           |           1|      4990|
|14    |transmitter__GCB11           |           1|      1555|
|15    |transmitter__GCB12           |           1|      2177|
|16    |transmitter__GCB13           |           1|      2233|
|17    |transmitter__GCB14           |           1|         0|
|18    |transmitter__GCB15           |           1|     38104|
|19    |transmitter__GCB16           |           1|     24290|
|20    |transmitter__GCB17           |           1|         0|
|21    |transmitter__GCB18           |           1|       997|
|22    |transmitter__GCB19           |           1|       954|
|23    |case__4682_receiver__GD      |           1|     36000|
|24    |case__4683_receiver__GD      |           1|     35692|
|25    |fsm__1__GB2                  |           1|     39225|
|26    |datapath__29_receiver__GD    |           1|    160393|
|27    |receiver__GCB1               |           1|      2880|
|28    |receiver__GCB2               |           1|      4665|
|29    |receiver__GCB3               |           1|      1439|
|30    |receiver__GCB4               |           1|       311|
|31    |datapath__40_receiver__GD    |           1|     44869|
|32    |receiver__GCB6               |           1|      1866|
|33    |receiver__GCB7               |           1|     12933|
|34    |datapath__28_receiver__GD    |           1|     44869|
|35    |reg__32_receiver             |           1|     12000|
|36    |datapath__26_receiver__GD    |           1|     44845|
|37    |receiver__GCB11              |           1|     24000|
|38    |receiver__GCB13              |           1|      4665|
|39    |receiver__GCB14              |           1|      1244|
|40    |receiver__GCB15              |           1|     26498|
|41    |receiver__GCB16              |           1|     24000|
|42    |receiver__GCB17              |           1|     12837|
|43    |receiver__GCB18              |           1|      1131|
|44    |receiver__GCB19              |           1|       830|
|45    |receiver__GCB20              |           1|         0|
|46    |top_ip__GC0                  |           1|       667|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:11:42 ; elapsed = 00:13:40 . Memory (MB): peak = 3158.645 ; gain = 1701.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:12:07 ; elapsed = 00:14:09 . Memory (MB): peak = 3336.805 ; gain = 1879.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |fsm__GB0                     |           1|     37644|
|2     |fsm__GB1                     |           1|     28719|
|3     |datapath__7_transmitter__GD  |           1|    160384|
|4     |reg__21_transmitter          |           1|     12000|
|5     |datapath__6_transmitter__GD  |           1|     44756|
|6     |datapath__4_transmitter__GD  |           1|      5597|
|7     |datapath__17_transmitter__GD |           1|     44756|
|8     |transmitter__GCB5            |           1|      1736|
|9     |transmitter__GCB6            |           1|     13736|
|10    |transmitter__GCB7            |           1|        98|
|11    |datapath__13_transmitter__GD |           1|      5597|
|12    |transmitter__GCB9            |           1|      3000|
|13    |transmitter__GCB10           |           1|      3982|
|14    |transmitter__GCB11           |           1|      1240|
|15    |transmitter__GCB12           |           1|      1707|
|16    |transmitter__GCB13           |           1|      1792|
|17    |transmitter__GCB15           |           1|     17104|
|18    |transmitter__GCB16           |           1|     24290|
|19    |transmitter__GCB18           |           1|       997|
|20    |transmitter__GCB19           |           1|       954|
|21    |case__4682_receiver__GD      |           1|     25500|
|22    |case__4683_receiver__GD      |           1|     35692|
|23    |fsm__1__GB2                  |           1|     28725|
|24    |datapath__29_receiver__GD    |           1|    160384|
|25    |receiver__GCB1               |           1|      2870|
|26    |receiver__GCB2               |           1|      3720|
|27    |receiver__GCB3               |           1|      1131|
|28    |receiver__GCB4               |           1|       248|
|29    |datapath__40_receiver__GD    |           1|     44756|
|30    |receiver__GCB6               |           1|      1488|
|31    |receiver__GCB7               |           1|     12744|
|32    |datapath__28_receiver__GD    |           1|     44756|
|33    |reg__32_receiver             |           1|     12000|
|34    |datapath__26_receiver__GD    |           1|      5597|
|35    |receiver__GCB11              |           1|      3000|
|36    |receiver__GCB13              |           1|      3720|
|37    |receiver__GCB14              |           1|       992|
|38    |receiver__GCB15              |           1|     26498|
|39    |receiver__GCB16              |           1|      3000|
|40    |receiver__GCB17              |           1|     12837|
|41    |receiver__GCB18              |           1|      1131|
|42    |receiver__GCB19              |           1|       830|
|43    |top_ip__GC0                  |           1|       667|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
