reset_control	,	V_22
err_clk_get	,	V_29
data	,	V_4
TIM_CR1_OPM	,	V_12
TIM_SR	,	V_15
"%pOF: failed to request irq.\n"	,	L_6
writel_relaxed	,	F_3
TIM_DIER	,	V_39
"%pOF: STM32 clockevent driver initialized (%d bits)\n"	,	L_7
HZ	,	V_40
clk_put	,	F_26
DIV_ROUND_CLOSEST	,	F_20
of_reset_control_get	,	F_14
reset_control_assert	,	F_15
event_handler	,	V_16
ret	,	V_26
prescaler	,	V_28
clk	,	V_21
periodic_top	,	V_7
err_get_irq	,	V_34
bits	,	V_27
TIM_DIER_UIE	,	V_38
request_irq	,	F_22
PTR_ERR	,	F_10
"failed to get clock for clockevent (%d)\n"	,	L_1
IRQ_HANDLED	,	V_17
TIM_EGR	,	V_37
clk_get_rate	,	F_13
max_delta	,	V_25
readl_relaxed	,	F_19
stm32_clock_event_ddata	,	V_3
stm32_clock_event_set_next_event	,	F_5
reset_control_deassert	,	F_16
pr_err	,	F_11
irq_of_parse_and_map	,	F_18
clock_event_ddata	,	V_20
of_clk_get	,	F_8
"stm32 clockevent"	,	L_5
iounmap	,	F_24
np	,	V_19
ENXIO	,	V_31
rstc	,	V_23
IRQF_TIMER	,	V_41
device_node	,	V_18
stm32_clockevent_init	,	F_7
stm32_clock_event_set_periodic	,	F_4
stm32_clock_event_handler	,	F_6
rate	,	V_24
"failed to map registers for clockevent\n"	,	L_3
evtdev	,	V_2
TIM_CR1	,	V_6
"failed to enable timer clock for clockevent (%d)\n"	,	L_2
clk_prepare_enable	,	F_12
TIM_PSC	,	V_35
err_clk_enable	,	V_30
evt	,	V_11
pr_info	,	F_23
TIM_CR1_CEN	,	V_10
irqreturn_t	,	T_1
TIM_CR1_ARPE	,	V_9
clock_event_device	,	V_1
irq	,	V_13
clk_disable_unprepare	,	F_25
dev_id	,	V_14
EINVAL	,	V_33
"%pOF: failed to get irq.\n"	,	L_4
stm32_clock_event_shutdown	,	F_1
container_of	,	F_2
clockevents_config_and_register	,	F_21
__init	,	T_2
of_iomap	,	F_17
err_iomap	,	V_32
TIM_ARR	,	V_8
TIM_EGR_UG	,	V_36
base	,	V_5
IS_ERR	,	F_9
