

================================================================
== Vivado HLS Report for 'LDPC_Out'
================================================================
* Date:           Fri Mar 15 18:33:41 2019

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        LDPC_Out
* Solution:       solution2
* Product family: kintex7
* Target device:  xc7k160tfbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.96|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 6.96ns
ST_1: rd_clk_in_read (37)  [1/1] 0.00ns
:15  %rd_clk_in_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %rd_clk_in)

ST_1: block_V_read (38)  [1/1] 0.00ns
:16  %block_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %block_V)

ST_1: reset_read (39)  [1/1] 0.00ns
:17  %reset_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %reset)

ST_1: zero_load (41)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:39
:19  %zero_load = load i1* @zero, align 1

ST_1: max_load (42)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:54
:20  %max_load = load i16* @max, align 2

ST_1: tmp_8 (43)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:54
:21  %tmp_8 = trunc i16 %max_load to i13

ST_1: read_cnt_load (44)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:54
:22  %read_cnt_load = load i16* @read_cnt, align 2

ST_1: StgValue_11 (46)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:39
:24  br i1 %reset_read, label %1, label %.critedge

ST_1: tmp_1 (48)  [1/1] 1.55ns  loc: LDPC_Out/LDPC_Out.cpp:54
.critedge:0  %tmp_1 = icmp slt i16 %read_cnt_load, %max_load

ST_1: or_cond_2 (49)  [1/1] 0.84ns  loc: LDPC_Out/LDPC_Out.cpp:54
.critedge:1  %or_cond_2 = or i1 %zero_load, %tmp_1

ST_1: StgValue_14 (50)  [1/1] 1.09ns  loc: LDPC_Out/LDPC_Out.cpp:54
.critedge:2  br i1 %or_cond_2, label %.critedge._crit_edge, label %3

ST_1: StgValue_15 (53)  [1/1] 1.09ns  loc: LDPC_Out/LDPC_Out.cpp:57
:1  store i16 0, i16* @read_cnt, align 2

ST_1: StgValue_16 (55)  [1/1] 1.09ns  loc: LDPC_Out/LDPC_Out.cpp:59
:3  store i1 true, i1* @zero, align 1

ST_1: StgValue_17 (59)  [1/1] 1.09ns  loc: LDPC_Out/LDPC_Out.cpp:61
:7  br label %._crit_edge21

ST_1: StgValue_18 (61)  [1/1] 1.09ns  loc: LDPC_Out/LDPC_Out.cpp:39
:0  br i1 %zero_load, label %2, label %.critedge._crit_edge

ST_1: StgValue_19 (63)  [1/1] 1.09ns  loc: LDPC_Out/LDPC_Out.cpp:41
:0  store i1 false, i1* @zero, align 1

ST_1: tmp (64)  [1/1] 0.85ns  loc: LDPC_Out/LDPC_Out.cpp:42
:1  %tmp = icmp eq i2 %block_V_read, 1

ST_1: storemerge1 (65)  [1/1] 0.84ns  loc: LDPC_Out/LDPC_Out.cpp:42
:2  %storemerge1 = select i1 %tmp, i13 1024, i13 -4096

ST_1: storemerge1_cast_cas (66)  [1/1] 0.84ns  loc: LDPC_Out/LDPC_Out.cpp:42
:3  %storemerge1_cast_cas = select i1 %tmp, i16 1024, i16 4096

ST_1: storemerge2_cast_cas (67)  [1/1] 0.84ns  loc: LDPC_Out/LDPC_Out.cpp:42
:4  %storemerge2_cast_cas = select i1 %tmp, i16 127, i16 511

ST_1: StgValue_24 (68)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:49
:5  store i16 %storemerge1_cast_cas, i16* @max, align 2

ST_1: StgValue_25 (69)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:45
:6  store i16 %storemerge2_cast_cas, i16* @trig, align 2

ST_1: StgValue_26 (70)  [1/1] 1.09ns  loc: LDPC_Out/LDPC_Out.cpp:52
:7  br label %.critedge._crit_edge

ST_1: max_loc_1 (72)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:54
.critedge._crit_edge:0  %max_loc_1 = phi i13 [ %tmp_8, %.critedge ], [ %storemerge1, %2 ], [ %tmp_8, %1 ]

ST_1: max_loc_1_cast (73)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:62
.critedge._crit_edge:1  %max_loc_1_cast = zext i13 %max_loc_1 to i16

ST_1: tmp_3 (74)  [1/1] 1.55ns  loc: LDPC_Out/LDPC_Out.cpp:62
.critedge._crit_edge:2  %tmp_3 = icmp slt i16 %read_cnt_load, %max_loc_1_cast

ST_1: or_cond1_3 (75)  [1/1] 0.84ns  loc: LDPC_Out/LDPC_Out.cpp:62
.critedge._crit_edge:3  %or_cond1_3 = and i1 %tmp_3, %rd_clk_in_read

ST_1: StgValue_31 (76)  [1/1] 1.09ns  loc: LDPC_Out/LDPC_Out.cpp:62
.critedge._crit_edge:4  br i1 %or_cond1_3, label %_ifconv, label %._crit_edge21

ST_1: tmp_7 (128)  [1/1] 1.46ns  loc: LDPC_Out/LDPC_Out.cpp:110
:3  %tmp_7 = add i16 %read_cnt_load, 1

ST_1: StgValue_33 (129)  [1/1] 1.09ns  loc: LDPC_Out/LDPC_Out.cpp:110
:4  store i16 %tmp_7, i16* @read_cnt, align 2

ST_1: StgValue_34 (130)  [1/1] 1.09ns  loc: LDPC_Out/LDPC_Out.cpp:112
:5  br label %._crit_edge21


 <State 2>: 3.63ns
ST_2: pos_load (45)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:68
:23  %pos_load = load i16* @pos_r, align 2

ST_2: StgValue_36 (52)  [1/1] 1.09ns  loc: LDPC_Out/LDPC_Out.cpp:56
:0  store i16 0, i16* @pos_r, align 2

ST_2: tmp_5 (79)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:68
_ifconv:1  %tmp_5 = sext i16 %pos_load to i32

ST_2: mem_out0_addr (80)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:68
_ifconv:2  %mem_out0_addr = getelementptr [512 x i1]* %mem_out0, i32 0, i32 %tmp_5

ST_2: data (81)  [2/2] 2.39ns  loc: LDPC_Out/LDPC_Out.cpp:68
_ifconv:3  %data = load i1* %mem_out0_addr, align 1

ST_2: mem_out1_addr (82)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:72
_ifconv:4  %mem_out1_addr = getelementptr [512 x i1]* %mem_out1, i32 0, i32 %tmp_5

ST_2: data_1 (83)  [2/2] 2.39ns  loc: LDPC_Out/LDPC_Out.cpp:72
_ifconv:5  %data_1 = load i1* %mem_out1_addr, align 1

ST_2: mem_out2_addr (84)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:76
_ifconv:6  %mem_out2_addr = getelementptr [512 x i1]* %mem_out2, i32 0, i32 %tmp_5

ST_2: data_2 (85)  [2/2] 2.39ns  loc: LDPC_Out/LDPC_Out.cpp:76
_ifconv:7  %data_2 = load i1* %mem_out2_addr, align 1

ST_2: mem_out3_addr (86)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:80
_ifconv:8  %mem_out3_addr = getelementptr [512 x i1]* %mem_out3, i32 0, i32 %tmp_5

ST_2: data_3 (87)  [2/2] 2.39ns  loc: LDPC_Out/LDPC_Out.cpp:80
_ifconv:9  %data_3 = load i1* %mem_out3_addr, align 1

ST_2: mem_out4_addr (88)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:84
_ifconv:10  %mem_out4_addr = getelementptr [512 x i1]* %mem_out4, i32 0, i32 %tmp_5

ST_2: data_4 (89)  [2/2] 2.39ns  loc: LDPC_Out/LDPC_Out.cpp:84
_ifconv:11  %data_4 = load i1* %mem_out4_addr, align 1

ST_2: mem_out5_addr (90)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:88
_ifconv:12  %mem_out5_addr = getelementptr [512 x i1]* %mem_out5, i32 0, i32 %tmp_5

ST_2: data_5 (91)  [2/2] 2.39ns  loc: LDPC_Out/LDPC_Out.cpp:88
_ifconv:13  %data_5 = load i1* %mem_out5_addr, align 1

ST_2: mem_out6_addr (92)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:92
_ifconv:14  %mem_out6_addr = getelementptr [512 x i1]* %mem_out6, i32 0, i32 %tmp_5

ST_2: data_6 (93)  [2/2] 2.39ns  loc: LDPC_Out/LDPC_Out.cpp:92
_ifconv:15  %data_6 = load i1* %mem_out6_addr, align 1

ST_2: mem_out7_addr (94)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:96
_ifconv:16  %mem_out7_addr = getelementptr [512 x i1]* %mem_out7, i32 0, i32 %tmp_5

ST_2: data_7 (95)  [2/2] 2.39ns  loc: LDPC_Out/LDPC_Out.cpp:96
_ifconv:17  %data_7 = load i1* %mem_out7_addr, align 1

ST_2: trig_load (114)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:101
_ifconv:36  %trig_load = load i16* @trig, align 2

ST_2: tmp_s (115)  [1/1] 1.55ns  loc: LDPC_Out/LDPC_Out.cpp:101
_ifconv:37  %tmp_s = icmp eq i16 %pos_load, %trig_load

ST_2: StgValue_56 (116)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:101
_ifconv:38  br i1 %tmp_s, label %4, label %5

ST_2: tmp_6 (118)  [1/1] 1.46ns  loc: LDPC_Out/LDPC_Out.cpp:107
:0  %tmp_6 = add i16 %pos_load, 1

ST_2: StgValue_58 (119)  [1/1] 1.09ns
:1  br label %6

ST_2: StgValue_59 (123)  [1/1] 1.09ns  loc: LDPC_Out/LDPC_Out.cpp:105
:2  br label %6

ST_2: storemerge (125)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:107
:0  %storemerge = phi i16 [ %tmp_6, %5 ], [ 0, %4 ]

ST_2: StgValue_61 (126)  [1/1] 1.09ns  loc: LDPC_Out/LDPC_Out.cpp:104
:1  store i16 %storemerge, i16* @pos_r, align 2

ST_2: val_assign (132)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:110
._crit_edge21:0  %val_assign = phi i16 [ 0, %3 ], [ %tmp_7, %6 ], [ %read_cnt_load, %.critedge._crit_edge ]


 <State 3>: 4.91ns
ST_3: StgValue_63 (22)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %data_out), !map !40

ST_3: StgValue_64 (23)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1 %reset), !map !44

ST_3: StgValue_65 (24)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %cur_read_pos_V), !map !50

ST_3: StgValue_66 (25)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i2 %block_V), !map !54

ST_3: StgValue_67 (26)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1 %rd_clk_in), !map !58

ST_3: StgValue_68 (27)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %rd_mux), !map !62

ST_3: StgValue_69 (28)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap([512 x i1]* %mem_out0), !map !66

ST_3: StgValue_70 (29)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap([512 x i1]* %mem_out1), !map !72

ST_3: StgValue_71 (30)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap([512 x i1]* %mem_out2), !map !76

ST_3: StgValue_72 (31)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap([512 x i1]* %mem_out3), !map !80

ST_3: StgValue_73 (32)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap([512 x i1]* %mem_out4), !map !84

ST_3: StgValue_74 (33)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap([512 x i1]* %mem_out5), !map !88

ST_3: StgValue_75 (34)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap([512 x i1]* %mem_out6), !map !92

ST_3: StgValue_76 (35)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap([512 x i1]* %mem_out7), !map !96

ST_3: StgValue_77 (36)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @LDPC_Out_str) nounwind

ST_3: StgValue_78 (40)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:33
:18  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_3: StgValue_79 (54)  [1/1] 1.09ns  loc: LDPC_Out/LDPC_Out.cpp:58
:2  store i16 0, i16* @mem, align 2

ST_3: mux_load (56)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:60
:4  %mux_load = load i1* @mux, align 1

ST_3: tmp_2 (57)  [1/1] 0.84ns  loc: LDPC_Out/LDPC_Out.cpp:60
:5  %tmp_2 = xor i1 %mux_load, true

ST_3: StgValue_82 (58)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:60
:6  store i1 %tmp_2, i1* @mux, align 1

ST_3: mem_load (78)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:65
_ifconv:0  %mem_load = load i16* @mem, align 2

ST_3: data (81)  [1/2] 2.39ns  loc: LDPC_Out/LDPC_Out.cpp:68
_ifconv:3  %data = load i1* %mem_out0_addr, align 1

ST_3: data_1 (83)  [1/2] 2.39ns  loc: LDPC_Out/LDPC_Out.cpp:72
_ifconv:5  %data_1 = load i1* %mem_out1_addr, align 1

ST_3: data_2 (85)  [1/2] 2.39ns  loc: LDPC_Out/LDPC_Out.cpp:76
_ifconv:7  %data_2 = load i1* %mem_out2_addr, align 1

ST_3: data_3 (87)  [1/2] 2.39ns  loc: LDPC_Out/LDPC_Out.cpp:80
_ifconv:9  %data_3 = load i1* %mem_out3_addr, align 1

ST_3: data_4 (89)  [1/2] 2.39ns  loc: LDPC_Out/LDPC_Out.cpp:84
_ifconv:11  %data_4 = load i1* %mem_out4_addr, align 1

ST_3: data_5 (91)  [1/2] 2.39ns  loc: LDPC_Out/LDPC_Out.cpp:88
_ifconv:13  %data_5 = load i1* %mem_out5_addr, align 1

ST_3: data_6 (93)  [1/2] 2.39ns  loc: LDPC_Out/LDPC_Out.cpp:92
_ifconv:15  %data_6 = load i1* %mem_out6_addr, align 1

ST_3: data_7 (95)  [1/2] 2.39ns  loc: LDPC_Out/LDPC_Out.cpp:96
_ifconv:17  %data_7 = load i1* %mem_out7_addr, align 1

ST_3: sel_tmp2 (96)  [1/1] 1.55ns  loc: LDPC_Out/LDPC_Out.cpp:65
_ifconv:18  %sel_tmp2 = icmp eq i16 %mem_load, 6

ST_3: sel_tmp4 (97)  [1/1] 1.55ns  loc: LDPC_Out/LDPC_Out.cpp:65
_ifconv:19  %sel_tmp4 = icmp eq i16 %mem_load, 5

ST_3: sel_tmp6 (98)  [1/1] 1.55ns  loc: LDPC_Out/LDPC_Out.cpp:65
_ifconv:20  %sel_tmp6 = icmp eq i16 %mem_load, 4

ST_3: sel_tmp8 (99)  [1/1] 1.55ns  loc: LDPC_Out/LDPC_Out.cpp:65
_ifconv:21  %sel_tmp8 = icmp eq i16 %mem_load, 3

ST_3: sel_tmp (100)  [1/1] 1.55ns  loc: LDPC_Out/LDPC_Out.cpp:65
_ifconv:22  %sel_tmp = icmp eq i16 %mem_load, 2

ST_3: sel_tmp1 (101)  [1/1] 1.55ns  loc: LDPC_Out/LDPC_Out.cpp:65
_ifconv:23  %sel_tmp1 = icmp eq i16 %mem_load, 1

ST_3: sel_tmp3 (102)  [1/1] 1.55ns  loc: LDPC_Out/LDPC_Out.cpp:65
_ifconv:24  %sel_tmp3 = icmp eq i16 %mem_load, 0

ST_3: newSel (103)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:65 (grouped into LUT with out node newSel4)
_ifconv:25  %newSel = select i1 %sel_tmp3, i1 %data, i1 %data_1

ST_3: or_cond (104)  [1/1] 0.84ns  loc: LDPC_Out/LDPC_Out.cpp:65
_ifconv:26  %or_cond = or i1 %sel_tmp3, %sel_tmp1

ST_3: newSel1 (105)  [1/1] 0.84ns  loc: LDPC_Out/LDPC_Out.cpp:65 (out node of the LUT)
_ifconv:27  %newSel1 = select i1 %sel_tmp, i1 %data_2, i1 %data_3

ST_3: or_cond1 (106)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:65 (grouped into LUT with out node data_8)
_ifconv:28  %or_cond1 = or i1 %sel_tmp, %sel_tmp8

ST_3: newSel2 (107)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:65 (grouped into LUT with out node newSel5)
_ifconv:29  %newSel2 = select i1 %sel_tmp6, i1 %data_4, i1 %data_5

ST_3: or_cond2 (108)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:65 (grouped into LUT with out node newSel5)
_ifconv:30  %or_cond2 = or i1 %sel_tmp6, %sel_tmp4

ST_3: newSel3 (109)  [1/1] 0.84ns  loc: LDPC_Out/LDPC_Out.cpp:65 (out node of the LUT)
_ifconv:31  %newSel3 = select i1 %sel_tmp2, i1 %data_6, i1 %data_7

ST_3: newSel4 (110)  [1/1] 0.84ns  loc: LDPC_Out/LDPC_Out.cpp:65 (out node of the LUT)
_ifconv:32  %newSel4 = select i1 %or_cond, i1 %newSel, i1 %newSel1

ST_3: or_cond3 (111)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:65 (grouped into LUT with out node data_8)
_ifconv:33  %or_cond3 = or i1 %or_cond, %or_cond1

ST_3: newSel5 (112)  [1/1] 0.84ns  loc: LDPC_Out/LDPC_Out.cpp:65 (out node of the LUT)
_ifconv:34  %newSel5 = select i1 %or_cond2, i1 %newSel2, i1 %newSel3

ST_3: data_8 (113)  [1/1] 0.84ns  loc: LDPC_Out/LDPC_Out.cpp:65 (out node of the LUT)
_ifconv:35  %data_8 = select i1 %or_cond3, i1 %newSel4, i1 %newSel5

ST_3: tmp_4 (121)  [1/1] 1.46ns  loc: LDPC_Out/LDPC_Out.cpp:103
:0  %tmp_4 = add i16 %mem_load, 1

ST_3: StgValue_111 (122)  [1/1] 1.09ns  loc: LDPC_Out/LDPC_Out.cpp:103
:1  store i16 %tmp_4, i16* @mem, align 2

ST_3: StgValue_112 (127)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:109
:2  call void @_ssdm_op_Write.ap_auto.i1P(i1* %data_out, i1 %data_8)

ST_3: StgValue_113 (133)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:117
._crit_edge21:1  call void @_ssdm_op_Write.ap_auto.i16P(i16* %cur_read_pos_V, i16 %val_assign)

ST_3: StgValue_114 (134)  [1/1] 0.00ns  loc: LDPC_Out/LDPC_Out.cpp:119
._crit_edge21:2  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ reset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cur_read_pos_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ block_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rd_clk_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rd_mux]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mem_out0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mem_out1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mem_out2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mem_out3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mem_out4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mem_out5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mem_out6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mem_out7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ zero]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ max]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ read_cnt]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pos_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ trig]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mem]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mux]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rd_clk_in_read       (read         ) [ 0000]
block_V_read         (read         ) [ 0000]
reset_read           (read         ) [ 0111]
zero_load            (load         ) [ 0100]
max_load             (load         ) [ 0000]
tmp_8                (trunc        ) [ 0000]
read_cnt_load        (load         ) [ 0110]
StgValue_11          (br           ) [ 0000]
tmp_1                (icmp         ) [ 0000]
or_cond_2            (or           ) [ 0111]
StgValue_14          (br           ) [ 0000]
StgValue_15          (store        ) [ 0000]
StgValue_16          (store        ) [ 0000]
StgValue_17          (br           ) [ 0110]
StgValue_18          (br           ) [ 0000]
StgValue_19          (store        ) [ 0000]
tmp                  (icmp         ) [ 0000]
storemerge1          (select       ) [ 0000]
storemerge1_cast_cas (select       ) [ 0000]
storemerge2_cast_cas (select       ) [ 0000]
StgValue_24          (store        ) [ 0000]
StgValue_25          (store        ) [ 0000]
StgValue_26          (br           ) [ 0000]
max_loc_1            (phi          ) [ 0000]
max_loc_1_cast       (zext         ) [ 0000]
tmp_3                (icmp         ) [ 0000]
or_cond1_3           (and          ) [ 0111]
StgValue_31          (br           ) [ 0110]
tmp_7                (add          ) [ 0110]
StgValue_33          (store        ) [ 0000]
StgValue_34          (br           ) [ 0110]
pos_load             (load         ) [ 0000]
StgValue_36          (store        ) [ 0000]
tmp_5                (sext         ) [ 0000]
mem_out0_addr        (getelementptr) [ 0101]
mem_out1_addr        (getelementptr) [ 0101]
mem_out2_addr        (getelementptr) [ 0101]
mem_out3_addr        (getelementptr) [ 0101]
mem_out4_addr        (getelementptr) [ 0101]
mem_out5_addr        (getelementptr) [ 0101]
mem_out6_addr        (getelementptr) [ 0101]
mem_out7_addr        (getelementptr) [ 0101]
trig_load            (load         ) [ 0000]
tmp_s                (icmp         ) [ 0111]
StgValue_56          (br           ) [ 0000]
tmp_6                (add          ) [ 0000]
StgValue_58          (br           ) [ 0000]
StgValue_59          (br           ) [ 0000]
storemerge           (phi          ) [ 0000]
StgValue_61          (store        ) [ 0000]
val_assign           (phi          ) [ 0111]
StgValue_63          (specbitsmap  ) [ 0000]
StgValue_64          (specbitsmap  ) [ 0000]
StgValue_65          (specbitsmap  ) [ 0000]
StgValue_66          (specbitsmap  ) [ 0000]
StgValue_67          (specbitsmap  ) [ 0000]
StgValue_68          (specbitsmap  ) [ 0000]
StgValue_69          (specbitsmap  ) [ 0000]
StgValue_70          (specbitsmap  ) [ 0000]
StgValue_71          (specbitsmap  ) [ 0000]
StgValue_72          (specbitsmap  ) [ 0000]
StgValue_73          (specbitsmap  ) [ 0000]
StgValue_74          (specbitsmap  ) [ 0000]
StgValue_75          (specbitsmap  ) [ 0000]
StgValue_76          (specbitsmap  ) [ 0000]
StgValue_77          (spectopmodule) [ 0000]
StgValue_78          (specpipeline ) [ 0000]
StgValue_79          (store        ) [ 0000]
mux_load             (load         ) [ 0000]
tmp_2                (xor          ) [ 0000]
StgValue_82          (store        ) [ 0000]
mem_load             (load         ) [ 0000]
data                 (load         ) [ 0000]
data_1               (load         ) [ 0000]
data_2               (load         ) [ 0000]
data_3               (load         ) [ 0000]
data_4               (load         ) [ 0000]
data_5               (load         ) [ 0000]
data_6               (load         ) [ 0000]
data_7               (load         ) [ 0000]
sel_tmp2             (icmp         ) [ 0000]
sel_tmp4             (icmp         ) [ 0000]
sel_tmp6             (icmp         ) [ 0000]
sel_tmp8             (icmp         ) [ 0000]
sel_tmp              (icmp         ) [ 0000]
sel_tmp1             (icmp         ) [ 0000]
sel_tmp3             (icmp         ) [ 0000]
newSel               (select       ) [ 0000]
or_cond              (or           ) [ 0000]
newSel1              (select       ) [ 0000]
or_cond1             (or           ) [ 0000]
newSel2              (select       ) [ 0000]
or_cond2             (or           ) [ 0000]
newSel3              (select       ) [ 0000]
newSel4              (select       ) [ 0000]
or_cond3             (or           ) [ 0000]
newSel5              (select       ) [ 0000]
data_8               (select       ) [ 0000]
tmp_4                (add          ) [ 0000]
StgValue_111         (store        ) [ 0000]
StgValue_112         (write        ) [ 0000]
StgValue_113         (write        ) [ 0000]
StgValue_114         (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cur_read_pos_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cur_read_pos_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="block_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rd_clk_in">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rd_clk_in"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rd_mux">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rd_mux"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mem_out0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_out0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mem_out1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_out1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mem_out2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_out2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mem_out3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_out3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="mem_out4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_out4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="mem_out5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_out5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="mem_out6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_out6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="mem_out7">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_out7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="zero">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zero"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="max">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="read_cnt">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_cnt"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="pos_r">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pos_r"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="trig">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trig"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="mem">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="mux">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mux"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LDPC_Out_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="rd_clk_in_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rd_clk_in_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="block_V_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="2" slack="0"/>
<pin id="106" dir="0" index="1" bw="2" slack="0"/>
<pin id="107" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_V_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="reset_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reset_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="StgValue_112_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_112/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="StgValue_113_write_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="16" slack="0"/>
<pin id="126" dir="0" index="2" bw="16" slack="1"/>
<pin id="127" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_113/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="mem_out0_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="16" slack="0"/>
<pin id="134" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_out0_addr/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="9" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="140" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="mem_out1_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="16" slack="0"/>
<pin id="146" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_out1_addr/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="9" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="152" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_1/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="mem_out2_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="16" slack="0"/>
<pin id="158" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_out2_addr/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="9" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="164" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_2/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="mem_out3_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="16" slack="0"/>
<pin id="170" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_out3_addr/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="9" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_3/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="mem_out4_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="16" slack="0"/>
<pin id="182" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_out4_addr/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="9" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_4/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="mem_out5_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="16" slack="0"/>
<pin id="194" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_out5_addr/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="9" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_5/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="mem_out6_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="16" slack="0"/>
<pin id="206" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_out6_addr/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="9" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_6/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="mem_out7_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="16" slack="0"/>
<pin id="218" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_out7_addr/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="9" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_7/2 "/>
</bind>
</comp>

<comp id="226" class="1005" name="max_loc_1_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="228" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opset="max_loc_1 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="max_loc_1_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="13" slack="0"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="13" slack="0"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="4" bw="13" slack="0"/>
<pin id="235" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="6" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_loc_1/1 "/>
</bind>
</comp>

<comp id="237" class="1005" name="storemerge_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="239" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="storemerge_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/2 "/>
</bind>
</comp>

<comp id="247" class="1005" name="val_assign_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="1"/>
<pin id="249" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val_assign (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="val_assign_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="16" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="4" bw="16" slack="1"/>
<pin id="258" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="6" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_assign/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zero_load_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="zero_load/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="max_load_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_load/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_8_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="read_cnt_load_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="0"/>
<pin id="278" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_cnt_load/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="0" index="1" bw="16" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="or_cond_2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond_2/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="StgValue_15_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="16" slack="0"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="StgValue_16_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="StgValue_19_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_19/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="2" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="storemerge1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="12" slack="0"/>
<pin id="319" dir="0" index="2" bw="13" slack="0"/>
<pin id="320" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge1/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="storemerge1_cast_cas_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="12" slack="0"/>
<pin id="328" dir="0" index="2" bw="14" slack="0"/>
<pin id="329" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge1_cast_cas/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="storemerge2_cast_cas_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="0"/>
<pin id="336" dir="0" index="2" bw="10" slack="0"/>
<pin id="337" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge2_cast_cas/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="StgValue_24_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="14" slack="0"/>
<pin id="343" dir="0" index="1" bw="16" slack="0"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_24/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="StgValue_25_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="10" slack="0"/>
<pin id="349" dir="0" index="1" bw="16" slack="0"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_25/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="max_loc_1_cast_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="13" slack="0"/>
<pin id="355" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="max_loc_1_cast/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_3_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="16" slack="0"/>
<pin id="359" dir="0" index="1" bw="13" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="or_cond1_3_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond1_3/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_7_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="StgValue_33_store_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="0"/>
<pin id="377" dir="0" index="1" bw="16" slack="0"/>
<pin id="378" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_33/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="pos_load_load_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="0"/>
<pin id="383" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pos_load/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="StgValue_36_store_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="16" slack="0"/>
<pin id="388" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_36/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_5_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="0"/>
<pin id="393" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="trig_load_load_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="0"/>
<pin id="405" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="trig_load/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_s_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="16" slack="0"/>
<pin id="409" dir="0" index="1" bw="16" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_6_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="16" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="StgValue_61_store_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="0"/>
<pin id="422" dir="0" index="1" bw="16" slack="0"/>
<pin id="423" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_61/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="StgValue_79_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="16" slack="0"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_79/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="mux_load_load_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mux_load/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_2_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="StgValue_82_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_82/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="mem_load_load_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="16" slack="0"/>
<pin id="450" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mem_load/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sel_tmp2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="0"/>
<pin id="454" dir="0" index="1" bw="4" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="sel_tmp4_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="16" slack="0"/>
<pin id="460" dir="0" index="1" bw="4" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp4/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="sel_tmp6_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="16" slack="0"/>
<pin id="466" dir="0" index="1" bw="4" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp6/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="sel_tmp8_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="16" slack="0"/>
<pin id="472" dir="0" index="1" bw="3" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp8/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="sel_tmp_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="16" slack="0"/>
<pin id="478" dir="0" index="1" bw="3" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="sel_tmp1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp1/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="sel_tmp3_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp3/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="newSel_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="0" index="2" bw="1" slack="0"/>
<pin id="498" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="or_cond_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="newSel1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="0" index="2" bw="1" slack="0"/>
<pin id="512" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="or_cond1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond1/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="newSel2_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="0" index="2" bw="1" slack="0"/>
<pin id="526" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel2/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="or_cond2_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond2/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="newSel3_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="0" index="2" bw="1" slack="0"/>
<pin id="540" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel3/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="newSel4_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="0" index="2" bw="1" slack="0"/>
<pin id="548" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel4/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="or_cond3_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond3/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="newSel5_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="0" index="2" bw="1" slack="0"/>
<pin id="562" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel5/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="data_8_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="0" index="2" bw="1" slack="0"/>
<pin id="570" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="data_8/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_4_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="16" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="StgValue_111_store_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="16" slack="0"/>
<pin id="583" dir="0" index="1" bw="16" slack="0"/>
<pin id="584" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_111/3 "/>
</bind>
</comp>

<comp id="587" class="1005" name="reset_read_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="1"/>
<pin id="589" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="reset_read "/>
</bind>
</comp>

<comp id="594" class="1005" name="read_cnt_load_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="16" slack="1"/>
<pin id="596" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="read_cnt_load "/>
</bind>
</comp>

<comp id="599" class="1005" name="or_cond_2_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="1"/>
<pin id="601" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_2 "/>
</bind>
</comp>

<comp id="603" class="1005" name="or_cond1_3_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="1"/>
<pin id="605" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond1_3 "/>
</bind>
</comp>

<comp id="607" class="1005" name="tmp_7_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="16" slack="1"/>
<pin id="609" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="612" class="1005" name="mem_out0_addr_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="9" slack="1"/>
<pin id="614" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mem_out0_addr "/>
</bind>
</comp>

<comp id="617" class="1005" name="mem_out1_addr_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="9" slack="1"/>
<pin id="619" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mem_out1_addr "/>
</bind>
</comp>

<comp id="622" class="1005" name="mem_out2_addr_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="9" slack="1"/>
<pin id="624" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mem_out2_addr "/>
</bind>
</comp>

<comp id="627" class="1005" name="mem_out3_addr_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="9" slack="1"/>
<pin id="629" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mem_out3_addr "/>
</bind>
</comp>

<comp id="632" class="1005" name="mem_out4_addr_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="9" slack="1"/>
<pin id="634" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mem_out4_addr "/>
</bind>
</comp>

<comp id="637" class="1005" name="mem_out5_addr_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="9" slack="1"/>
<pin id="639" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mem_out5_addr "/>
</bind>
</comp>

<comp id="642" class="1005" name="mem_out6_addr_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="9" slack="1"/>
<pin id="644" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mem_out6_addr "/>
</bind>
</comp>

<comp id="647" class="1005" name="mem_out7_addr_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="9" slack="1"/>
<pin id="649" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mem_out7_addr "/>
</bind>
</comp>

<comp id="652" class="1005" name="tmp_s_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="1"/>
<pin id="654" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="42" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="44" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="42" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="94" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="96" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="68" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="68" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="68" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="154" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="68" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="166" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="68" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="178" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="22" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="68" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="190" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="68" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="202" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="68" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="214" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="246"><net_src comp="46" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="250"><net_src comp="46" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="260"><net_src comp="247" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="252" pin="6"/><net_sink comp="247" pin=0"/></net>

<net id="265"><net_src comp="28" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="30" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="229" pin=4"/></net>

<net id="279"><net_src comp="32" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="266" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="262" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="280" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="46" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="32" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="48" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="28" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="50" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="28" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="104" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="52" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="321"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="54" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="56" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="324"><net_src comp="316" pin="3"/><net_sink comp="229" pin=2"/></net>

<net id="330"><net_src comp="310" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="58" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="60" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="338"><net_src comp="310" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="62" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="64" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="345"><net_src comp="325" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="30" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="333" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="36" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="229" pin="6"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="276" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="353" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="357" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="98" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="276" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="66" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="32" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="34" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="46" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="34" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="381" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="397"><net_src comp="391" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="398"><net_src comp="391" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="399"><net_src comp="391" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="400"><net_src comp="391" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="401"><net_src comp="391" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="402"><net_src comp="391" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="406"><net_src comp="36" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="381" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="403" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="381" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="66" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="419"><net_src comp="413" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="424"><net_src comp="240" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="34" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="46" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="38" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="40" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="432" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="48" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="40" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="38" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="448" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="84" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="448" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="86" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="448" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="88" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="448" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="90" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="448" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="92" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="448" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="66" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="448" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="46" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="499"><net_src comp="488" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="137" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="149" pin="2"/><net_sink comp="494" pin=2"/></net>

<net id="506"><net_src comp="488" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="482" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="513"><net_src comp="476" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="161" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="173" pin="2"/><net_sink comp="508" pin=2"/></net>

<net id="520"><net_src comp="476" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="470" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="527"><net_src comp="464" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="185" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="197" pin="2"/><net_sink comp="522" pin=2"/></net>

<net id="534"><net_src comp="464" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="458" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="541"><net_src comp="452" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="209" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="221" pin="2"/><net_sink comp="536" pin=2"/></net>

<net id="549"><net_src comp="502" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="494" pin="3"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="508" pin="3"/><net_sink comp="544" pin=2"/></net>

<net id="556"><net_src comp="502" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="516" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="563"><net_src comp="530" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="522" pin="3"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="536" pin="3"/><net_sink comp="558" pin=2"/></net>

<net id="571"><net_src comp="552" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="544" pin="3"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="558" pin="3"/><net_sink comp="566" pin=2"/></net>

<net id="574"><net_src comp="566" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="579"><net_src comp="448" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="66" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="575" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="38" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="590"><net_src comp="110" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="597"><net_src comp="276" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="252" pin=4"/></net>

<net id="602"><net_src comp="286" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="363" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="610"><net_src comp="369" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="615"><net_src comp="130" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="620"><net_src comp="142" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="625"><net_src comp="154" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="630"><net_src comp="166" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="635"><net_src comp="178" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="640"><net_src comp="190" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="645"><net_src comp="202" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="650"><net_src comp="214" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="655"><net_src comp="407" pin="2"/><net_sink comp="652" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out | {3 }
	Port: cur_read_pos_V | {3 }
	Port: zero | {1 }
	Port: max | {1 }
	Port: read_cnt | {1 }
	Port: pos_r | {2 }
	Port: trig | {1 }
	Port: mem | {3 }
	Port: mux | {3 }
 - Input state : 
	Port: LDPC_Out : reset | {1 }
	Port: LDPC_Out : block_V | {1 }
	Port: LDPC_Out : rd_clk_in | {1 }
	Port: LDPC_Out : mem_out0 | {2 3 }
	Port: LDPC_Out : mem_out1 | {2 3 }
	Port: LDPC_Out : mem_out2 | {2 3 }
	Port: LDPC_Out : mem_out3 | {2 3 }
	Port: LDPC_Out : mem_out4 | {2 3 }
	Port: LDPC_Out : mem_out5 | {2 3 }
	Port: LDPC_Out : mem_out6 | {2 3 }
	Port: LDPC_Out : mem_out7 | {2 3 }
	Port: LDPC_Out : zero | {1 }
	Port: LDPC_Out : max | {1 }
	Port: LDPC_Out : read_cnt | {1 }
	Port: LDPC_Out : pos_r | {2 }
	Port: LDPC_Out : trig | {2 }
	Port: LDPC_Out : mem | {3 }
	Port: LDPC_Out : mux | {3 }
  - Chain level:
	State 1
		tmp_8 : 1
		tmp_1 : 1
		or_cond_2 : 2
		StgValue_14 : 2
		StgValue_18 : 1
		storemerge1 : 1
		storemerge1_cast_cas : 1
		storemerge2_cast_cas : 1
		StgValue_24 : 2
		StgValue_25 : 2
		max_loc_1 : 3
		max_loc_1_cast : 4
		tmp_3 : 5
		or_cond1_3 : 6
		StgValue_31 : 6
		tmp_7 : 1
		StgValue_33 : 2
	State 2
		tmp_5 : 1
		mem_out0_addr : 2
		data : 3
		mem_out1_addr : 2
		data_1 : 3
		mem_out2_addr : 2
		data_2 : 3
		mem_out3_addr : 2
		data_3 : 3
		mem_out4_addr : 2
		data_4 : 3
		mem_out5_addr : 2
		data_5 : 3
		mem_out6_addr : 2
		data_6 : 3
		mem_out7_addr : 2
		data_7 : 3
		tmp_s : 1
		StgValue_56 : 2
		tmp_6 : 1
		storemerge : 2
		StgValue_61 : 3
	State 3
		tmp_2 : 1
		StgValue_82 : 1
		sel_tmp2 : 1
		sel_tmp4 : 1
		sel_tmp6 : 1
		sel_tmp8 : 1
		sel_tmp : 1
		sel_tmp1 : 1
		sel_tmp3 : 1
		newSel : 2
		or_cond : 2
		newSel1 : 2
		or_cond1 : 2
		newSel2 : 2
		or_cond2 : 2
		newSel3 : 2
		newSel4 : 2
		or_cond3 : 2
		newSel5 : 2
		data_8 : 2
		tmp_4 : 1
		StgValue_111 : 2
		StgValue_112 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |         tmp_1_fu_280        |    0    |    6    |
|          |          tmp_fu_310         |    0    |    1    |
|          |         tmp_3_fu_357        |    0    |    6    |
|          |         tmp_s_fu_407        |    0    |    6    |
|          |       sel_tmp2_fu_452       |    0    |    6    |
|   icmp   |       sel_tmp4_fu_458       |    0    |    6    |
|          |       sel_tmp6_fu_464       |    0    |    6    |
|          |       sel_tmp8_fu_470       |    0    |    6    |
|          |        sel_tmp_fu_476       |    0    |    6    |
|          |       sel_tmp1_fu_482       |    0    |    6    |
|          |       sel_tmp3_fu_488       |    0    |    6    |
|----------|-----------------------------|---------|---------|
|          |         tmp_7_fu_369        |    0    |    16   |
|    add   |         tmp_6_fu_413        |    0    |    16   |
|          |         tmp_4_fu_575        |    0    |    16   |
|----------|-----------------------------|---------|---------|
|          |      storemerge1_fu_316     |    0    |    13   |
|          | storemerge1_cast_cas_fu_325 |    0    |    14   |
|          | storemerge2_cast_cas_fu_333 |    0    |    10   |
|          |        newSel_fu_494        |    0    |    1    |
|  select  |        newSel1_fu_508       |    0    |    1    |
|          |        newSel2_fu_522       |    0    |    1    |
|          |        newSel3_fu_536       |    0    |    1    |
|          |        newSel4_fu_544       |    0    |    1    |
|          |        newSel5_fu_558       |    0    |    1    |
|          |        data_8_fu_566        |    0    |    1    |
|----------|-----------------------------|---------|---------|
|          |       or_cond_2_fu_286      |    0    |    1    |
|          |        or_cond_fu_502       |    0    |    1    |
|    or    |       or_cond1_fu_516       |    0    |    1    |
|          |       or_cond2_fu_530       |    0    |    1    |
|          |       or_cond3_fu_552       |    0    |    1    |
|----------|-----------------------------|---------|---------|
|    and   |      or_cond1_3_fu_363      |    0    |    1    |
|----------|-----------------------------|---------|---------|
|    xor   |         tmp_2_fu_436        |    0    |    1    |
|----------|-----------------------------|---------|---------|
|          |  rd_clk_in_read_read_fu_98  |    0    |    0    |
|   read   |   block_V_read_read_fu_104  |    0    |    0    |
|          |    reset_read_read_fu_110   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |  StgValue_112_write_fu_116  |    0    |    0    |
|          |  StgValue_113_write_fu_123  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |         tmp_8_fu_270        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |    max_loc_1_cast_fu_353    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |         tmp_5_fu_391        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   160   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  max_loc_1_reg_226  |   13   |
|mem_out0_addr_reg_612|    9   |
|mem_out1_addr_reg_617|    9   |
|mem_out2_addr_reg_622|    9   |
|mem_out3_addr_reg_627|    9   |
|mem_out4_addr_reg_632|    9   |
|mem_out5_addr_reg_637|    9   |
|mem_out6_addr_reg_642|    9   |
|mem_out7_addr_reg_647|    9   |
|  or_cond1_3_reg_603 |    1   |
|  or_cond_2_reg_599  |    1   |
|read_cnt_load_reg_594|   16   |
|  reset_read_reg_587 |    1   |
|  storemerge_reg_237 |   16   |
|    tmp_7_reg_607    |   16   |
|    tmp_s_reg_652    |    1   |
|  val_assign_reg_247 |   16   |
+---------------------+--------+
|        Total        |   153  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_137 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_149 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_161 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_173 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_185 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_197 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_209 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_221 |  p0  |   2  |   9  |   18   ||    9    |
| val_assign_reg_247 |  p0  |   2  |  16  |   32   ||    16   |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   176  ||  9.765  ||    88   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   160  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   88   |
|  Register |    -   |   153  |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   153  |   248  |
+-----------+--------+--------+--------+
