// Seed: 2399181356
module module_0 (
    output logic id_0,
    output logic id_1,
    input  wire  id_2
);
  always @(posedge {
    1,
    id_2
  })
    if (1) id_1 = 1'b0;
    else begin
      if (id_2) begin
        id_0 <= (1) == 1;
      end else id_1 <= 1;
    end
endmodule
module module_1 (
    input  wire  id_0,
    output logic id_1
);
  reg id_3, id_4;
  module_0(
      id_1, id_1, id_0
  );
  always @(id_3 or posedge 1'b0) id_1 <= id_3;
  wand id_5 = 1;
endmodule
