<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet type="text/xsl" href="xsl/fir.xsl"?>
<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/chips/ocmb/explorer/procedures/xml/ras_doc/fir_ocmb_lfir.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2019,2021                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->

<local_fir name="OCMB_LFIR" desc="Explorer chip OCMB_LFIR"
           model_ec="EXPLORER_10"
           default_callout_type="OCMB" default_dump_type="HW"
           action_00="UNIT_CS"   action_01="RE"
           action_10="NO_ACTION" action_11="NO_ACTION">

    <addr instance="0"
          fir_addr     ="0x0804000a"
          fir_and_addr ="0x0804000b"
          fir_or_addr  ="0x0804000c"
          mask_addr    ="0x0804000d"
          mask_and_addr="0x0804000e"
          mask_or_addr ="0x0804000f"
          act0_addr    ="0x08040010"
          act1_addr    ="0x08040011" />

    <bit pos="0" attn_type="RE"
         desc="CFIR access PCB error">
        <action id="predefined" name="self_th_32perDay" />
    </bit>

    <bit pos="1" attn_type="RE"
         desc="CFIR internal parity error">
        <action id="predefined" name="self_th_32perDay" />
    </bit>

    <bit pos="2" attn_type="RE"
         desc="LFIR internal parity error">
        <action id="predefined" name="self_th_32perDay" />
    </bit>

    <bit pos="3" attn_type="MASKED"
         desc="Debug scom satellite error">
    </bit>

    <bit pos="4" attn_type="MASKED"
         desc="PSCOM Logic: PCB Access Error">
    </bit>

    <bit pos="5" attn_type="MASKED"
         desc="PSCOM Logic: Summarized internal errors">
    </bit>

    <bit pos="6" attn_type="MASKED"
         desc="Trace Logic : Scom Satellite Error - Trace0">
    </bit>

    <bit pos="7" attn_type="MASKED"
         desc="Trace Logic : Scom Satellite Error - Trace1">
    </bit>

    <bit pos="8" attn_type="RE"
         desc="PIB2GIF parity error on FSM or Registers">
        <action id="predefined" name="self_th_32perDay" />
    </bit>

    <bit pos="9" attn_type="MASKED"
         desc="MSG access PCB error">
    </bit>

    <bit pos="10:18" attn_type="MASKED"
         desc="unused">
    </bit>

    <bit pos="19" attn_type="MASKED"
         desc="DLL IRQ">
    </bit>

    <bit pos="20" attn_type="RE"
         desc="Watchdog timer interrupt">
        <action id="predefined" name="self_th_1" />
    </bit>

    <bit pos="21" attn_type="MASKED"
         desc="internal temp sensor tripped a threshold">
    </bit>

    <bit pos="22" attn_type="RE"
         desc="GPBC_FATAL_ERROR">
        <action id="predefined" name="self_th_1" />
    </bit>

    <bit pos="23" attn_type="RE"
         desc="GPBC_NON_FATAL_ERROR">
        <action id="predefined" name="threshold_and_mask_self" />
    </bit>

    <bit pos="24" attn_type="MASKED"
         desc="early power off warning">
    </bit>

    <bit pos="25" attn_type="RE"
         desc="TOP fatal interrupts">
        <action id="predefined" name="self_th_1" />
    </bit>

    <bit pos="26" attn_type="RE"
         desc="TOP non fatal interrupts">
        <action id="predefined" name="level2_M_self_L_th_1" />
    </bit>

    <bit pos="27:30" attn_type="MASKED"
         desc="Interrupt from OPSe to OCMB">
    </bit>

    <bit pos="31" attn_type="RE"
         desc="SerDes continuous calibration failure">
        <note>
            Can trigger downstream x4 mode (OMIDLFIR[5]) as a side effect.
            Will mask but not clear on threshold.
        </note>
        <action id="predefined" name="self_th_1_x4Root" />
    </bit>

    <bit pos="32" attn_type="RE"
         desc="Firmware Assert or CPU Exception">
        <action id="predefined" name="self_th_1" />
    </bit>

    <bit pos="33" attn_type="MASKED"
         desc="Extended error information ready">
    </bit>

    <bit pos="34" attn_type="MASKED"
         desc="Interrupt from OPSe to OCMB">
    </bit>

    <bit pos="35" attn_type="MASKED"
         desc="DDR thermal event">
    </bit>

    <bit pos="36" attn_type="RE"
         desc="DDR4 PHY fatal">
        <action id="predefined" name="self_th_1" />
    </bit>

    <bit pos="37" attn_type="RE"
         desc="DDR4 PHY non fatal">
        <action id="predefined" name="threshold_and_mask_self_th1" />
    </bit>

    <bit pos="38" attn_type="MASKED"
         desc="DDR4 PHY interrupt">
    </bit>

    <bit pos="39" attn_type="RE"
         desc="foxhound fatal lane 7">
        <action id="predefined" name="foxhound_fatal_7" />
    </bit>

    <bit pos="40" attn_type="RE"
         desc="foxhound fatal lane 6">
        <action id="predefined" name="foxhound_fatal_6" />
    </bit>

    <bit pos="41" attn_type="RE"
         desc="foxhound fatal lane 5">
        <action id="predefined" name="foxhound_fatal_5" />
    </bit>

    <bit pos="42" attn_type="RE"
         desc="foxhound fatal lane 4">
        <action id="predefined" name="foxhound_fatal_4" />
    </bit>

    <bit pos="43" attn_type="RE"
         desc="foxhound fatal lane 3">
        <action id="predefined" name="foxhound_fatal_3" />
    </bit>

    <bit pos="44" attn_type="RE"
         desc="foxhound fatal lane 2">
        <action id="predefined" name="foxhound_fatal_2" />
    </bit>

    <bit pos="45" attn_type="RE"
         desc="foxhound fatal lane 1">
        <action id="predefined" name="foxhound_fatal_1" />
    </bit>

    <bit pos="46" attn_type="RE"
         desc="foxhound fatal lane 0">
        <action id="predefined" name="foxhound_fatal_0" />
    </bit>

    <bit pos="47:54" attn_type="MASKED"
         desc="foxhound non fatal">
    </bit>

    <bit pos="55:62" attn_type="MASKED"
         desc="foxhound serdes interrupt">
    </bit>

    <bit pos="63" attn_type="RE"
         desc="GIF2PCB parity error on FSM or Registers">
        <action id="predefined" name="self_th_32perDay" />
    </bit>

</local_fir>
