<stg><name>para_partial_sort_Pipeline_OUTPUT_LOOP</name>


<trans_list>

<trans id="54" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %sort_to_hiermerge_id_stream_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %sort_to_hiermerge_dist_stream_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %p_ZZ17para_partial_sortiiRN4tapa7istreamI7ap_uintILi8EEEERNS_7ostreamI8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEEERNS5_IiEEE15local_kNearstId_10_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_ZZ17para_partial_sortiiRN4tapa7istreamI7ap_uintILi8EEEERNS_7ostreamI8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEEERNS5_IiEEE15local_kNearstId_10_load

]]></Node>
<StgValue><ssdm name="p_ZZ17para_partial_sortiiRN4tapa7istreamI7ap_uintILi8EEEERNS_7ostreamI8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEEERNS5_IiEEE15local_kNearstId_10_load_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_18_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_18_load

]]></Node>
<StgValue><ssdm name="para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_18_load_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_17_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_17_load

]]></Node>
<StgValue><ssdm name="para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_17_load_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_16_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_16_load

]]></Node>
<StgValue><ssdm name="para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_16_load_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_15_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_15_load

]]></Node>
<StgValue><ssdm name="para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_15_load_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_14_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_14_load

]]></Node>
<StgValue><ssdm name="para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_14_load_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_13_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_13_load

]]></Node>
<StgValue><ssdm name="para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_13_load_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_12_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_12_load

]]></Node>
<StgValue><ssdm name="para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_12_load_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_11_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_11_load

]]></Node>
<StgValue><ssdm name="para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_11_load_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_10_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_10_load

]]></Node>
<StgValue><ssdm name="para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_10_load_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:13 %mux_case_10_phi_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %mux_case_10_phi_reload

]]></Node>
<StgValue><ssdm name="mux_case_10_phi_reload_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:14 %mux_case_9_phi_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %mux_case_9_phi_reload

]]></Node>
<StgValue><ssdm name="mux_case_9_phi_reload_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:15 %mux_case_8_phi_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %mux_case_8_phi_reload

]]></Node>
<StgValue><ssdm name="mux_case_8_phi_reload_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:16 %mux_case_7_phi_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %mux_case_7_phi_reload

]]></Node>
<StgValue><ssdm name="mux_case_7_phi_reload_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:17 %mux_case_6_phi_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %mux_case_6_phi_reload

]]></Node>
<StgValue><ssdm name="mux_case_6_phi_reload_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:18 %mux_case_5_phi_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %mux_case_5_phi_reload

]]></Node>
<StgValue><ssdm name="mux_case_5_phi_reload_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:19 %mux_case_4_phi_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %mux_case_4_phi_reload

]]></Node>
<StgValue><ssdm name="mux_case_4_phi_reload_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:20 %mux_case_3_phi_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %mux_case_3_phi_reload

]]></Node>
<StgValue><ssdm name="mux_case_3_phi_reload_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:21 %mux_case_2_phi_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %mux_case_2_phi_reload

]]></Node>
<StgValue><ssdm name="mux_case_2_phi_reload_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:22 %mux_case_1_phi_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %mux_case_1_phi_reload

]]></Node>
<StgValue><ssdm name="mux_case_1_phi_reload_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:23 %store_ln0 = store i4 10, i4 %j_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:24 %br_ln0 = br void %for.inc159

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc159:0 %j = load i4 %j_1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc159:1 %icmp_ln188 = icmp_eq  i4 %j, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln188"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc159:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc159:3 %br_ln188 = br i1 %icmp_ln188, void %for.inc159.split, void %for.inc180.exitStub

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="4">
<![CDATA[
for.inc159.split:2 %tmp = mux i8 @_ssdm_op_Mux.ap_auto.11i8.i4, i8 0, i8 %mux_case_1_phi_reload_read, i8 %mux_case_2_phi_reload_read, i8 %mux_case_3_phi_reload_read, i8 %mux_case_4_phi_reload_read, i8 %mux_case_5_phi_reload_read, i8 %mux_case_6_phi_reload_read, i8 %mux_case_7_phi_reload_read, i8 %mux_case_8_phi_reload_read, i8 %mux_case_9_phi_reload_read, i8 %mux_case_10_phi_reload_read, i4 %j

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="4">
<![CDATA[
for.inc159.split:5 %tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.11i32.i4, i32 0, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_10_load_read, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_11_load_read, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_12_load_read, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_13_load_read, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_14_load_read, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_15_load_read, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_16_load_read, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_17_load_read, i32 %para_partial_sort_int_int_istream_ap_uint_8_ostream_ap_fixed_8_3_0_0_0_ostream_int_local_kNearstId_18_load_read, i32 %p_ZZ17para_partial_sortiiRN4tapa7istreamI7ap_uintILi8EEEERNS_7ostreamI8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEEERNS5_IiEEE15local_kNearstId_10_load_read, i4 %j

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc159.split:8 %add_ln188 = add i4 %j, i4 15

]]></Node>
<StgValue><ssdm name="add_ln188"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc159.split:9 %store_ln188 = store i4 %add_ln188, i4 %j_1

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0">
<![CDATA[
for.inc180.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc159.split:0 %specpipeline_ln190 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln190"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc159.split:1 %specloopname_ln188 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln188"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.inc159.split:3 %p_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %tmp

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc159.split:4 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i9P0A, i9 %sort_to_hiermerge_dist_stream_0, i9 %p_s

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
for.inc159.split:6 %p_0 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33">
<![CDATA[
for.inc159.split:7 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %sort_to_hiermerge_id_stream_0, i33 %p_0

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
for.inc159.split:10 %br_ln188 = br void %for.inc159

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
