function newParams=initEDAScript(this,tool)%#ok



    targetdir=['./',strrep(fullfile(this.CodeGenDirectory),'\','/')];
    targetlang=this.TargetLanguage;
    projectdir_Q='q2dir';
    projectdir_I='synprj';

    if strcmpi(tool,'ise')
        newParams={'HDLSynthFilePostfix','_ise.tcl',...
        'HDLSynthInit',['set src_dir "',targetdir,'"\n',...
        'set prj_dir "',projectdir_I,'"\n',...
        'file mkdir ../$prj_dir\n',...
        'cd ../$prj_dir\n',...
        'project new %s.ise\n'],...
        'HDLSynthCmd','xfile add ../$src_dir/%s\n',...
        'HDLSynthTerm',['project set family Virtex4\n',...
        'project set device xc4vsx35\n',...
        'project set package ff668\n',...
        'project set speed -10\n',...
        'process run "Synthesize - XST"']};
    elseif strcmpi(tool,'precision')
        newParams={'HDLSynthFilePostfix','_precision.tcl',...
        'HDLSynthInit',['set proj_folder "',strrep(fullfile(pwd,this.CodeGenDirectory),'\','/'),'"\n',...
        'set proj_name %s_proj\n',...
        'set impl_name my_impl\n',...
        '# Remove old project and implementation\n',...
        'file delete -force $proj_folder/$proj_name.psp\n',...
        'file delete -force $proj_folder/$impl_name\n',...
        'new_project -name $proj_name -folder $proj_folder\n',...
        'new_impl -name $impl_name\n'],...
        'HDLSynthCmd','add_input_file %s\n',...
        'HDLSynthTerm',['setup_design -frequency=200\n',...
        'setup_design -input_delay=1\n',...
        'setup_design -output_delay=1\n',...
        'setup_design -manufacturer Xilinx -family VIRTEX-4 -part 4VSX35FF668 -speed 12\n',...
        'compile\n',...
        'synthesize\n',...
        '# Uncomment the line below if $xilinx is set\n',...
        '# place_and_route\n',...
        'save_impl']};
    elseif strcmpi(tool,'quartus')
        newParams={'HDLSynthFilePostfix','_quartus.tcl',...
        'HDLSynthInit',['load_package flow\n',...
        'set top_level %s\n',...
        'set src_dir "',targetdir,'"\n',...
        'set prj_dir "',projectdir_Q,'"\n',...
        'file mkdir ../$prj_dir\n',...
        'cd ../$prj_dir\n',...
        'project_new $top_level -revision $top_level -overwrite\n',...
        'set_global_assignment -name FAMILY "Stratix II"\n',...
        'set_global_assignment -name DEVICE EP2S60F484C3\n',...
        'set_global_assignment -name TOP_LEVEL_ENTITY $top_level\n'],...
        'HDLSynthCmd',['set_global_assignment -name ',targetlang,...
        '_FILE "../$src_dir/%s"\n'],...
        'HDLSynthTerm',['execute_flow -compile\n',...
        'project_close\n']};
    elseif strcmpi(tool,'synplify')
        newParams={'HDLSynthFilePostfix','_synplify.tcl',...
        'HDLSynthInit','project -new %s.prj\n',...
        'HDLSynthCmd','add_file %s\n',...
        'HDLSynthTerm',['set_option -technology VIRTEX4\n',...
        'set_option -part XC4VSX35\n',...
        'set_option -synthesis_onoff_pragma 0\n',...
        'set_option -frequency auto\n',...
        'project -run synthesis\n']};
    elseif strcmpi(tool,'custom')
        newParams={'HDLSynthFilePostfix','_custom.tcl',...
        'HDLSynthInit','init_script %s.prj\n',...
        'HDLSynthCmd','command %s\n',...
        'HDLSynthTerm','termination comments\n'};
    else
        newParams={};
    end


