`timescale 1 ps/1ps
module clkdiv2n_tb;
  reg RefClk,reset;
  reg [7:0]N,WIDTH;
  wire OutFreq;
 
    clk_div t1(RefClk,reset,N,WIDTH,OutFreq);
        initial
          RefClk= 1'b0;
     always
        #3333  RefClk=~RefClk; 
        initial
            begin
               #5000 reset=1'b1;
               #10000 reset=1'b0;
               #500000 $finish;
            end
 
     
    endmodule
