{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687510665028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687510665028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 23 11:57:44 2023 " "Processing started: Fri Jun 23 11:57:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687510665028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687510665028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_rgb -c vga_rgb " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_rgb -c vga_rgb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687510665029 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1687510665464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687510665495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687510665495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontal_and_vertical_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file horizontal_and_vertical_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_and_vertical_counter " "Found entity 1: horizontal_and_vertical_counter" {  } { { "horizontal_and_vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/horizontal_and_vertical_counter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687510665497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687510665497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_vga_module.v 1 1 " "Found 1 design units, including 1 entities, in source file main_vga_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_vga_module " "Found entity 1: main_vga_module" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687510665503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687510665503 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_vga_module " "Elaborating entity \"main_vga_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1687510665590 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deadzone_r main_vga_module.v(1391) " "Verilog HDL or VHDL warning at main_vga_module.v(1391): object \"deadzone_r\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1391 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687510665609 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deadzone_g main_vga_module.v(1392) " "Verilog HDL or VHDL warning at main_vga_module.v(1392): object \"deadzone_g\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1392 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687510665610 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deadzone_b main_vga_module.v(1393) " "Verilog HDL or VHDL warning at main_vga_module.v(1393): object \"deadzone_b\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1393 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687510665612 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "letter_digits_generic_g main_vga_module.v(1477) " "Verilog HDL or VHDL warning at main_vga_module.v(1477): object \"letter_digits_generic_g\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1477 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687510665786 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "letter_digits_generic_b main_vga_module.v(1478) " "Verilog HDL or VHDL warning at main_vga_module.v(1478): object \"letter_digits_generic_b\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1478 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687510665800 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(400) " "Verilog HDL assignment warning at main_vga_module.v(400): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510665881 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(408) " "Verilog HDL assignment warning at main_vga_module.v(408): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510665881 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(495) " "Verilog HDL assignment warning at main_vga_module.v(495): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510665922 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(503) " "Verilog HDL assignment warning at main_vga_module.v(503): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510665923 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(589) " "Verilog HDL assignment warning at main_vga_module.v(589): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510665945 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(597) " "Verilog HDL assignment warning at main_vga_module.v(597): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510665945 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(684) " "Verilog HDL assignment warning at main_vga_module.v(684): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510665969 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(692) " "Verilog HDL assignment warning at main_vga_module.v(692): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510665969 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(754) " "Verilog HDL assignment warning at main_vga_module.v(754): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510665970 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(759) " "Verilog HDL assignment warning at main_vga_module.v(759): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510665970 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(785) " "Verilog HDL assignment warning at main_vga_module.v(785): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510665970 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(790) " "Verilog HDL assignment warning at main_vga_module.v(790): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510665970 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(964) " "Verilog HDL assignment warning at main_vga_module.v(964): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510665998 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(972) " "Verilog HDL assignment warning at main_vga_module.v(972): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510665998 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(1058) " "Verilog HDL assignment warning at main_vga_module.v(1058): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1058 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510666021 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(1066) " "Verilog HDL assignment warning at main_vga_module.v(1066): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1066 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510666021 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(1151) " "Verilog HDL assignment warning at main_vga_module.v(1151): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510666047 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(1159) " "Verilog HDL assignment warning at main_vga_module.v(1159): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510666047 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(1245) " "Verilog HDL assignment warning at main_vga_module.v(1245): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510666070 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(1253) " "Verilog HDL assignment warning at main_vga_module.v(1253): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510666070 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(1315) " "Verilog HDL assignment warning at main_vga_module.v(1315): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510666070 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(1320) " "Verilog HDL assignment warning at main_vga_module.v(1320): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510666071 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(1354) " "Verilog HDL assignment warning at main_vga_module.v(1354): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510666071 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(1359) " "Verilog HDL assignment warning at main_vga_module.v(1359): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510666071 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "game_status main_vga_module.v(1709) " "Verilog HDL Always Construct warning at main_vga_module.v(1709): variable \"game_status\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1709 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670066 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1713) " "Verilog HDL assignment warning at main_vga_module.v(1713): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670066 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1714) " "Verilog HDL assignment warning at main_vga_module.v(1714): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670066 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1715) " "Verilog HDL assignment warning at main_vga_module.v(1715): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670066 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "game_status main_vga_module.v(1717) " "Verilog HDL Always Construct warning at main_vga_module.v(1717): variable \"game_status\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1717 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670066 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1721) " "Verilog HDL assignment warning at main_vga_module.v(1721): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670067 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1722) " "Verilog HDL assignment warning at main_vga_module.v(1722): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670067 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1723) " "Verilog HDL assignment warning at main_vga_module.v(1723): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670067 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "game_status main_vga_module.v(1725) " "Verilog HDL Always Construct warning at main_vga_module.v(1725): variable \"game_status\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1725 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670067 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1729) " "Verilog HDL assignment warning at main_vga_module.v(1729): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670067 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1730) " "Verilog HDL assignment warning at main_vga_module.v(1730): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670067 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1731) " "Verilog HDL assignment warning at main_vga_module.v(1731): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670068 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_last_position_sig main_vga_module.v(1751) " "Verilog HDL Always Construct warning at main_vga_module.v(1751): variable \"c_last_position_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1751 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670068 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1751) " "Verilog HDL assignment warning at main_vga_module.v(1751): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670074 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_last_position_sig main_vga_module.v(1752) " "Verilog HDL Always Construct warning at main_vga_module.v(1752): variable \"c_last_position_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1752 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670074 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1752) " "Verilog HDL assignment warning at main_vga_module.v(1752): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670078 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_last_position_sig main_vga_module.v(1753) " "Verilog HDL Always Construct warning at main_vga_module.v(1753): variable \"c_last_position_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1753 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670079 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1753) " "Verilog HDL assignment warning at main_vga_module.v(1753): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670083 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_last_position_lst main_vga_module.v(1757) " "Verilog HDL Always Construct warning at main_vga_module.v(1757): variable \"c_last_position_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1757 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670083 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1757) " "Verilog HDL assignment warning at main_vga_module.v(1757): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670083 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_last_position_lst main_vga_module.v(1758) " "Verilog HDL Always Construct warning at main_vga_module.v(1758): variable \"c_last_position_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1758 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670083 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1758) " "Verilog HDL assignment warning at main_vga_module.v(1758): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670084 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_last_position_lst main_vga_module.v(1759) " "Verilog HDL Always Construct warning at main_vga_module.v(1759): variable \"c_last_position_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1759 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670084 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1759) " "Verilog HDL assignment warning at main_vga_module.v(1759): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670084 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_win_count_sig main_vga_module.v(1772) " "Verilog HDL Always Construct warning at main_vga_module.v(1772): variable \"c_win_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1772 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670096 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1772) " "Verilog HDL assignment warning at main_vga_module.v(1772): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670096 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_win_count_sig main_vga_module.v(1773) " "Verilog HDL Always Construct warning at main_vga_module.v(1773): variable \"c_win_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1773 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670096 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1773) " "Verilog HDL assignment warning at main_vga_module.v(1773): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670097 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_win_count_sig main_vga_module.v(1774) " "Verilog HDL Always Construct warning at main_vga_module.v(1774): variable \"c_win_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1774 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670097 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1774) " "Verilog HDL assignment warning at main_vga_module.v(1774): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670097 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_win_count_lst main_vga_module.v(1778) " "Verilog HDL Always Construct warning at main_vga_module.v(1778): variable \"c_win_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1778 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670097 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1778) " "Verilog HDL assignment warning at main_vga_module.v(1778): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670097 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_win_count_lst main_vga_module.v(1779) " "Verilog HDL Always Construct warning at main_vga_module.v(1779): variable \"c_win_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1779 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670097 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1779) " "Verilog HDL assignment warning at main_vga_module.v(1779): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670097 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_win_count_lst main_vga_module.v(1780) " "Verilog HDL Always Construct warning at main_vga_module.v(1780): variable \"c_win_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1780 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670098 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1780) " "Verilog HDL assignment warning at main_vga_module.v(1780): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670098 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_move_count_sig main_vga_module.v(1793) " "Verilog HDL Always Construct warning at main_vga_module.v(1793): variable \"c_move_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1793 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670098 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1793) " "Verilog HDL assignment warning at main_vga_module.v(1793): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670098 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_move_count_sig main_vga_module.v(1794) " "Verilog HDL Always Construct warning at main_vga_module.v(1794): variable \"c_move_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1794 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670098 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1794) " "Verilog HDL assignment warning at main_vga_module.v(1794): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670098 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_move_count_sig main_vga_module.v(1795) " "Verilog HDL Always Construct warning at main_vga_module.v(1795): variable \"c_move_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1795 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670098 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1795) " "Verilog HDL assignment warning at main_vga_module.v(1795): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670099 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_move_count_lst main_vga_module.v(1799) " "Verilog HDL Always Construct warning at main_vga_module.v(1799): variable \"c_move_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1799 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670099 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1799) " "Verilog HDL assignment warning at main_vga_module.v(1799): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670099 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_move_count_lst main_vga_module.v(1800) " "Verilog HDL Always Construct warning at main_vga_module.v(1800): variable \"c_move_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1800 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670099 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1800) " "Verilog HDL assignment warning at main_vga_module.v(1800): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670099 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_move_count_lst main_vga_module.v(1801) " "Verilog HDL Always Construct warning at main_vga_module.v(1801): variable \"c_move_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1801 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670100 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1801) " "Verilog HDL assignment warning at main_vga_module.v(1801): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670100 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_last_position_sig main_vga_module.v(1815) " "Verilog HDL Always Construct warning at main_vga_module.v(1815): variable \"t_last_position_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1815 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670100 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1815) " "Verilog HDL assignment warning at main_vga_module.v(1815): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670104 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_last_position_sig main_vga_module.v(1816) " "Verilog HDL Always Construct warning at main_vga_module.v(1816): variable \"t_last_position_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1816 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670105 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1816) " "Verilog HDL assignment warning at main_vga_module.v(1816): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670109 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_last_position_sig main_vga_module.v(1817) " "Verilog HDL Always Construct warning at main_vga_module.v(1817): variable \"t_last_position_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1817 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670109 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1817) " "Verilog HDL assignment warning at main_vga_module.v(1817): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670113 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_last_position_lst main_vga_module.v(1821) " "Verilog HDL Always Construct warning at main_vga_module.v(1821): variable \"t_last_position_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1821 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670113 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1821) " "Verilog HDL assignment warning at main_vga_module.v(1821): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670113 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_last_position_lst main_vga_module.v(1822) " "Verilog HDL Always Construct warning at main_vga_module.v(1822): variable \"t_last_position_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1822 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670113 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1822) " "Verilog HDL assignment warning at main_vga_module.v(1822): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670113 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_last_position_lst main_vga_module.v(1823) " "Verilog HDL Always Construct warning at main_vga_module.v(1823): variable \"t_last_position_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1823 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670114 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1823) " "Verilog HDL assignment warning at main_vga_module.v(1823): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670114 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_win_count_sig main_vga_module.v(1836) " "Verilog HDL Always Construct warning at main_vga_module.v(1836): variable \"t_win_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1836 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670125 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1836) " "Verilog HDL assignment warning at main_vga_module.v(1836): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670125 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_win_count_sig main_vga_module.v(1837) " "Verilog HDL Always Construct warning at main_vga_module.v(1837): variable \"t_win_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1837 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670126 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1837) " "Verilog HDL assignment warning at main_vga_module.v(1837): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670126 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_win_count_sig main_vga_module.v(1838) " "Verilog HDL Always Construct warning at main_vga_module.v(1838): variable \"t_win_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1838 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670126 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1838) " "Verilog HDL assignment warning at main_vga_module.v(1838): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670126 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_win_count_lst main_vga_module.v(1842) " "Verilog HDL Always Construct warning at main_vga_module.v(1842): variable \"t_win_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1842 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670126 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1842) " "Verilog HDL assignment warning at main_vga_module.v(1842): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670126 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_win_count_lst main_vga_module.v(1843) " "Verilog HDL Always Construct warning at main_vga_module.v(1843): variable \"t_win_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1843 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670126 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1843) " "Verilog HDL assignment warning at main_vga_module.v(1843): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670126 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_win_count_lst main_vga_module.v(1844) " "Verilog HDL Always Construct warning at main_vga_module.v(1844): variable \"t_win_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1844 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670127 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1844) " "Verilog HDL assignment warning at main_vga_module.v(1844): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670127 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_move_count_sig main_vga_module.v(1857) " "Verilog HDL Always Construct warning at main_vga_module.v(1857): variable \"t_move_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1857 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670127 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1857) " "Verilog HDL assignment warning at main_vga_module.v(1857): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670127 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_move_count_sig main_vga_module.v(1858) " "Verilog HDL Always Construct warning at main_vga_module.v(1858): variable \"t_move_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1858 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670127 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1858) " "Verilog HDL assignment warning at main_vga_module.v(1858): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670127 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_move_count_sig main_vga_module.v(1859) " "Verilog HDL Always Construct warning at main_vga_module.v(1859): variable \"t_move_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1859 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670128 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1859) " "Verilog HDL assignment warning at main_vga_module.v(1859): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670128 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_move_count_lst main_vga_module.v(1863) " "Verilog HDL Always Construct warning at main_vga_module.v(1863): variable \"t_move_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1863 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670128 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1863) " "Verilog HDL assignment warning at main_vga_module.v(1863): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670128 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_move_count_lst main_vga_module.v(1864) " "Verilog HDL Always Construct warning at main_vga_module.v(1864): variable \"t_move_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1864 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670128 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1864) " "Verilog HDL assignment warning at main_vga_module.v(1864): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670128 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_move_count_lst main_vga_module.v(1865) " "Verilog HDL Always Construct warning at main_vga_module.v(1865): variable \"t_move_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1865 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670128 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1865) " "Verilog HDL assignment warning at main_vga_module.v(1865): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670129 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1876) " "Verilog HDL assignment warning at main_vga_module.v(1876): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670129 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1877) " "Verilog HDL assignment warning at main_vga_module.v(1877): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670129 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1878) " "Verilog HDL assignment warning at main_vga_module.v(1878): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670129 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1885) " "Verilog HDL assignment warning at main_vga_module.v(1885): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670129 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1886) " "Verilog HDL assignment warning at main_vga_module.v(1886): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670130 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1887) " "Verilog HDL assignment warning at main_vga_module.v(1887): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670130 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "whose_turn main_vga_module.v(1895) " "Verilog HDL Always Construct warning at main_vga_module.v(1895): variable \"whose_turn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1895 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670130 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1897) " "Verilog HDL assignment warning at main_vga_module.v(1897): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670130 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1898) " "Verilog HDL assignment warning at main_vga_module.v(1898): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670130 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1899) " "Verilog HDL assignment warning at main_vga_module.v(1899): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670130 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1903) " "Verilog HDL assignment warning at main_vga_module.v(1903): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670131 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1904) " "Verilog HDL assignment warning at main_vga_module.v(1904): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670131 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1905) " "Verilog HDL assignment warning at main_vga_module.v(1905): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670131 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "whose_turn main_vga_module.v(1914) " "Verilog HDL Always Construct warning at main_vga_module.v(1914): variable \"whose_turn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1914 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670131 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1916) " "Verilog HDL assignment warning at main_vga_module.v(1916): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670131 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1917) " "Verilog HDL assignment warning at main_vga_module.v(1917): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670132 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1918) " "Verilog HDL assignment warning at main_vga_module.v(1918): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670132 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1922) " "Verilog HDL assignment warning at main_vga_module.v(1922): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670132 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1923) " "Verilog HDL assignment warning at main_vga_module.v(1923): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670132 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1924) " "Verilog HDL assignment warning at main_vga_module.v(1924): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670132 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1933) " "Verilog HDL assignment warning at main_vga_module.v(1933): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670133 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1934) " "Verilog HDL assignment warning at main_vga_module.v(1934): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670133 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1935) " "Verilog HDL assignment warning at main_vga_module.v(1935): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670133 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1942) " "Verilog HDL assignment warning at main_vga_module.v(1942): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670134 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1943) " "Verilog HDL assignment warning at main_vga_module.v(1943): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670134 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1944) " "Verilog HDL assignment warning at main_vga_module.v(1944): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1944 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670134 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "grid_data main_vga_module.v(1957) " "Verilog HDL Always Construct warning at main_vga_module.v(1957): variable \"grid_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1957 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670134 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1959) " "Verilog HDL assignment warning at main_vga_module.v(1959): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670135 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1960) " "Verilog HDL assignment warning at main_vga_module.v(1960): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670135 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1961) " "Verilog HDL assignment warning at main_vga_module.v(1961): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670136 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "grid_data main_vga_module.v(1963) " "Verilog HDL Always Construct warning at main_vga_module.v(1963): variable \"grid_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1963 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670136 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1965) " "Verilog HDL assignment warning at main_vga_module.v(1965): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670137 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1966) " "Verilog HDL assignment warning at main_vga_module.v(1966): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670137 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1967) " "Verilog HDL assignment warning at main_vga_module.v(1967): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670137 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "grid_data main_vga_module.v(1969) " "Verilog HDL Always Construct warning at main_vga_module.v(1969): variable \"grid_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1969 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670137 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1971) " "Verilog HDL assignment warning at main_vga_module.v(1971): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670138 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1972) " "Verilog HDL assignment warning at main_vga_module.v(1972): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670138 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1973) " "Verilog HDL assignment warning at main_vga_module.v(1973): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670139 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "grid_data main_vga_module.v(1975) " "Verilog HDL Always Construct warning at main_vga_module.v(1975): variable \"grid_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1975 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670139 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1977) " "Verilog HDL assignment warning at main_vga_module.v(1977): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670140 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1978) " "Verilog HDL assignment warning at main_vga_module.v(1978): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670140 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1979) " "Verilog HDL assignment warning at main_vga_module.v(1979): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670140 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "grid_data main_vga_module.v(1981) " "Verilog HDL Always Construct warning at main_vga_module.v(1981): variable \"grid_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1981 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670140 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1983) " "Verilog HDL assignment warning at main_vga_module.v(1983): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670141 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1984) " "Verilog HDL assignment warning at main_vga_module.v(1984): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670142 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1985) " "Verilog HDL assignment warning at main_vga_module.v(1985): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670142 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "grid_data main_vga_module.v(1987) " "Verilog HDL Always Construct warning at main_vga_module.v(1987): variable \"grid_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1987 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670142 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1989) " "Verilog HDL assignment warning at main_vga_module.v(1989): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670143 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1990) " "Verilog HDL assignment warning at main_vga_module.v(1990): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670143 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1991) " "Verilog HDL assignment warning at main_vga_module.v(1991): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670143 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "grid_data main_vga_module.v(1993) " "Verilog HDL Always Construct warning at main_vga_module.v(1993): variable \"grid_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1993 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670143 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1995) " "Verilog HDL assignment warning at main_vga_module.v(1995): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670144 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1996) " "Verilog HDL assignment warning at main_vga_module.v(1996): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670144 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1997) " "Verilog HDL assignment warning at main_vga_module.v(1997): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670145 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "grid_data main_vga_module.v(1999) " "Verilog HDL Always Construct warning at main_vga_module.v(1999): variable \"grid_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1999 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670145 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(2001) " "Verilog HDL assignment warning at main_vga_module.v(2001): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 2001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670146 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(2002) " "Verilog HDL assignment warning at main_vga_module.v(2002): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 2002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670146 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(2003) " "Verilog HDL assignment warning at main_vga_module.v(2003): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 2003 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670146 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "grid_data main_vga_module.v(2005) " "Verilog HDL Always Construct warning at main_vga_module.v(2005): variable \"grid_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 2005 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670146 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(2007) " "Verilog HDL assignment warning at main_vga_module.v(2007): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 2007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670147 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(2008) " "Verilog HDL assignment warning at main_vga_module.v(2008): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 2008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670147 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(2009) " "Verilog HDL assignment warning at main_vga_module.v(2009): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 2009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670148 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "grid_data main_vga_module.v(2011) " "Verilog HDL Always Construct warning at main_vga_module.v(2011): variable \"grid_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 2011 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687510670148 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(2013) " "Verilog HDL assignment warning at main_vga_module.v(2013): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 2013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670149 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(2014) " "Verilog HDL assignment warning at main_vga_module.v(2014): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 2014 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670149 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(2015) " "Verilog HDL assignment warning at main_vga_module.v(2015): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 2015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670149 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(2019) " "Verilog HDL assignment warning at main_vga_module.v(2019): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 2019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670149 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(2020) " "Verilog HDL assignment warning at main_vga_module.v(2020): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 2020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670150 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(2021) " "Verilog HDL assignment warning at main_vga_module.v(2021): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 2021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510670150 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dumb_wojak_r.data_a 0 main_vga_module.v(1387) " "Net \"dumb_wojak_r.data_a\" at main_vga_module.v(1387) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1387 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670772 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dumb_wojak_r.waddr_a 0 main_vga_module.v(1387) " "Net \"dumb_wojak_r.waddr_a\" at main_vga_module.v(1387) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1387 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670772 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dumb_wojak_g.data_a 0 main_vga_module.v(1388) " "Net \"dumb_wojak_g.data_a\" at main_vga_module.v(1388) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1388 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670772 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dumb_wojak_g.waddr_a 0 main_vga_module.v(1388) " "Net \"dumb_wojak_g.waddr_a\" at main_vga_module.v(1388) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1388 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670772 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dumb_wojak_b.data_a 0 main_vga_module.v(1389) " "Net \"dumb_wojak_b.data_a\" at main_vga_module.v(1389) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1389 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670772 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dumb_wojak_b.waddr_a 0 main_vga_module.v(1389) " "Net \"dumb_wojak_b.waddr_a\" at main_vga_module.v(1389) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1389 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670772 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "empty_grid_r.data_a 0 main_vga_module.v(1395) " "Net \"empty_grid_r.data_a\" at main_vga_module.v(1395) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1395 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670772 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "empty_grid_r.waddr_a 0 main_vga_module.v(1395) " "Net \"empty_grid_r.waddr_a\" at main_vga_module.v(1395) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1395 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670772 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "empty_grid_g.data_a 0 main_vga_module.v(1396) " "Net \"empty_grid_g.data_a\" at main_vga_module.v(1396) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1396 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670772 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "empty_grid_g.waddr_a 0 main_vga_module.v(1396) " "Net \"empty_grid_g.waddr_a\" at main_vga_module.v(1396) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1396 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670772 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "empty_grid_b.data_a 0 main_vga_module.v(1397) " "Net \"empty_grid_b.data_a\" at main_vga_module.v(1397) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1397 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670773 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "empty_grid_b.waddr_a 0 main_vga_module.v(1397) " "Net \"empty_grid_b.waddr_a\" at main_vga_module.v(1397) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1397 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670773 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_r.data_a 0 main_vga_module.v(1399) " "Net \"triangle_r.data_a\" at main_vga_module.v(1399) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1399 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670773 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_r.waddr_a 0 main_vga_module.v(1399) " "Net \"triangle_r.waddr_a\" at main_vga_module.v(1399) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1399 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670773 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_g.data_a 0 main_vga_module.v(1400) " "Net \"triangle_g.data_a\" at main_vga_module.v(1400) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1400 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670773 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_g.waddr_a 0 main_vga_module.v(1400) " "Net \"triangle_g.waddr_a\" at main_vga_module.v(1400) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1400 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670773 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_b.data_a 0 main_vga_module.v(1401) " "Net \"triangle_b.data_a\" at main_vga_module.v(1401) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1401 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670773 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_b.waddr_a 0 main_vga_module.v(1401) " "Net \"triangle_b.waddr_a\" at main_vga_module.v(1401) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1401 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670773 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "right_diagonal_triangle_r.data_a 0 main_vga_module.v(1403) " "Net \"right_diagonal_triangle_r.data_a\" at main_vga_module.v(1403) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1403 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670773 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "right_diagonal_triangle_r.waddr_a 0 main_vga_module.v(1403) " "Net \"right_diagonal_triangle_r.waddr_a\" at main_vga_module.v(1403) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1403 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670773 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "right_diagonal_triangle_g.data_a 0 main_vga_module.v(1404) " "Net \"right_diagonal_triangle_g.data_a\" at main_vga_module.v(1404) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1404 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670773 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "right_diagonal_triangle_g.waddr_a 0 main_vga_module.v(1404) " "Net \"right_diagonal_triangle_g.waddr_a\" at main_vga_module.v(1404) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1404 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670773 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "right_diagonal_triangle_b.data_a 0 main_vga_module.v(1405) " "Net \"right_diagonal_triangle_b.data_a\" at main_vga_module.v(1405) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1405 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670773 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "right_diagonal_triangle_b.waddr_a 0 main_vga_module.v(1405) " "Net \"right_diagonal_triangle_b.waddr_a\" at main_vga_module.v(1405) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1405 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670773 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "left_diagonal_triangle_r.data_a 0 main_vga_module.v(1407) " "Net \"left_diagonal_triangle_r.data_a\" at main_vga_module.v(1407) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1407 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670773 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "left_diagonal_triangle_r.waddr_a 0 main_vga_module.v(1407) " "Net \"left_diagonal_triangle_r.waddr_a\" at main_vga_module.v(1407) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1407 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670773 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "left_diagonal_triangle_g.data_a 0 main_vga_module.v(1408) " "Net \"left_diagonal_triangle_g.data_a\" at main_vga_module.v(1408) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1408 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670773 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "left_diagonal_triangle_g.waddr_a 0 main_vga_module.v(1408) " "Net \"left_diagonal_triangle_g.waddr_a\" at main_vga_module.v(1408) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1408 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670773 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "left_diagonal_triangle_b.data_a 0 main_vga_module.v(1409) " "Net \"left_diagonal_triangle_b.data_a\" at main_vga_module.v(1409) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1409 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670773 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "left_diagonal_triangle_b.waddr_a 0 main_vga_module.v(1409) " "Net \"left_diagonal_triangle_b.waddr_a\" at main_vga_module.v(1409) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1409 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670773 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vertical_triangle_r.data_a 0 main_vga_module.v(1411) " "Net \"vertical_triangle_r.data_a\" at main_vga_module.v(1411) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1411 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670773 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vertical_triangle_r.waddr_a 0 main_vga_module.v(1411) " "Net \"vertical_triangle_r.waddr_a\" at main_vga_module.v(1411) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1411 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670773 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vertical_triangle_g.data_a 0 main_vga_module.v(1412) " "Net \"vertical_triangle_g.data_a\" at main_vga_module.v(1412) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1412 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670773 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vertical_triangle_g.waddr_a 0 main_vga_module.v(1412) " "Net \"vertical_triangle_g.waddr_a\" at main_vga_module.v(1412) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1412 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670774 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vertical_triangle_b.data_a 0 main_vga_module.v(1413) " "Net \"vertical_triangle_b.data_a\" at main_vga_module.v(1413) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1413 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670774 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vertical_triangle_b.waddr_a 0 main_vga_module.v(1413) " "Net \"vertical_triangle_b.waddr_a\" at main_vga_module.v(1413) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1413 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670774 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "horizontal_triangle_r.data_a 0 main_vga_module.v(1415) " "Net \"horizontal_triangle_r.data_a\" at main_vga_module.v(1415) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1415 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670774 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "horizontal_triangle_r.waddr_a 0 main_vga_module.v(1415) " "Net \"horizontal_triangle_r.waddr_a\" at main_vga_module.v(1415) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1415 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670774 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "horizontal_triangle_g.data_a 0 main_vga_module.v(1416) " "Net \"horizontal_triangle_g.data_a\" at main_vga_module.v(1416) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1416 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670774 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "horizontal_triangle_g.waddr_a 0 main_vga_module.v(1416) " "Net \"horizontal_triangle_g.waddr_a\" at main_vga_module.v(1416) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1416 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670774 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "horizontal_triangle_b.data_a 0 main_vga_module.v(1417) " "Net \"horizontal_triangle_b.data_a\" at main_vga_module.v(1417) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1417 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670774 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "horizontal_triangle_b.waddr_a 0 main_vga_module.v(1417) " "Net \"horizontal_triangle_b.waddr_a\" at main_vga_module.v(1417) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1417 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670774 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_r.data_a 0 main_vga_module.v(1419) " "Net \"circle_r.data_a\" at main_vga_module.v(1419) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1419 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670774 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_r.waddr_a 0 main_vga_module.v(1419) " "Net \"circle_r.waddr_a\" at main_vga_module.v(1419) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1419 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670774 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_g.data_a 0 main_vga_module.v(1420) " "Net \"circle_g.data_a\" at main_vga_module.v(1420) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670774 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_g.waddr_a 0 main_vga_module.v(1420) " "Net \"circle_g.waddr_a\" at main_vga_module.v(1420) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670774 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_b.data_a 0 main_vga_module.v(1421) " "Net \"circle_b.data_a\" at main_vga_module.v(1421) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1421 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670774 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_b.waddr_a 0 main_vga_module.v(1421) " "Net \"circle_b.waddr_a\" at main_vga_module.v(1421) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1421 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670774 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "right_diagonal_circle_r.data_a 0 main_vga_module.v(1423) " "Net \"right_diagonal_circle_r.data_a\" at main_vga_module.v(1423) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1423 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670774 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "right_diagonal_circle_r.waddr_a 0 main_vga_module.v(1423) " "Net \"right_diagonal_circle_r.waddr_a\" at main_vga_module.v(1423) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1423 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670774 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "right_diagonal_circle_g.data_a 0 main_vga_module.v(1424) " "Net \"right_diagonal_circle_g.data_a\" at main_vga_module.v(1424) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1424 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670774 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "right_diagonal_circle_g.waddr_a 0 main_vga_module.v(1424) " "Net \"right_diagonal_circle_g.waddr_a\" at main_vga_module.v(1424) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1424 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670774 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "right_diagonal_circle_b.data_a 0 main_vga_module.v(1425) " "Net \"right_diagonal_circle_b.data_a\" at main_vga_module.v(1425) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1425 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670774 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "right_diagonal_circle_b.waddr_a 0 main_vga_module.v(1425) " "Net \"right_diagonal_circle_b.waddr_a\" at main_vga_module.v(1425) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1425 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670774 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "left_diagonal_circle_r.data_a 0 main_vga_module.v(1427) " "Net \"left_diagonal_circle_r.data_a\" at main_vga_module.v(1427) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1427 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670774 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "left_diagonal_circle_r.waddr_a 0 main_vga_module.v(1427) " "Net \"left_diagonal_circle_r.waddr_a\" at main_vga_module.v(1427) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1427 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670775 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "left_diagonal_circle_g.data_a 0 main_vga_module.v(1428) " "Net \"left_diagonal_circle_g.data_a\" at main_vga_module.v(1428) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1428 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670775 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "left_diagonal_circle_g.waddr_a 0 main_vga_module.v(1428) " "Net \"left_diagonal_circle_g.waddr_a\" at main_vga_module.v(1428) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1428 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670775 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "left_diagonal_circle_b.data_a 0 main_vga_module.v(1429) " "Net \"left_diagonal_circle_b.data_a\" at main_vga_module.v(1429) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1429 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670775 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "left_diagonal_circle_b.waddr_a 0 main_vga_module.v(1429) " "Net \"left_diagonal_circle_b.waddr_a\" at main_vga_module.v(1429) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1429 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670775 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vertical_circle_r.data_a 0 main_vga_module.v(1431) " "Net \"vertical_circle_r.data_a\" at main_vga_module.v(1431) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1431 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670775 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vertical_circle_r.waddr_a 0 main_vga_module.v(1431) " "Net \"vertical_circle_r.waddr_a\" at main_vga_module.v(1431) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1431 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670775 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vertical_circle_g.data_a 0 main_vga_module.v(1432) " "Net \"vertical_circle_g.data_a\" at main_vga_module.v(1432) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1432 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670775 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vertical_circle_g.waddr_a 0 main_vga_module.v(1432) " "Net \"vertical_circle_g.waddr_a\" at main_vga_module.v(1432) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1432 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670775 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vertical_circle_b.data_a 0 main_vga_module.v(1433) " "Net \"vertical_circle_b.data_a\" at main_vga_module.v(1433) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1433 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670775 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vertical_circle_b.waddr_a 0 main_vga_module.v(1433) " "Net \"vertical_circle_b.waddr_a\" at main_vga_module.v(1433) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1433 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670775 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "horizontal_circle_r.data_a 0 main_vga_module.v(1435) " "Net \"horizontal_circle_r.data_a\" at main_vga_module.v(1435) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1435 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670775 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "horizontal_circle_r.waddr_a 0 main_vga_module.v(1435) " "Net \"horizontal_circle_r.waddr_a\" at main_vga_module.v(1435) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1435 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670775 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "horizontal_circle_g.data_a 0 main_vga_module.v(1436) " "Net \"horizontal_circle_g.data_a\" at main_vga_module.v(1436) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1436 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670775 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "horizontal_circle_g.waddr_a 0 main_vga_module.v(1436) " "Net \"horizontal_circle_g.waddr_a\" at main_vga_module.v(1436) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1436 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670775 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "horizontal_circle_b.data_a 0 main_vga_module.v(1437) " "Net \"horizontal_circle_b.data_a\" at main_vga_module.v(1437) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1437 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670775 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "horizontal_circle_b.waddr_a 0 main_vga_module.v(1437) " "Net \"horizontal_circle_b.waddr_a\" at main_vga_module.v(1437) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1437 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670775 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_r.data_a 0 main_vga_module.v(1439) " "Net \"grid_letters_r.data_a\" at main_vga_module.v(1439) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1439 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670775 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_r.waddr_a 0 main_vga_module.v(1439) " "Net \"grid_letters_r.waddr_a\" at main_vga_module.v(1439) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1439 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670775 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_g.data_a 0 main_vga_module.v(1440) " "Net \"grid_letters_g.data_a\" at main_vga_module.v(1440) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1440 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670775 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_g.waddr_a 0 main_vga_module.v(1440) " "Net \"grid_letters_g.waddr_a\" at main_vga_module.v(1440) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1440 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670775 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_b.data_a 0 main_vga_module.v(1441) " "Net \"grid_letters_b.data_a\" at main_vga_module.v(1441) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1441 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670775 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_b.waddr_a 0 main_vga_module.v(1441) " "Net \"grid_letters_b.waddr_a\" at main_vga_module.v(1441) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1441 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670775 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_r.data_a 0 main_vga_module.v(1443) " "Net \"grid_numbers_r.data_a\" at main_vga_module.v(1443) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670776 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_r.waddr_a 0 main_vga_module.v(1443) " "Net \"grid_numbers_r.waddr_a\" at main_vga_module.v(1443) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670776 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_g.data_a 0 main_vga_module.v(1444) " "Net \"grid_numbers_g.data_a\" at main_vga_module.v(1444) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1444 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670776 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_g.waddr_a 0 main_vga_module.v(1444) " "Net \"grid_numbers_g.waddr_a\" at main_vga_module.v(1444) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1444 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670776 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_b.data_a 0 main_vga_module.v(1445) " "Net \"grid_numbers_b.data_a\" at main_vga_module.v(1445) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1445 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670776 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_b.waddr_a 0 main_vga_module.v(1445) " "Net \"grid_numbers_b.waddr_a\" at main_vga_module.v(1445) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1445 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670776 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_r.data_a 0 main_vga_module.v(1448) " "Net \"triangle_turn_active_r.data_a\" at main_vga_module.v(1448) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1448 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670776 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_r.waddr_a 0 main_vga_module.v(1448) " "Net \"triangle_turn_active_r.waddr_a\" at main_vga_module.v(1448) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1448 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670776 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_g.data_a 0 main_vga_module.v(1449) " "Net \"triangle_turn_active_g.data_a\" at main_vga_module.v(1449) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1449 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670776 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_g.waddr_a 0 main_vga_module.v(1449) " "Net \"triangle_turn_active_g.waddr_a\" at main_vga_module.v(1449) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1449 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670776 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_b.data_a 0 main_vga_module.v(1450) " "Net \"triangle_turn_active_b.data_a\" at main_vga_module.v(1450) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1450 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670776 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_b.waddr_a 0 main_vga_module.v(1450) " "Net \"triangle_turn_active_b.waddr_a\" at main_vga_module.v(1450) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1450 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670776 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_pasive_r.data_a 0 main_vga_module.v(1452) " "Net \"triangle_turn_pasive_r.data_a\" at main_vga_module.v(1452) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1452 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670776 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_pasive_r.waddr_a 0 main_vga_module.v(1452) " "Net \"triangle_turn_pasive_r.waddr_a\" at main_vga_module.v(1452) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1452 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670776 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_pasive_g.data_a 0 main_vga_module.v(1453) " "Net \"triangle_turn_pasive_g.data_a\" at main_vga_module.v(1453) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1453 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670776 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_pasive_g.waddr_a 0 main_vga_module.v(1453) " "Net \"triangle_turn_pasive_g.waddr_a\" at main_vga_module.v(1453) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1453 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670776 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_pasive_b.data_a 0 main_vga_module.v(1454) " "Net \"triangle_turn_pasive_b.data_a\" at main_vga_module.v(1454) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1454 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670776 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_pasive_b.waddr_a 0 main_vga_module.v(1454) " "Net \"triangle_turn_pasive_b.waddr_a\" at main_vga_module.v(1454) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1454 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670776 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_active_r.data_a 0 main_vga_module.v(1457) " "Net \"circle_turn_active_r.data_a\" at main_vga_module.v(1457) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1457 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670776 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_active_r.waddr_a 0 main_vga_module.v(1457) " "Net \"circle_turn_active_r.waddr_a\" at main_vga_module.v(1457) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1457 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670776 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_active_g.data_a 0 main_vga_module.v(1458) " "Net \"circle_turn_active_g.data_a\" at main_vga_module.v(1458) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1458 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670776 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_active_g.waddr_a 0 main_vga_module.v(1458) " "Net \"circle_turn_active_g.waddr_a\" at main_vga_module.v(1458) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1458 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670776 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_active_b.data_a 0 main_vga_module.v(1459) " "Net \"circle_turn_active_b.data_a\" at main_vga_module.v(1459) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1459 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670776 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_active_b.waddr_a 0 main_vga_module.v(1459) " "Net \"circle_turn_active_b.waddr_a\" at main_vga_module.v(1459) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1459 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670776 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_r.data_a 0 main_vga_module.v(1461) " "Net \"circle_turn_pasive_r.data_a\" at main_vga_module.v(1461) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1461 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670777 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_r.waddr_a 0 main_vga_module.v(1461) " "Net \"circle_turn_pasive_r.waddr_a\" at main_vga_module.v(1461) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1461 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670777 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_g.data_a 0 main_vga_module.v(1462) " "Net \"circle_turn_pasive_g.data_a\" at main_vga_module.v(1462) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1462 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670777 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_g.waddr_a 0 main_vga_module.v(1462) " "Net \"circle_turn_pasive_g.waddr_a\" at main_vga_module.v(1462) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1462 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670777 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_b.data_a 0 main_vga_module.v(1463) " "Net \"circle_turn_pasive_b.data_a\" at main_vga_module.v(1463) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1463 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670777 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_b.waddr_a 0 main_vga_module.v(1463) " "Net \"circle_turn_pasive_b.waddr_a\" at main_vga_module.v(1463) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1463 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670777 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_r.data_a 0 main_vga_module.v(1466) " "Net \"informative_symbols_r.data_a\" at main_vga_module.v(1466) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1466 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670777 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_r.waddr_a 0 main_vga_module.v(1466) " "Net \"informative_symbols_r.waddr_a\" at main_vga_module.v(1466) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1466 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670777 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_g.data_a 0 main_vga_module.v(1467) " "Net \"informative_symbols_g.data_a\" at main_vga_module.v(1467) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1467 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670777 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_g.waddr_a 0 main_vga_module.v(1467) " "Net \"informative_symbols_g.waddr_a\" at main_vga_module.v(1467) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1467 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670777 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_b.data_a 0 main_vga_module.v(1468) " "Net \"informative_symbols_b.data_a\" at main_vga_module.v(1468) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1468 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670777 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_b.waddr_a 0 main_vga_module.v(1468) " "Net \"informative_symbols_b.waddr_a\" at main_vga_module.v(1468) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1468 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670777 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_r.data_a 0 main_vga_module.v(1471) " "Net \"number_digits_generic_r.data_a\" at main_vga_module.v(1471) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1471 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670777 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_r.waddr_a 0 main_vga_module.v(1471) " "Net \"number_digits_generic_r.waddr_a\" at main_vga_module.v(1471) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1471 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670777 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_g.data_a 0 main_vga_module.v(1472) " "Net \"number_digits_generic_g.data_a\" at main_vga_module.v(1472) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1472 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670777 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_g.waddr_a 0 main_vga_module.v(1472) " "Net \"number_digits_generic_g.waddr_a\" at main_vga_module.v(1472) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1472 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670777 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_b.data_a 0 main_vga_module.v(1473) " "Net \"number_digits_generic_b.data_a\" at main_vga_module.v(1473) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1473 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670777 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_b.waddr_a 0 main_vga_module.v(1473) " "Net \"number_digits_generic_b.waddr_a\" at main_vga_module.v(1473) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1473 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670777 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_r.data_a 0 main_vga_module.v(1481) " "Net \"triangle_winner_r.data_a\" at main_vga_module.v(1481) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1481 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670833 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_r.waddr_a 0 main_vga_module.v(1481) " "Net \"triangle_winner_r.waddr_a\" at main_vga_module.v(1481) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1481 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670833 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_g.data_a 0 main_vga_module.v(1482) " "Net \"triangle_winner_g.data_a\" at main_vga_module.v(1482) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1482 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670833 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_g.waddr_a 0 main_vga_module.v(1482) " "Net \"triangle_winner_g.waddr_a\" at main_vga_module.v(1482) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1482 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670833 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_b.data_a 0 main_vga_module.v(1483) " "Net \"triangle_winner_b.data_a\" at main_vga_module.v(1483) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1483 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670834 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_b.waddr_a 0 main_vga_module.v(1483) " "Net \"triangle_winner_b.waddr_a\" at main_vga_module.v(1483) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1483 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670834 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_winner_r.data_a 0 main_vga_module.v(1486) " "Net \"circle_winner_r.data_a\" at main_vga_module.v(1486) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1486 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670834 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_winner_r.waddr_a 0 main_vga_module.v(1486) " "Net \"circle_winner_r.waddr_a\" at main_vga_module.v(1486) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1486 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670834 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_winner_g.data_a 0 main_vga_module.v(1487) " "Net \"circle_winner_g.data_a\" at main_vga_module.v(1487) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1487 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670834 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_winner_g.waddr_a 0 main_vga_module.v(1487) " "Net \"circle_winner_g.waddr_a\" at main_vga_module.v(1487) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1487 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670834 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_winner_b.data_a 0 main_vga_module.v(1488) " "Net \"circle_winner_b.data_a\" at main_vga_module.v(1488) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1488 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670834 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_winner_b.waddr_a 0 main_vga_module.v(1488) " "Net \"circle_winner_b.waddr_a\" at main_vga_module.v(1488) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1488 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670834 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dumb_wojak_r.we_a 0 main_vga_module.v(1387) " "Net \"dumb_wojak_r.we_a\" at main_vga_module.v(1387) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1387 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670840 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dumb_wojak_g.we_a 0 main_vga_module.v(1388) " "Net \"dumb_wojak_g.we_a\" at main_vga_module.v(1388) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1388 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670840 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dumb_wojak_b.we_a 0 main_vga_module.v(1389) " "Net \"dumb_wojak_b.we_a\" at main_vga_module.v(1389) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1389 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670840 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "empty_grid_r.we_a 0 main_vga_module.v(1395) " "Net \"empty_grid_r.we_a\" at main_vga_module.v(1395) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1395 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670840 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "empty_grid_g.we_a 0 main_vga_module.v(1396) " "Net \"empty_grid_g.we_a\" at main_vga_module.v(1396) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1396 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670840 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "empty_grid_b.we_a 0 main_vga_module.v(1397) " "Net \"empty_grid_b.we_a\" at main_vga_module.v(1397) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1397 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670840 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_r.we_a 0 main_vga_module.v(1399) " "Net \"triangle_r.we_a\" at main_vga_module.v(1399) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1399 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670840 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_g.we_a 0 main_vga_module.v(1400) " "Net \"triangle_g.we_a\" at main_vga_module.v(1400) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1400 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670840 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_b.we_a 0 main_vga_module.v(1401) " "Net \"triangle_b.we_a\" at main_vga_module.v(1401) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1401 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670840 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "right_diagonal_triangle_r.we_a 0 main_vga_module.v(1403) " "Net \"right_diagonal_triangle_r.we_a\" at main_vga_module.v(1403) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1403 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670840 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "right_diagonal_triangle_g.we_a 0 main_vga_module.v(1404) " "Net \"right_diagonal_triangle_g.we_a\" at main_vga_module.v(1404) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1404 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670840 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "right_diagonal_triangle_b.we_a 0 main_vga_module.v(1405) " "Net \"right_diagonal_triangle_b.we_a\" at main_vga_module.v(1405) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1405 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670840 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "left_diagonal_triangle_r.we_a 0 main_vga_module.v(1407) " "Net \"left_diagonal_triangle_r.we_a\" at main_vga_module.v(1407) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1407 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670840 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "left_diagonal_triangle_g.we_a 0 main_vga_module.v(1408) " "Net \"left_diagonal_triangle_g.we_a\" at main_vga_module.v(1408) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1408 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670840 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "left_diagonal_triangle_b.we_a 0 main_vga_module.v(1409) " "Net \"left_diagonal_triangle_b.we_a\" at main_vga_module.v(1409) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1409 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670840 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vertical_triangle_r.we_a 0 main_vga_module.v(1411) " "Net \"vertical_triangle_r.we_a\" at main_vga_module.v(1411) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1411 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670841 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vertical_triangle_g.we_a 0 main_vga_module.v(1412) " "Net \"vertical_triangle_g.we_a\" at main_vga_module.v(1412) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1412 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670841 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vertical_triangle_b.we_a 0 main_vga_module.v(1413) " "Net \"vertical_triangle_b.we_a\" at main_vga_module.v(1413) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1413 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670841 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "horizontal_triangle_r.we_a 0 main_vga_module.v(1415) " "Net \"horizontal_triangle_r.we_a\" at main_vga_module.v(1415) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1415 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670841 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "horizontal_triangle_g.we_a 0 main_vga_module.v(1416) " "Net \"horizontal_triangle_g.we_a\" at main_vga_module.v(1416) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1416 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670841 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "horizontal_triangle_b.we_a 0 main_vga_module.v(1417) " "Net \"horizontal_triangle_b.we_a\" at main_vga_module.v(1417) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1417 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670841 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_r.we_a 0 main_vga_module.v(1419) " "Net \"circle_r.we_a\" at main_vga_module.v(1419) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1419 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670841 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_g.we_a 0 main_vga_module.v(1420) " "Net \"circle_g.we_a\" at main_vga_module.v(1420) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670841 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_b.we_a 0 main_vga_module.v(1421) " "Net \"circle_b.we_a\" at main_vga_module.v(1421) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1421 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670841 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "right_diagonal_circle_r.we_a 0 main_vga_module.v(1423) " "Net \"right_diagonal_circle_r.we_a\" at main_vga_module.v(1423) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1423 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670841 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "right_diagonal_circle_g.we_a 0 main_vga_module.v(1424) " "Net \"right_diagonal_circle_g.we_a\" at main_vga_module.v(1424) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1424 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670841 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "right_diagonal_circle_b.we_a 0 main_vga_module.v(1425) " "Net \"right_diagonal_circle_b.we_a\" at main_vga_module.v(1425) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1425 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670841 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "left_diagonal_circle_r.we_a 0 main_vga_module.v(1427) " "Net \"left_diagonal_circle_r.we_a\" at main_vga_module.v(1427) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1427 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670841 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "left_diagonal_circle_g.we_a 0 main_vga_module.v(1428) " "Net \"left_diagonal_circle_g.we_a\" at main_vga_module.v(1428) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1428 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670841 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "left_diagonal_circle_b.we_a 0 main_vga_module.v(1429) " "Net \"left_diagonal_circle_b.we_a\" at main_vga_module.v(1429) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1429 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670841 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vertical_circle_r.we_a 0 main_vga_module.v(1431) " "Net \"vertical_circle_r.we_a\" at main_vga_module.v(1431) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1431 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670841 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vertical_circle_g.we_a 0 main_vga_module.v(1432) " "Net \"vertical_circle_g.we_a\" at main_vga_module.v(1432) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1432 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670841 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vertical_circle_b.we_a 0 main_vga_module.v(1433) " "Net \"vertical_circle_b.we_a\" at main_vga_module.v(1433) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1433 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670841 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "horizontal_circle_r.we_a 0 main_vga_module.v(1435) " "Net \"horizontal_circle_r.we_a\" at main_vga_module.v(1435) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1435 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670841 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "horizontal_circle_g.we_a 0 main_vga_module.v(1436) " "Net \"horizontal_circle_g.we_a\" at main_vga_module.v(1436) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1436 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670841 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "horizontal_circle_b.we_a 0 main_vga_module.v(1437) " "Net \"horizontal_circle_b.we_a\" at main_vga_module.v(1437) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1437 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670841 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_r.we_a 0 main_vga_module.v(1439) " "Net \"grid_letters_r.we_a\" at main_vga_module.v(1439) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1439 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670842 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_g.we_a 0 main_vga_module.v(1440) " "Net \"grid_letters_g.we_a\" at main_vga_module.v(1440) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1440 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670842 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_b.we_a 0 main_vga_module.v(1441) " "Net \"grid_letters_b.we_a\" at main_vga_module.v(1441) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1441 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670842 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_r.we_a 0 main_vga_module.v(1443) " "Net \"grid_numbers_r.we_a\" at main_vga_module.v(1443) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1443 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670842 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_g.we_a 0 main_vga_module.v(1444) " "Net \"grid_numbers_g.we_a\" at main_vga_module.v(1444) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1444 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670842 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_b.we_a 0 main_vga_module.v(1445) " "Net \"grid_numbers_b.we_a\" at main_vga_module.v(1445) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1445 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670842 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_r.we_a 0 main_vga_module.v(1448) " "Net \"triangle_turn_active_r.we_a\" at main_vga_module.v(1448) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1448 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670842 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_g.we_a 0 main_vga_module.v(1449) " "Net \"triangle_turn_active_g.we_a\" at main_vga_module.v(1449) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1449 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670842 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_b.we_a 0 main_vga_module.v(1450) " "Net \"triangle_turn_active_b.we_a\" at main_vga_module.v(1450) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1450 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670842 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_pasive_r.we_a 0 main_vga_module.v(1452) " "Net \"triangle_turn_pasive_r.we_a\" at main_vga_module.v(1452) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1452 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670842 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_pasive_g.we_a 0 main_vga_module.v(1453) " "Net \"triangle_turn_pasive_g.we_a\" at main_vga_module.v(1453) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1453 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670842 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_pasive_b.we_a 0 main_vga_module.v(1454) " "Net \"triangle_turn_pasive_b.we_a\" at main_vga_module.v(1454) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1454 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670842 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_active_r.we_a 0 main_vga_module.v(1457) " "Net \"circle_turn_active_r.we_a\" at main_vga_module.v(1457) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1457 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670842 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_active_g.we_a 0 main_vga_module.v(1458) " "Net \"circle_turn_active_g.we_a\" at main_vga_module.v(1458) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1458 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670842 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_active_b.we_a 0 main_vga_module.v(1459) " "Net \"circle_turn_active_b.we_a\" at main_vga_module.v(1459) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1459 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670842 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_r.we_a 0 main_vga_module.v(1461) " "Net \"circle_turn_pasive_r.we_a\" at main_vga_module.v(1461) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1461 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670842 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_g.we_a 0 main_vga_module.v(1462) " "Net \"circle_turn_pasive_g.we_a\" at main_vga_module.v(1462) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1462 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670842 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_b.we_a 0 main_vga_module.v(1463) " "Net \"circle_turn_pasive_b.we_a\" at main_vga_module.v(1463) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1463 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670842 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_r.we_a 0 main_vga_module.v(1466) " "Net \"informative_symbols_r.we_a\" at main_vga_module.v(1466) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1466 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670843 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_g.we_a 0 main_vga_module.v(1467) " "Net \"informative_symbols_g.we_a\" at main_vga_module.v(1467) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1467 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670843 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_b.we_a 0 main_vga_module.v(1468) " "Net \"informative_symbols_b.we_a\" at main_vga_module.v(1468) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1468 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670843 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_r.we_a 0 main_vga_module.v(1471) " "Net \"number_digits_generic_r.we_a\" at main_vga_module.v(1471) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1471 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670843 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_g.we_a 0 main_vga_module.v(1472) " "Net \"number_digits_generic_g.we_a\" at main_vga_module.v(1472) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1472 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670843 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_b.we_a 0 main_vga_module.v(1473) " "Net \"number_digits_generic_b.we_a\" at main_vga_module.v(1473) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1473 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670843 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_r.we_a 0 main_vga_module.v(1481) " "Net \"triangle_winner_r.we_a\" at main_vga_module.v(1481) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1481 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670854 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_g.we_a 0 main_vga_module.v(1482) " "Net \"triangle_winner_g.we_a\" at main_vga_module.v(1482) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1482 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670854 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_b.we_a 0 main_vga_module.v(1483) " "Net \"triangle_winner_b.we_a\" at main_vga_module.v(1483) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1483 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670854 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_winner_r.we_a 0 main_vga_module.v(1486) " "Net \"circle_winner_r.we_a\" at main_vga_module.v(1486) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1486 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670854 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_winner_g.we_a 0 main_vga_module.v(1487) " "Net \"circle_winner_g.we_a\" at main_vga_module.v(1487) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1487 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670854 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_winner_b.we_a 0 main_vga_module.v(1488) " "Net \"circle_winner_b.we_a\" at main_vga_module.v(1488) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1488 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687510670854 "|main_vga_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:instance_1 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:instance_1\"" {  } { { "main_vga_module.v" "instance_1" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687510673360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "horizontal_and_vertical_counter horizontal_and_vertical_counter:instance_2 " "Elaborating entity \"horizontal_and_vertical_counter\" for hierarchy \"horizontal_and_vertical_counter:instance_2\"" {  } { { "main_vga_module.v" "instance_2" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687510673361 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 horizontal_and_vertical_counter.v(67) " "Verilog HDL assignment warning at horizontal_and_vertical_counter.v(67): truncated value with size 32 to match size of target (11)" {  } { { "horizontal_and_vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/horizontal_and_vertical_counter.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510673362 "|main_vga_module|horizontal_and_vertical_counter:instance_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 horizontal_and_vertical_counter.v(74) " "Verilog HDL assignment warning at horizontal_and_vertical_counter.v(74): truncated value with size 32 to match size of target (11)" {  } { { "horizontal_and_vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/horizontal_and_vertical_counter.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687510673362 "|main_vga_module|horizontal_and_vertical_counter:instance_2"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "66 " "Found 66 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dumb_wojak_r " "RAM logic \"dumb_wojak_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "dumb_wojak_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1387 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dumb_wojak_g " "RAM logic \"dumb_wojak_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "dumb_wojak_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1388 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dumb_wojak_b " "RAM logic \"dumb_wojak_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "dumb_wojak_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1389 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "empty_grid_r " "RAM logic \"empty_grid_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "empty_grid_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1395 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "empty_grid_g " "RAM logic \"empty_grid_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "empty_grid_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1396 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "empty_grid_b " "RAM logic \"empty_grid_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "empty_grid_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1397 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_r " "RAM logic \"triangle_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1399 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_g " "RAM logic \"triangle_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1400 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_b " "RAM logic \"triangle_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1401 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "right_diagonal_triangle_r " "RAM logic \"right_diagonal_triangle_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "right_diagonal_triangle_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1403 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "right_diagonal_triangle_g " "RAM logic \"right_diagonal_triangle_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "right_diagonal_triangle_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1404 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "right_diagonal_triangle_b " "RAM logic \"right_diagonal_triangle_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "right_diagonal_triangle_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1405 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "left_diagonal_triangle_r " "RAM logic \"left_diagonal_triangle_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "left_diagonal_triangle_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1407 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "left_diagonal_triangle_g " "RAM logic \"left_diagonal_triangle_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "left_diagonal_triangle_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1408 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "left_diagonal_triangle_b " "RAM logic \"left_diagonal_triangle_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "left_diagonal_triangle_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1409 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "vertical_triangle_r " "RAM logic \"vertical_triangle_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "vertical_triangle_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1411 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "vertical_triangle_g " "RAM logic \"vertical_triangle_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "vertical_triangle_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1412 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "vertical_triangle_b " "RAM logic \"vertical_triangle_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "vertical_triangle_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1413 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "horizontal_triangle_r " "RAM logic \"horizontal_triangle_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "horizontal_triangle_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1415 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "horizontal_triangle_g " "RAM logic \"horizontal_triangle_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "horizontal_triangle_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1416 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "horizontal_triangle_b " "RAM logic \"horizontal_triangle_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "horizontal_triangle_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1417 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_r " "RAM logic \"circle_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1419 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_g " "RAM logic \"circle_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1420 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_b " "RAM logic \"circle_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1421 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "right_diagonal_circle_r " "RAM logic \"right_diagonal_circle_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "right_diagonal_circle_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1423 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "right_diagonal_circle_g " "RAM logic \"right_diagonal_circle_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "right_diagonal_circle_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1424 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "right_diagonal_circle_b " "RAM logic \"right_diagonal_circle_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "right_diagonal_circle_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1425 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "left_diagonal_circle_r " "RAM logic \"left_diagonal_circle_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "left_diagonal_circle_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1427 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "left_diagonal_circle_g " "RAM logic \"left_diagonal_circle_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "left_diagonal_circle_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1428 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "left_diagonal_circle_b " "RAM logic \"left_diagonal_circle_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "left_diagonal_circle_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1429 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "vertical_circle_r " "RAM logic \"vertical_circle_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "vertical_circle_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1431 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "vertical_circle_g " "RAM logic \"vertical_circle_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "vertical_circle_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1432 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "vertical_circle_b " "RAM logic \"vertical_circle_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "vertical_circle_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1433 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "horizontal_circle_r " "RAM logic \"horizontal_circle_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "horizontal_circle_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1435 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "horizontal_circle_g " "RAM logic \"horizontal_circle_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "horizontal_circle_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1436 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "horizontal_circle_b " "RAM logic \"horizontal_circle_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "horizontal_circle_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1437 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "grid_letters_r " "RAM logic \"grid_letters_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "grid_letters_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1439 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "grid_letters_g " "RAM logic \"grid_letters_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "grid_letters_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1440 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "grid_letters_b " "RAM logic \"grid_letters_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "grid_letters_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1441 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "grid_numbers_r " "RAM logic \"grid_numbers_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "grid_numbers_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1443 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "grid_numbers_g " "RAM logic \"grid_numbers_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "grid_numbers_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1444 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "grid_numbers_b " "RAM logic \"grid_numbers_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "grid_numbers_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1445 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_turn_active_r " "RAM logic \"triangle_turn_active_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_turn_active_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1448 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_turn_active_g " "RAM logic \"triangle_turn_active_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_turn_active_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1449 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_turn_active_b " "RAM logic \"triangle_turn_active_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_turn_active_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1450 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_turn_pasive_r " "RAM logic \"triangle_turn_pasive_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_turn_pasive_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1452 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_turn_pasive_g " "RAM logic \"triangle_turn_pasive_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_turn_pasive_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1453 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_turn_pasive_b " "RAM logic \"triangle_turn_pasive_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_turn_pasive_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1454 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_turn_active_r " "RAM logic \"circle_turn_active_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_turn_active_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1457 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_turn_active_g " "RAM logic \"circle_turn_active_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_turn_active_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1458 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_turn_active_b " "RAM logic \"circle_turn_active_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_turn_active_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1459 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_turn_pasive_r " "RAM logic \"circle_turn_pasive_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_turn_pasive_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1461 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_turn_pasive_g " "RAM logic \"circle_turn_pasive_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_turn_pasive_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1462 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_turn_pasive_b " "RAM logic \"circle_turn_pasive_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_turn_pasive_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1463 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "informative_symbols_r " "RAM logic \"informative_symbols_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "informative_symbols_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1466 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "informative_symbols_g " "RAM logic \"informative_symbols_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "informative_symbols_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1467 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "informative_symbols_b " "RAM logic \"informative_symbols_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "informative_symbols_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1468 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "number_digits_generic_r " "RAM logic \"number_digits_generic_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "number_digits_generic_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1471 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "number_digits_generic_g " "RAM logic \"number_digits_generic_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "number_digits_generic_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1472 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "number_digits_generic_b " "RAM logic \"number_digits_generic_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "number_digits_generic_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1473 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_winner_r " "RAM logic \"triangle_winner_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_winner_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1481 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_winner_g " "RAM logic \"triangle_winner_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_winner_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1482 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_winner_b " "RAM logic \"triangle_winner_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_winner_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1483 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_winner_r " "RAM logic \"circle_winner_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_winner_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1486 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_winner_g " "RAM logic \"circle_winner_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_winner_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1487 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_winner_b " "RAM logic \"circle_winner_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_winner_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1488 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687510675440 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1687510675440 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 6400 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram0_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (6400) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram0_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687510675473 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 6400 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram1_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (6400) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram1_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687510675503 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 6400 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram2_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (6400) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram2_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687510675533 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 8000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram48_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (8000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram48_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687510675734 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 8000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram49_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (8000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram49_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687510675773 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 8000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram50_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (8000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram50_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687510675811 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 8000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram51_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (8000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram51_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687510675849 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 8000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram52_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (8000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram52_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687510675887 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 8000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram53_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (8000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram53_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687510675924 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram36_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram36_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687510675982 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram37_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram37_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687510676041 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram38_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram38_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687510676101 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram39_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram39_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687510676159 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram40_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram40_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687510676219 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram41_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram41_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687510676277 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram42_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram42_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687510676336 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram43_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram43_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687510676396 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram44_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram44_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687510676455 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram45_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram45_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687510676514 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram46_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram46_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687510676573 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram47_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram47_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687510676633 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 7000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram54_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (7000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram54_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687510676668 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 7000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram55_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (7000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram55_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687510676702 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 7000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram56_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (7000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram56_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687510676735 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 8250 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram57_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (8250) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram57_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687510676773 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 8250 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram58_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (8250) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram58_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687510676812 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 8250 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram59_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (8250) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram59_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687510676853 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 6400 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram63_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (6400) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram63_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687510676885 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 6400 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram64_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (6400) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram64_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687510676917 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 6400 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram65_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (6400) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram65_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687510676948 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 6400 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram60_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (6400) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram60_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687510676985 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 6400 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram61_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (6400) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram61_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687510677016 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 6400 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram62_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (6400) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram62_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687510677048 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1687510794708 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1687510804843 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1687510806508 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687510806508 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25681 " "Implemented 25681 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1687510807970 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1687510807970 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25550 " "Implemented 25550 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1687510807970 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "91 " "Implemented 91 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1687510807970 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1687510807970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 416 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 416 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5085 " "Peak virtual memory: 5085 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687510808023 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 23 12:00:08 2023 " "Processing ended: Fri Jun 23 12:00:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687510808023 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:24 " "Elapsed time: 00:02:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687510808023 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:21 " "Total CPU time (on all processors): 00:02:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687510808023 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687510808023 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687510809304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687510809304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 23 12:00:09 2023 " "Processing started: Fri Jun 23 12:00:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687510809304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1687510809304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga_rgb -c vga_rgb " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vga_rgb -c vga_rgb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1687510809305 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1687510809361 ""}
{ "Info" "0" "" "Project  = vga_rgb" {  } {  } 0 0 "Project  = vga_rgb" 0 0 "Fitter" 0 0 1687510809361 ""}
{ "Info" "0" "" "Revision = vga_rgb" {  } {  } 0 0 "Revision = vga_rgb" 0 0 "Fitter" 0 0 1687510809361 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1687510809810 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga_rgb 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"vga_rgb\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1687510809938 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687510809967 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687510809967 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1687510810859 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1687510810875 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1687510811384 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1687510816301 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1687510816313 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1687510816441 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock_builtin_50MHZ~inputCLKENA0 630 global CLKCTRL_G6 " "clock_builtin_50MHZ~inputCLKENA0 with 630 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1687510816450 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1687510816450 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1687510816576 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687510816591 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga_rgb.sdc " "Synopsys Design Constraints File file not found: 'vga_rgb.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1687510817554 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1687510817554 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1687510817725 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1687510817726 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1687510817727 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1687510817882 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687510817890 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687510817899 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1687510817907 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1687510817909 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1687510817917 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1687510818291 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "76 DSP block " "Packed 76 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1687510818301 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "76 " "Created 76 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1687510818301 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1687510818301 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687510819302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1687510827701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:14 " "Fitter placement preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687510841623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1687510841645 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1687510913718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:12 " "Fitter placement operations ending: elapsed time is 00:01:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687510913718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1687510916132 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "63 X56_Y11 X66_Y22 " "Router estimated peak interconnect usage is 63% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22" {  } { { "loc" "" { Generic "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/" { { 1 { 0 "Router estimated peak interconnect usage is 63% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 63% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22"} 56 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1687510944897 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1687510944897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:57 " "Fitter routing operations ending: elapsed time is 00:02:57" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687511099151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1687511099154 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "12.56 " "Total time spent on timing analysis during the Fitter is 12.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1687511124968 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687511125128 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1687511125128 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687511153222 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687511153286 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1687511153286 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687511178419 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:19 " "Fitter post-fit operations ending: elapsed time is 00:01:19" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687511204096 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/output_files/vga_rgb.fit.smsg " "Generated suppressed messages file C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/output_files/vga_rgb.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1687511206416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5825 " "Peak virtual memory: 5825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687511211514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 23 12:06:51 2023 " "Processing ended: Fri Jun 23 12:06:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687511211514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:42 " "Elapsed time: 00:06:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687511211514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:42 " "Total CPU time (on all processors): 00:06:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687511211514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1687511211514 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1687511212679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687511212679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 23 12:06:52 2023 " "Processing started: Fri Jun 23 12:06:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687511212679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1687511212679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vga_rgb -c vga_rgb " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vga_rgb -c vga_rgb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1687511212679 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1687511224639 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4970 " "Peak virtual memory: 4970 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687511226699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 23 12:07:06 2023 " "Processing ended: Fri Jun 23 12:07:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687511226699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687511226699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687511226699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1687511226699 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1687511227466 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1687511227973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687511227974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 23 12:07:07 2023 " "Processing started: Fri Jun 23 12:07:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687511227974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687511227974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vga_rgb -c vga_rgb " "Command: quartus_sta vga_rgb -c vga_rgb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687511227974 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1687511228040 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1687511229717 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1687511229751 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1687511229751 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga_rgb.sdc " "Synopsys Design Constraints File file not found: 'vga_rgb.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1687511231711 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1687511231711 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:instance_1\|clk_25 clock_divider:instance_1\|clk_25 " "create_clock -period 1.000 -name clock_divider:instance_1\|clk_25 clock_divider:instance_1\|clk_25" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1687511231737 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_builtin_50MHZ clock_builtin_50MHZ " "create_clock -period 1.000 -name clock_builtin_50MHZ clock_builtin_50MHZ" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1687511231737 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1687511231737 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1687511231834 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1687511231836 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1687511231838 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1687511231846 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1687511235262 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1687511235262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.261 " "Worst-case setup slack is -11.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511235264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511235264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.261           -5656.286 clock_builtin_50MHZ  " "  -11.261           -5656.286 clock_builtin_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511235264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.175             -50.409 clock_divider:instance_1\|clk_25  " "   -2.175             -50.409 clock_divider:instance_1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511235264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687511235264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.533 " "Worst-case hold slack is -1.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511235807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511235807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.533              -1.533 clock_builtin_50MHZ  " "   -1.533              -1.533 clock_builtin_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511235807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.647               0.000 clock_divider:instance_1\|clk_25  " "    0.647               0.000 clock_divider:instance_1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511235807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687511235807 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687511235826 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687511235828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511235846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511235846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225            -533.913 clock_builtin_50MHZ  " "   -2.225            -533.913 clock_builtin_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511235846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -14.560 clock_divider:instance_1\|clk_25  " "   -0.394             -14.560 clock_divider:instance_1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511235846 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687511235846 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1687511236804 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1687511236871 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1687511236871 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1687511263291 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1687511264367 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1687511265959 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1687511265959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.364 " "Worst-case setup slack is -11.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511265972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511265972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.364           -5700.946 clock_builtin_50MHZ  " "  -11.364           -5700.946 clock_builtin_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511265972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.223             -51.043 clock_divider:instance_1\|clk_25  " "   -2.223             -51.043 clock_divider:instance_1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511265972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687511265972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.338 " "Worst-case hold slack is -1.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511266557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511266557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.338              -1.338 clock_builtin_50MHZ  " "   -1.338              -1.338 clock_builtin_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511266557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.638               0.000 clock_divider:instance_1\|clk_25  " "    0.638               0.000 clock_divider:instance_1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511266557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687511266557 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687511266566 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687511266577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511266579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511266579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225            -558.047 clock_builtin_50MHZ  " "   -2.225            -558.047 clock_builtin_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511266579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -14.788 clock_divider:instance_1\|clk_25  " "   -0.394             -14.788 clock_divider:instance_1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511266579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687511266579 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1687511267516 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1687511267650 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1687511267650 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1687511295523 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1687511296522 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1687511297107 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1687511297107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.996 " "Worst-case setup slack is -6.996" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511297122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511297122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.996           -3323.239 clock_builtin_50MHZ  " "   -6.996           -3323.239 clock_builtin_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511297122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.948             -20.703 clock_divider:instance_1\|clk_25  " "   -0.948             -20.703 clock_divider:instance_1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511297122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687511297122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.713 " "Worst-case hold slack is -0.713" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511297702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511297702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.713              -0.713 clock_builtin_50MHZ  " "   -0.713              -0.713 clock_builtin_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511297702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 clock_divider:instance_1\|clk_25  " "    0.326               0.000 clock_divider:instance_1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511297702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687511297702 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687511297712 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687511297717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511297724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511297724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702            -212.315 clock_builtin_50MHZ  " "   -1.702            -212.315 clock_builtin_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511297724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 clock_divider:instance_1\|clk_25  " "    0.098               0.000 clock_divider:instance_1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511297724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687511297724 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1687511298698 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1687511299487 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1687511300073 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1687511300073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.468 " "Worst-case setup slack is -6.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511300087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511300087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.468           -3057.426 clock_builtin_50MHZ  " "   -6.468           -3057.426 clock_builtin_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511300087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.863             -18.638 clock_divider:instance_1\|clk_25  " "   -0.863             -18.638 clock_divider:instance_1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511300087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687511300087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.684 " "Worst-case hold slack is -0.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511300595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511300595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.684              -0.684 clock_builtin_50MHZ  " "   -0.684              -0.684 clock_builtin_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511300595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 clock_divider:instance_1\|clk_25  " "    0.297               0.000 clock_divider:instance_1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511300595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687511300595 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687511300615 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1687511300617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511300636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511300636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702            -211.816 clock_builtin_50MHZ  " "   -1.702            -211.816 clock_builtin_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511300636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 clock_divider:instance_1\|clk_25  " "    0.106               0.000 clock_divider:instance_1\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1687511300636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1687511300636 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1687511302535 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1687511302539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5261 " "Peak virtual memory: 5261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687511302959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 23 12:08:22 2023 " "Processing ended: Fri Jun 23 12:08:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687511302959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:15 " "Elapsed time: 00:01:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687511302959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687511302959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687511302959 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687511304211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687511304211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 23 12:08:24 2023 " "Processing started: Fri Jun 23 12:08:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687511304211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687511304211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vga_rgb -c vga_rgb " "Command: quartus_eda --read_settings_files=off --write_settings_files=off vga_rgb -c vga_rgb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687511304212 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_rgb.vo C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/simulation/qsim// simulation " "Generated file vga_rgb.vo in folder \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA_example/VGA_rgb/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1687511311483 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4897 " "Peak virtual memory: 4897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687511311727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 23 12:08:31 2023 " "Processing ended: Fri Jun 23 12:08:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687511311727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687511311727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687511311727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687511311727 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 433 s " "Quartus II Full Compilation was successful. 0 errors, 433 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687511312486 ""}
