Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 18 12:28:38 2021
| Host         : LAPTOP-6SUQ7SD3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Drone_timing_summary_routed.rpt -pb Drone_timing_summary_routed.pb -rpx Drone_timing_summary_routed.rpx -warn_on_violation
| Design       : Drone
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: SPEED_BLOCK/Rythm_CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.096        0.000                      0                   45        0.235        0.000                      0                   45        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.096        0.000                      0                   45        0.235        0.000                      0                   45        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.096ns  (required time - arrival time)
  Source:                 SPEED_BLOCK/Rythm_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPEED_BLOCK/Rythm_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 0.828ns (24.906%)  route 2.497ns (75.094%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.621     5.142    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  SPEED_BLOCK/Rythm_cnt_reg[8]/Q
                         net (fo=4, routed)           0.841     6.440    SPEED_BLOCK/Rythm_cnt_reg_n_0_[8]
    SLICE_X2Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.564 r  SPEED_BLOCK/Rythm_cnt[13]_i_3/O
                         net (fo=3, routed)           0.579     7.143    SPEED_BLOCK/Rythm_cnt[13]_i_3_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I3_O)        0.124     7.267 r  SPEED_BLOCK/Rythm_cnt[13]_i_2/O
                         net (fo=15, routed)          0.435     7.702    SPEED_BLOCK/Rythm_cnt[13]_i_2_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I5_O)        0.124     7.826 r  SPEED_BLOCK/Rythm_cnt[13]_i_1/O
                         net (fo=14, routed)          0.641     8.467    SPEED_BLOCK/Rythm_cnt[13]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.507    14.848    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[0]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y21          FDRE (Setup_fdre_C_R)       -0.524    14.563    SPEED_BLOCK/Rythm_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  6.096    

Slack (MET) :             6.179ns  (required time - arrival time)
  Source:                 SPEED_BLOCK/Rythm_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPEED_BLOCK/Rythm_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.828ns (24.852%)  route 2.504ns (75.148%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.621     5.142    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  SPEED_BLOCK/Rythm_cnt_reg[8]/Q
                         net (fo=4, routed)           0.841     6.440    SPEED_BLOCK/Rythm_cnt_reg_n_0_[8]
    SLICE_X2Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.564 r  SPEED_BLOCK/Rythm_cnt[13]_i_3/O
                         net (fo=3, routed)           0.579     7.143    SPEED_BLOCK/Rythm_cnt[13]_i_3_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I3_O)        0.124     7.267 r  SPEED_BLOCK/Rythm_cnt[13]_i_2/O
                         net (fo=15, routed)          0.435     7.702    SPEED_BLOCK/Rythm_cnt[13]_i_2_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I5_O)        0.124     7.826 r  SPEED_BLOCK/Rythm_cnt[13]_i_1/O
                         net (fo=14, routed)          0.648     8.474    SPEED_BLOCK/Rythm_cnt[13]_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.502    14.843    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[13]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X3Y24          FDRE (Setup_fdre_C_R)       -0.429    14.653    SPEED_BLOCK/Rythm_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                  6.179    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 SPEED_BLOCK/Rythm_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPEED_BLOCK/Rythm_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 0.828ns (24.906%)  route 2.497ns (75.094%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.621     5.142    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  SPEED_BLOCK/Rythm_cnt_reg[8]/Q
                         net (fo=4, routed)           0.841     6.440    SPEED_BLOCK/Rythm_cnt_reg_n_0_[8]
    SLICE_X2Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.564 r  SPEED_BLOCK/Rythm_cnt[13]_i_3/O
                         net (fo=3, routed)           0.579     7.143    SPEED_BLOCK/Rythm_cnt[13]_i_3_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I3_O)        0.124     7.267 r  SPEED_BLOCK/Rythm_cnt[13]_i_2/O
                         net (fo=15, routed)          0.435     7.702    SPEED_BLOCK/Rythm_cnt[13]_i_2_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I5_O)        0.124     7.826 r  SPEED_BLOCK/Rythm_cnt[13]_i_1/O
                         net (fo=14, routed)          0.641     8.467    SPEED_BLOCK/Rythm_cnt[13]_i_1_n_0
    SLICE_X3Y21          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.507    14.848    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[1]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y21          FDRE (Setup_fdre_C_R)       -0.429    14.658    SPEED_BLOCK/Rythm_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 SPEED_BLOCK/Rythm_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPEED_BLOCK/Rythm_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 0.828ns (24.906%)  route 2.497ns (75.094%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.621     5.142    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  SPEED_BLOCK/Rythm_cnt_reg[8]/Q
                         net (fo=4, routed)           0.841     6.440    SPEED_BLOCK/Rythm_cnt_reg_n_0_[8]
    SLICE_X2Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.564 r  SPEED_BLOCK/Rythm_cnt[13]_i_3/O
                         net (fo=3, routed)           0.579     7.143    SPEED_BLOCK/Rythm_cnt[13]_i_3_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I3_O)        0.124     7.267 r  SPEED_BLOCK/Rythm_cnt[13]_i_2/O
                         net (fo=15, routed)          0.435     7.702    SPEED_BLOCK/Rythm_cnt[13]_i_2_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I5_O)        0.124     7.826 r  SPEED_BLOCK/Rythm_cnt[13]_i_1/O
                         net (fo=14, routed)          0.641     8.467    SPEED_BLOCK/Rythm_cnt[13]_i_1_n_0
    SLICE_X3Y21          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.507    14.848    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[2]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y21          FDRE (Setup_fdre_C_R)       -0.429    14.658    SPEED_BLOCK/Rythm_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 SPEED_BLOCK/Rythm_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPEED_BLOCK/Rythm_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 0.828ns (24.906%)  route 2.497ns (75.094%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.621     5.142    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  SPEED_BLOCK/Rythm_cnt_reg[8]/Q
                         net (fo=4, routed)           0.841     6.440    SPEED_BLOCK/Rythm_cnt_reg_n_0_[8]
    SLICE_X2Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.564 r  SPEED_BLOCK/Rythm_cnt[13]_i_3/O
                         net (fo=3, routed)           0.579     7.143    SPEED_BLOCK/Rythm_cnt[13]_i_3_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I3_O)        0.124     7.267 r  SPEED_BLOCK/Rythm_cnt[13]_i_2/O
                         net (fo=15, routed)          0.435     7.702    SPEED_BLOCK/Rythm_cnt[13]_i_2_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I5_O)        0.124     7.826 r  SPEED_BLOCK/Rythm_cnt[13]_i_1/O
                         net (fo=14, routed)          0.641     8.467    SPEED_BLOCK/Rythm_cnt[13]_i_1_n_0
    SLICE_X3Y21          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.507    14.848    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[3]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y21          FDRE (Setup_fdre_C_R)       -0.429    14.658    SPEED_BLOCK/Rythm_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 SPEED_BLOCK/Rythm_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPEED_BLOCK/Rythm_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 0.828ns (24.906%)  route 2.497ns (75.094%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.621     5.142    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  SPEED_BLOCK/Rythm_cnt_reg[8]/Q
                         net (fo=4, routed)           0.841     6.440    SPEED_BLOCK/Rythm_cnt_reg_n_0_[8]
    SLICE_X2Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.564 r  SPEED_BLOCK/Rythm_cnt[13]_i_3/O
                         net (fo=3, routed)           0.579     7.143    SPEED_BLOCK/Rythm_cnt[13]_i_3_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I3_O)        0.124     7.267 r  SPEED_BLOCK/Rythm_cnt[13]_i_2/O
                         net (fo=15, routed)          0.435     7.702    SPEED_BLOCK/Rythm_cnt[13]_i_2_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I5_O)        0.124     7.826 r  SPEED_BLOCK/Rythm_cnt[13]_i_1/O
                         net (fo=14, routed)          0.641     8.467    SPEED_BLOCK/Rythm_cnt[13]_i_1_n_0
    SLICE_X3Y21          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.507    14.848    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[4]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y21          FDRE (Setup_fdre_C_R)       -0.429    14.658    SPEED_BLOCK/Rythm_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.319ns  (required time - arrival time)
  Source:                 SPEED_BLOCK/Rythm_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPEED_BLOCK/Rythm_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.828ns (25.929%)  route 2.365ns (74.071%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.621     5.142    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  SPEED_BLOCK/Rythm_cnt_reg[8]/Q
                         net (fo=4, routed)           0.841     6.440    SPEED_BLOCK/Rythm_cnt_reg_n_0_[8]
    SLICE_X2Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.564 r  SPEED_BLOCK/Rythm_cnt[13]_i_3/O
                         net (fo=3, routed)           0.579     7.143    SPEED_BLOCK/Rythm_cnt[13]_i_3_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I3_O)        0.124     7.267 r  SPEED_BLOCK/Rythm_cnt[13]_i_2/O
                         net (fo=15, routed)          0.435     7.702    SPEED_BLOCK/Rythm_cnt[13]_i_2_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I5_O)        0.124     7.826 r  SPEED_BLOCK/Rythm_cnt[13]_i_1/O
                         net (fo=14, routed)          0.509     8.336    SPEED_BLOCK/Rythm_cnt[13]_i_1_n_0
    SLICE_X3Y23          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.845    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[10]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y23          FDRE (Setup_fdre_C_R)       -0.429    14.655    SPEED_BLOCK/Rythm_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  6.319    

Slack (MET) :             6.319ns  (required time - arrival time)
  Source:                 SPEED_BLOCK/Rythm_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPEED_BLOCK/Rythm_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.828ns (25.929%)  route 2.365ns (74.071%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.621     5.142    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  SPEED_BLOCK/Rythm_cnt_reg[8]/Q
                         net (fo=4, routed)           0.841     6.440    SPEED_BLOCK/Rythm_cnt_reg_n_0_[8]
    SLICE_X2Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.564 r  SPEED_BLOCK/Rythm_cnt[13]_i_3/O
                         net (fo=3, routed)           0.579     7.143    SPEED_BLOCK/Rythm_cnt[13]_i_3_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I3_O)        0.124     7.267 r  SPEED_BLOCK/Rythm_cnt[13]_i_2/O
                         net (fo=15, routed)          0.435     7.702    SPEED_BLOCK/Rythm_cnt[13]_i_2_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I5_O)        0.124     7.826 r  SPEED_BLOCK/Rythm_cnt[13]_i_1/O
                         net (fo=14, routed)          0.509     8.336    SPEED_BLOCK/Rythm_cnt[13]_i_1_n_0
    SLICE_X3Y23          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.845    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[11]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y23          FDRE (Setup_fdre_C_R)       -0.429    14.655    SPEED_BLOCK/Rythm_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  6.319    

Slack (MET) :             6.319ns  (required time - arrival time)
  Source:                 SPEED_BLOCK/Rythm_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPEED_BLOCK/Rythm_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.828ns (25.929%)  route 2.365ns (74.071%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.621     5.142    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  SPEED_BLOCK/Rythm_cnt_reg[8]/Q
                         net (fo=4, routed)           0.841     6.440    SPEED_BLOCK/Rythm_cnt_reg_n_0_[8]
    SLICE_X2Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.564 r  SPEED_BLOCK/Rythm_cnt[13]_i_3/O
                         net (fo=3, routed)           0.579     7.143    SPEED_BLOCK/Rythm_cnt[13]_i_3_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I3_O)        0.124     7.267 r  SPEED_BLOCK/Rythm_cnt[13]_i_2/O
                         net (fo=15, routed)          0.435     7.702    SPEED_BLOCK/Rythm_cnt[13]_i_2_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I5_O)        0.124     7.826 r  SPEED_BLOCK/Rythm_cnt[13]_i_1/O
                         net (fo=14, routed)          0.509     8.336    SPEED_BLOCK/Rythm_cnt[13]_i_1_n_0
    SLICE_X3Y23          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.845    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[12]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y23          FDRE (Setup_fdre_C_R)       -0.429    14.655    SPEED_BLOCK/Rythm_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  6.319    

Slack (MET) :             6.319ns  (required time - arrival time)
  Source:                 SPEED_BLOCK/Rythm_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPEED_BLOCK/Rythm_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 0.828ns (25.929%)  route 2.365ns (74.071%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.621     5.142    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  SPEED_BLOCK/Rythm_cnt_reg[8]/Q
                         net (fo=4, routed)           0.841     6.440    SPEED_BLOCK/Rythm_cnt_reg_n_0_[8]
    SLICE_X2Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.564 r  SPEED_BLOCK/Rythm_cnt[13]_i_3/O
                         net (fo=3, routed)           0.579     7.143    SPEED_BLOCK/Rythm_cnt[13]_i_3_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I3_O)        0.124     7.267 r  SPEED_BLOCK/Rythm_cnt[13]_i_2/O
                         net (fo=15, routed)          0.435     7.702    SPEED_BLOCK/Rythm_cnt[13]_i_2_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I5_O)        0.124     7.826 r  SPEED_BLOCK/Rythm_cnt[13]_i_1/O
                         net (fo=14, routed)          0.509     8.336    SPEED_BLOCK/Rythm_cnt[13]_i_1_n_0
    SLICE_X3Y23          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.845    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[9]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y23          FDRE (Setup_fdre_C_R)       -0.429    14.655    SPEED_BLOCK/Rythm_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  6.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 CONTROL_BLOCK/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL_BLOCK/pr_state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.906%)  route 0.153ns (45.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.590     1.473    CONTROL_BLOCK/Clock_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  CONTROL_BLOCK/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  CONTROL_BLOCK/ff2_reg/Q
                         net (fo=1, routed)           0.153     1.767    CONTROL_BLOCK/ff2
    SLICE_X0Y17          LUT3 (Prop_lut3_I1_O)        0.045     1.812 r  CONTROL_BLOCK/pr_state_i_1/O
                         net (fo=1, routed)           0.000     1.812    CONTROL_BLOCK/nx_state
    SLICE_X0Y17          FDCE                                         r  CONTROL_BLOCK/pr_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.858     1.985    CONTROL_BLOCK/Clock_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  CONTROL_BLOCK/pr_state_reg/C
                         clock pessimism             -0.499     1.486    
    SLICE_X0Y17          FDCE (Hold_fdce_C_D)         0.091     1.577    CONTROL_BLOCK/pr_state_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 CONTROL_BLOCK/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL_BLOCK/ff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.421%)  route 0.184ns (56.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.590     1.473    CONTROL_BLOCK/Clock_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  CONTROL_BLOCK/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  CONTROL_BLOCK/ff1_reg/Q
                         net (fo=2, routed)           0.184     1.798    CONTROL_BLOCK/ff1
    SLICE_X0Y16          FDRE                                         r  CONTROL_BLOCK/ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     1.986    CONTROL_BLOCK/Clock_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  CONTROL_BLOCK/ff2_reg/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.066     1.539    CONTROL_BLOCK/ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SPEED_BLOCK/Rythm_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPEED_BLOCK/Rythm_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.585     1.468    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  SPEED_BLOCK/Rythm_cnt_reg[4]/Q
                         net (fo=3, routed)           0.120     1.729    SPEED_BLOCK/Rythm_cnt_reg_n_0_[4]
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  SPEED_BLOCK/Rythm_cnt0_carry/O[3]
                         net (fo=1, routed)           0.000     1.837    SPEED_BLOCK/data0[4]
    SLICE_X3Y21          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.854     1.981    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[4]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.105     1.573    SPEED_BLOCK/Rythm_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SPEED_BLOCK/Rythm_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPEED_BLOCK/Rythm_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.585     1.468    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  SPEED_BLOCK/Rythm_cnt_reg[8]/Q
                         net (fo=4, routed)           0.120     1.729    SPEED_BLOCK/Rythm_cnt_reg_n_0_[8]
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  SPEED_BLOCK/Rythm_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.837    SPEED_BLOCK/data0[8]
    SLICE_X3Y22          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.853     1.980    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[8]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.105     1.573    SPEED_BLOCK/Rythm_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SPEED_BLOCK/Rythm_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPEED_BLOCK/Rythm_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.585     1.468    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  SPEED_BLOCK/Rythm_cnt_reg[5]/Q
                         net (fo=3, routed)           0.116     1.725    SPEED_BLOCK/Rythm_cnt_reg_n_0_[5]
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.840 r  SPEED_BLOCK/Rythm_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.840    SPEED_BLOCK/data0[5]
    SLICE_X3Y22          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.853     1.980    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[5]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.105     1.573    SPEED_BLOCK/Rythm_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SPEED_BLOCK/Rythm_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPEED_BLOCK/Rythm_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.582     1.465    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  SPEED_BLOCK/Rythm_cnt_reg[13]/Q
                         net (fo=5, routed)           0.117     1.723    SPEED_BLOCK/Rythm_cnt[13]
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  SPEED_BLOCK/Rythm_cnt0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.838    SPEED_BLOCK/data0[13]
    SLICE_X3Y24          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.850     1.977    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[13]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.105     1.570    SPEED_BLOCK/Rythm_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 SPEED_BLOCK/Rythm_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPEED_BLOCK/Rythm_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.386%)  route 0.126ns (33.614%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.583     1.466    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  SPEED_BLOCK/Rythm_cnt_reg[12]/Q
                         net (fo=5, routed)           0.126     1.733    SPEED_BLOCK/Rythm_cnt_reg_n_0_[12]
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  SPEED_BLOCK/Rythm_cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.841    SPEED_BLOCK/data0[12]
    SLICE_X3Y23          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.851     1.978    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[12]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.105     1.571    SPEED_BLOCK/Rythm_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 SPEED_BLOCK/Rythm_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPEED_BLOCK/Rythm_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.585     1.468    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  SPEED_BLOCK/Rythm_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  SPEED_BLOCK/Rythm_CLK_reg/Q
                         net (fo=11, routed)          0.187     1.820    SPEED_BLOCK/Rythm_CLK
    SLICE_X2Y22          LUT6 (Prop_lut6_I0_O)        0.045     1.865 r  SPEED_BLOCK/Rythm_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.865    SPEED_BLOCK/Rythm_CLK_i_1_n_0
    SLICE_X2Y22          FDRE                                         r  SPEED_BLOCK/Rythm_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.853     1.980    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  SPEED_BLOCK/Rythm_CLK_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.120     1.588    SPEED_BLOCK/Rythm_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 SPEED_BLOCK/Rythm_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPEED_BLOCK/Rythm_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.445%)  route 0.133ns (34.556%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.585     1.468    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  SPEED_BLOCK/Rythm_cnt_reg[7]/Q
                         net (fo=3, routed)           0.133     1.742    SPEED_BLOCK/Rythm_cnt_reg_n_0_[7]
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  SPEED_BLOCK/Rythm_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.853    SPEED_BLOCK/data0[7]
    SLICE_X3Y22          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.853     1.980    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[7]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.105     1.573    SPEED_BLOCK/Rythm_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 SPEED_BLOCK/Rythm_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPEED_BLOCK/Rythm_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.256ns (65.237%)  route 0.136ns (34.763%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.583     1.466    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  SPEED_BLOCK/Rythm_cnt_reg[9]/Q
                         net (fo=4, routed)           0.136     1.744    SPEED_BLOCK/Rythm_cnt_reg_n_0_[9]
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.859 r  SPEED_BLOCK/Rythm_cnt0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.859    SPEED_BLOCK/data0[9]
    SLICE_X3Y23          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.851     1.978    SPEED_BLOCK/Clock_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  SPEED_BLOCK/Rythm_cnt_reg[9]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.105     1.571    SPEED_BLOCK/Rythm_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    CONTROL_BLOCK/ff1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    CONTROL_BLOCK/ff2_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    CONTROL_BLOCK/pr_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y22    SPEED_BLOCK/Rythm_CLK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y21    SPEED_BLOCK/Rythm_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y23    SPEED_BLOCK/Rythm_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y23    SPEED_BLOCK/Rythm_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y23    SPEED_BLOCK/Rythm_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y24    SPEED_BLOCK/Rythm_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    CONTROL_BLOCK/ff1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    CONTROL_BLOCK/ff2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    SPEED_BLOCK/Rythm_CLK_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    SPEED_BLOCK/Rythm_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    SPEED_BLOCK/Rythm_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    SPEED_BLOCK/Rythm_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    SPEED_BLOCK/Rythm_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    SPEED_BLOCK/Rythm_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    SPEED_BLOCK/Rythm_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y21    SPEED_BLOCK/Rythm_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    CONTROL_BLOCK/ff1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    CONTROL_BLOCK/ff1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    CONTROL_BLOCK/ff2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    CONTROL_BLOCK/ff2_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    CONTROL_BLOCK/pr_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    SPEED_BLOCK/Rythm_CLK_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    SPEED_BLOCK/Rythm_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    SPEED_BLOCK/Rythm_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    SPEED_BLOCK/Rythm_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    SPEED_BLOCK/Rythm_cnt_reg[13]/C



