#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Dec 30 19:20:41 2018
# Process ID: 9768
# Current directory: W:/Hardware/Homework/AXI_LCD
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12576 W:\Hardware\Homework\AXI_LCD\AXI_LCD.xpr
# Log file: W:/Hardware/Homework/AXI_LCD/vivado.log
# Journal file: W:/Hardware/Homework/AXI_LCD\vivado.jou
#-----------------------------------------------------------
start_gui
open_project W:/Hardware/Homework/AXI_LCD/AXI_LCD.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'W:/Hardware/Homework/AXI_LCD/AXI_LCD.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Program/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 796.742 ; gain = 137.602
create_peripheral xilinx.com user AXI_LCD_IP_1230 1.0 -dir W:/Hardware/Homework/AXI_LCD/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:AXI_LCD_IP_1230:1.0]
add_peripheral_interface M00_AXI -interface_mode master -axi_type full [ipx::find_open_core xilinx.com:user:AXI_LCD_IP_1230:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:AXI_LCD_IP_1230:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:AXI_LCD_IP_1230:1.0]
set_property  ip_repo_paths  W:/Hardware/Homework/AXI_LCD/ip_repo/AXI_LCD_IP_1230_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/Hardware/Homework/AXI_LCD/ip_repo/AXI_LCD_IP_1230_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_AXI_LCD_IP_1230_v1_0 -directory W:/Hardware/Homework/AXI_LCD/ip_repo w:/Hardware/Homework/AXI_LCD/ip_repo/AXI_LCD_IP_1230_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Program/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/Hardware/Homework/AXI_LCD/ip_repo/AXI_LCD_IP_1230_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 796.824 ; gain = 0.082
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source w:/hardware/homework/axi_lcd/ip_repo/edit_AXI_LCD_IP_1230_v1_0.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 30 19:23:13 2018...
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 30 19:23:28 2018...
