{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1533243910281 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1533243910291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 02 16:05:10 2018 " "Processing started: Thu Aug 02 16:05:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1533243910291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533243910291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Data_Transmit -c Data_Transmit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Data_Transmit -c Data_Transmit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533243910291 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1533243911088 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1533243911088 ""}
{ "Warning" "WSGN_SEARCH_FILE" "data_transmit.vhd 2 1 " "Using design file data_transmit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Transmit-Behavioral " "Found design unit 1: Data_Transmit-Behavioral" {  } { { "data_transmit.vhd" "" { Text "C:/Users/lefr/Downloads/UART/data_transmit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533243929311 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Transmit " "Found entity 1: Data_Transmit" {  } { { "data_transmit.vhd" "" { Text "C:/Users/lefr/Downloads/UART/data_transmit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533243929311 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1533243929311 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Data_Transmit " "Elaborating entity \"Data_Transmit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1533243929318 ""}
{ "Warning" "WSGN_SEARCH_FILE" "transmition_fsm.vhd 2 1 " "Using design file transmition_fsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Transmition_FSM-Behavioral " "Found design unit 1: Transmition_FSM-Behavioral" {  } { { "transmition_fsm.vhd" "" { Text "C:/Users/lefr/Downloads/UART/transmition_fsm.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533243929335 ""} { "Info" "ISGN_ENTITY_NAME" "1 Transmition_FSM " "Found entity 1: Transmition_FSM" {  } { { "transmition_fsm.vhd" "" { Text "C:/Users/lefr/Downloads/UART/transmition_fsm.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533243929335 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1533243929335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Transmition_FSM Transmition_FSM:U0 " "Elaborating entity \"Transmition_FSM\" for hierarchy \"Transmition_FSM:U0\"" {  } { { "Data_Transmit.vhd" "U0" { Text "C:/Users/lefr/Downloads/UART/Data_Transmit.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533243929336 ""}
{ "Warning" "WSGN_SEARCH_FILE" "parity_check.vhd 2 1 " "Using design file parity_check.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Parity_Check-Behavioral " "Found design unit 1: Parity_Check-Behavioral" {  } { { "parity_check.vhd" "" { Text "C:/Users/lefr/Downloads/UART/parity_check.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533243929378 ""} { "Info" "ISGN_ENTITY_NAME" "1 Parity_Check " "Found entity 1: Parity_Check" {  } { { "parity_check.vhd" "" { Text "C:/Users/lefr/Downloads/UART/parity_check.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533243929378 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1533243929378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Parity_Check Parity_Check:U3 " "Elaborating entity \"Parity_Check\" for hierarchy \"Parity_Check:U3\"" {  } { { "Data_Transmit.vhd" "U3" { Text "C:/Users/lefr/Downloads/UART/Data_Transmit.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533243929379 ""}
{ "Warning" "WSGN_SEARCH_FILE" "data_demultiplexer.vhd 2 1 " "Using design file data_demultiplexer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Demultiplexer-Behavioral " "Found design unit 1: Data_Demultiplexer-Behavioral" {  } { { "data_demultiplexer.vhd" "" { Text "C:/Users/lefr/Downloads/UART/data_demultiplexer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533243929396 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Demultiplexer " "Found entity 1: Data_Demultiplexer" {  } { { "data_demultiplexer.vhd" "" { Text "C:/Users/lefr/Downloads/UART/data_demultiplexer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533243929396 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1533243929396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Demultiplexer Data_Demultiplexer:U4 " "Elaborating entity \"Data_Demultiplexer\" for hierarchy \"Data_Demultiplexer:U4\"" {  } { { "Data_Transmit.vhd" "U4" { Text "C:/Users/lefr/Downloads/UART/Data_Transmit.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533243929397 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA Data_Demultiplexer.vhd(26) " "VHDL Process Statement warning at Data_Demultiplexer.vhd(26): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Demultiplexer.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Demultiplexer.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533243929398 "|Data_Transmit|Data_Demultiplexer:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA Data_Demultiplexer.vhd(28) " "VHDL Process Statement warning at Data_Demultiplexer.vhd(28): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Demultiplexer.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Demultiplexer.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533243929399 "|Data_Transmit|Data_Demultiplexer:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA Data_Demultiplexer.vhd(30) " "VHDL Process Statement warning at Data_Demultiplexer.vhd(30): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Demultiplexer.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Demultiplexer.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533243929399 "|Data_Transmit|Data_Demultiplexer:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA Data_Demultiplexer.vhd(32) " "VHDL Process Statement warning at Data_Demultiplexer.vhd(32): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Demultiplexer.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Demultiplexer.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533243929399 "|Data_Transmit|Data_Demultiplexer:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA Data_Demultiplexer.vhd(34) " "VHDL Process Statement warning at Data_Demultiplexer.vhd(34): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Demultiplexer.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Demultiplexer.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533243929399 "|Data_Transmit|Data_Demultiplexer:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA Data_Demultiplexer.vhd(36) " "VHDL Process Statement warning at Data_Demultiplexer.vhd(36): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Demultiplexer.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Demultiplexer.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533243929399 "|Data_Transmit|Data_Demultiplexer:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA Data_Demultiplexer.vhd(38) " "VHDL Process Statement warning at Data_Demultiplexer.vhd(38): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Demultiplexer.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Demultiplexer.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533243929399 "|Data_Transmit|Data_Demultiplexer:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA Data_Demultiplexer.vhd(40) " "VHDL Process Statement warning at Data_Demultiplexer.vhd(40): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Demultiplexer.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Demultiplexer.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533243929399 "|Data_Transmit|Data_Demultiplexer:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PAR Data_Demultiplexer.vhd(42) " "VHDL Process Statement warning at Data_Demultiplexer.vhd(42): signal \"PAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Demultiplexer.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Demultiplexer.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533243929399 "|Data_Transmit|Data_Demultiplexer:U4"}
{ "Warning" "WSGN_SEARCH_FILE" "data_latch.vhd 2 1 " "Using design file data_latch.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Latch-Behavioral " "Found design unit 1: Data_Latch-Behavioral" {  } { { "data_latch.vhd" "" { Text "C:/Users/lefr/Downloads/UART/data_latch.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533243929414 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Latch " "Found entity 1: Data_Latch" {  } { { "data_latch.vhd" "" { Text "C:/Users/lefr/Downloads/UART/data_latch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533243929414 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1533243929414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Latch Data_Latch:U5 " "Elaborating entity \"Data_Latch\" for hierarchy \"Data_Latch:U5\"" {  } { { "Data_Transmit.vhd" "U5" { Text "C:/Users/lefr/Downloads/UART/Data_Transmit.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533243929415 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIN Data_Latch.vhd(23) " "VHDL Process Statement warning at Data_Latch.vhd(23): signal \"DIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Latch.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Latch.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533243929416 "|Data_Transmit|Data_Latch:U5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qp Data_Latch.vhd(25) " "VHDL Process Statement warning at Data_Latch.vhd(25): signal \"Qp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Latch.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Latch.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533243929417 "|Data_Transmit|Data_Latch:U5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qp Data_Latch.vhd(27) " "VHDL Process Statement warning at Data_Latch.vhd(27): signal \"Qp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Latch.vhd" "" { Text "C:/Users/lefr/Downloads/UART/Data_Latch.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533243929417 "|Data_Transmit|Data_Latch:U5"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U1 Time_Base_Generic " "Node instance \"U1\" instantiates undefined entity \"Time_Base_Generic\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Data_Transmit.vhd" "U1" { Text "C:/Users/lefr/Downloads/UART/Data_Transmit.vhd" 65 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1533243929419 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U2 Time_Base_Generic " "Node instance \"U2\" instantiates undefined entity \"Time_Base_Generic\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Data_Transmit.vhd" "U2" { Text "C:/Users/lefr/Downloads/UART/Data_Transmit.vhd" 67 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1533243929419 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1533243929622 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 02 16:05:29 2018 " "Processing ended: Thu Aug 02 16:05:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1533243929622 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1533243929622 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1533243929622 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1533243929622 ""}
