git clone --depth 1 --no-tags https://github.com/ravik0/ECE3829_Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/204199306
git clone --depth 1 --no-tags https://github.com/XieWHirlwind/gomoku.git f:/verilog_sva_gh_scraper/data/full_repos/205557810
git clone --depth 1 --no-tags https://github.com/tmakhader/Two-Level-Cache-Design.git f:/verilog_sva_gh_scraper/data/full_repos/206646029
git clone --depth 1 --no-tags https://github.com/harbaum/fdc1772-verilator.git f:/verilog_sva_gh_scraper/data/full_repos/197758357
git clone --depth 1 --no-tags https://github.com/Utkrist009/Project_lab1.git f:/verilog_sva_gh_scraper/data/full_repos/209895123
git clone --depth 1 --no-tags https://github.com/elisamalzoni/Embarcados-Avancados.git f:/verilog_sva_gh_scraper/data/full_repos/202019015
git clone --depth 1 --no-tags https://github.com/Tongxins/SDRAM-READ.git f:/verilog_sva_gh_scraper/data/full_repos/199399537
git clone --depth 1 --no-tags https://github.com/ujjwalgandhi/CSF342-CompArch-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/209505740
git clone --depth 1 --no-tags https://github.com/maoa3/RISCV-e200.git f:/verilog_sva_gh_scraper/data/full_repos/209970201
git clone --depth 1 --no-tags https://github.com/neokidev/mips-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/198930682
git clone --depth 1 --no-tags https://github.com/BillNace/18341_P2_MatrixMultiply.git f:/verilog_sva_gh_scraper/data/full_repos/206406723
git clone --depth 1 --no-tags https://github.com/sweiichen/2018-Spring-Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/208446907
git clone --depth 1 --no-tags https://github.com/DarshanDayashankar/QUICK_SORT_HARDWARE_IMPLEMENTATION.git f:/verilog_sva_gh_scraper/data/full_repos/206340727
git clone --depth 1 --no-tags https://github.com/MatiasNavarro/Arquitectura_de_Computadoras_2019.git f:/verilog_sva_gh_scraper/data/full_repos/206437232
git clone --depth 1 --no-tags https://github.com/pybfms/pybfms-uart.git f:/verilog_sva_gh_scraper/data/full_repos/210192393
git clone --depth 1 --no-tags https://github.com/alinasuon23/DigitalDesignVerification.git f:/verilog_sva_gh_scraper/data/full_repos/209992968
git clone --depth 1 --no-tags https://github.com/magedmabrouk/MIPS-processing-unit.git f:/verilog_sva_gh_scraper/data/full_repos/210134750
git clone --depth 1 --no-tags https://github.com/marthinwurer/ttl_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/203680823
git clone --depth 1 --no-tags https://github.com/WoolseyWorkshop/Article-Getting-Started-With-The-TinyFPGA-BX.git f:/verilog_sva_gh_scraper/data/full_repos/205463216
git clone --depth 1 --no-tags https://github.com/vt-ece4530-f19/example-openmsp430.git f:/verilog_sva_gh_scraper/data/full_repos/205009875
git clone --depth 1 --no-tags https://github.com/nancy-vargas/FPGA_FDA.git f:/verilog_sva_gh_scraper/data/full_repos/202416920
git clone --depth 1 --no-tags https://github.com/jianshitansuantong233/COM_SCI_M51A.git f:/verilog_sva_gh_scraper/data/full_repos/202970706
git clone --depth 1 --no-tags https://github.com/lanjunjie250/bin2bcd.git f:/verilog_sva_gh_scraper/data/full_repos/204238280
git clone --depth 1 --no-tags https://github.com/mselder10/verilog_harry_potter_game.git f:/verilog_sva_gh_scraper/data/full_repos/204700323
git clone --depth 1 --no-tags https://github.com/Tzuyuisbae/CSCB58-Final-Project-Summer-2019---Team-5-.git f:/verilog_sva_gh_scraper/data/full_repos/199726839
git clone --depth 1 --no-tags https://github.com/MohamedElgammal/Odin-issues.git f:/verilog_sva_gh_scraper/data/full_repos/197856044
git clone --depth 1 --no-tags https://github.com/jaleel24/ComputerORganizationVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/197810998
git clone --depth 1 --no-tags https://github.com/madukajay/i2c_wrapper.git f:/verilog_sva_gh_scraper/data/full_repos/197325227
git clone --depth 1 --no-tags https://github.com/VoodooMarkII/HDLBits_solution.git f:/verilog_sva_gh_scraper/data/full_repos/199890628
git clone --depth 1 --no-tags https://github.com/327926791/ece342.git f:/verilog_sva_gh_scraper/data/full_repos/199796468
git clone --depth 1 --no-tags https://github.com/ecnuyk/mycpu.git f:/verilog_sva_gh_scraper/data/full_repos/198021753
git clone --depth 1 --no-tags https://github.com/KanuGaba/Morse-Mentor.git f:/verilog_sva_gh_scraper/data/full_repos/207892566
git clone --depth 1 --no-tags https://github.com/anotherAsad/C0_Synthesizable.git f:/verilog_sva_gh_scraper/data/full_repos/208013837
git clone --depth 1 --no-tags https://github.com/barua-anik/System-on-Chip-Design.git f:/verilog_sva_gh_scraper/data/full_repos/208762375
git clone --depth 1 --no-tags https://github.com/bznick98/ECE385.git f:/verilog_sva_gh_scraper/data/full_repos/208871103
git clone --depth 1 --no-tags https://github.com/avinashy2j/ALU32_7nmFinFET.git f:/verilog_sva_gh_scraper/data/full_repos/209181452
git clone --depth 1 --no-tags https://github.com/donghl17/pipeline_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/201632310
git clone --depth 1 --no-tags https://github.com/sinyaHONG/Interfaces.git f:/verilog_sva_gh_scraper/data/full_repos/202646141
git clone --depth 1 --no-tags https://github.com/parkarsi/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/201993865
git clone --depth 1 --no-tags https://github.com/v-crys/DCT.git f:/verilog_sva_gh_scraper/data/full_repos/202194178
git clone --depth 1 --no-tags https://github.com/mystery110/Computer-Organisation-.git f:/verilog_sva_gh_scraper/data/full_repos/202143601
git clone --depth 1 --no-tags https://github.com/bdjiang/cs233.git f:/verilog_sva_gh_scraper/data/full_repos/202279285
git clone --depth 1 --no-tags https://github.com/dhy1024/GitP5deluxe.git f:/verilog_sva_gh_scraper/data/full_repos/199000906
git clone --depth 1 --no-tags https://github.com/HerbertHe/FPGALearning.git f:/verilog_sva_gh_scraper/data/full_repos/197936949
git clone --depth 1 --no-tags https://github.com/tchuhu/HDL_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/197303548
git clone --depth 1 --no-tags https://github.com/cqiu2008/sim_cnna190716a.git f:/verilog_sva_gh_scraper/data/full_repos/197197454
git clone --depth 1 --no-tags https://github.com/dlau-xilinx/pcie_exdes_cc.git f:/verilog_sva_gh_scraper/data/full_repos/200112139
git clone --depth 1 --no-tags https://github.com/Mohammed-samaheen/Mohammed_projcet.git f:/verilog_sva_gh_scraper/data/full_repos/200501516
git clone --depth 1 --no-tags https://github.com/theoliao1998/Intro-to-Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/201274109
git clone --depth 1 --no-tags https://github.com/olichlika/ax301.git f:/verilog_sva_gh_scraper/data/full_repos/201389128
git clone --depth 1 --no-tags https://github.com/Yan826/54-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/198580231
git clone --depth 1 --no-tags https://github.com/Kevinous/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/198592491
git clone --depth 1 --no-tags https://github.com/sysuloongson/0718-chuboxing.git f:/verilog_sva_gh_scraper/data/full_repos/197542763
git clone --depth 1 --no-tags https://github.com/Fernanda-Trivino/SoC.git f:/verilog_sva_gh_scraper/data/full_repos/199057254
git clone --depth 1 --no-tags https://github.com/ch1pset/FPGA-16-bit-RISC.git f:/verilog_sva_gh_scraper/data/full_repos/199935344
git clone --depth 1 --no-tags https://github.com/y0sshi/pwm.git f:/verilog_sva_gh_scraper/data/full_repos/199778225
git clone --depth 1 --no-tags https://github.com/the-star-sea/automatic-seller.git f:/verilog_sva_gh_scraper/data/full_repos/209926427
git clone --depth 1 --no-tags https://github.com/dell2duo/INF251.git f:/verilog_sva_gh_scraper/data/full_repos/209671584
git clone --depth 1 --no-tags https://github.com/ReubenMathew/EECS2021.git f:/verilog_sva_gh_scraper/data/full_repos/208867283
git clone --depth 1 --no-tags https://github.com/wlyumu/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/208741034
git clone --depth 1 --no-tags https://github.com/alkberto/FPGASDR_3.git f:/verilog_sva_gh_scraper/data/full_repos/208062997
git clone --depth 1 --no-tags https://github.com/cdwilson/cs150-battleship.git f:/verilog_sva_gh_scraper/data/full_repos/200919314
git clone --depth 1 --no-tags https://github.com/ChandiniKapa/Color-Image-Display-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/203603515
git clone --depth 1 --no-tags https://github.com/tunglt6596/up_down_counter_demo.git f:/verilog_sva_gh_scraper/data/full_repos/200060535
git clone --depth 1 --no-tags https://github.com/jgmortim/cs3421-finalProject.git f:/verilog_sva_gh_scraper/data/full_repos/200104480
git clone --depth 1 --no-tags https://github.com/AmoghJohri/Digital_Design_Project.git f:/verilog_sva_gh_scraper/data/full_repos/202503055
git clone --depth 1 --no-tags https://github.com/pedrodelapena/EmbarcadosAvancados.git f:/verilog_sva_gh_scraper/data/full_repos/202436573
git clone --depth 1 --no-tags https://github.com/Qingchuan-Ma/Paper_io.git f:/verilog_sva_gh_scraper/data/full_repos/199788766
git clone --depth 1 --no-tags https://github.com/dkuznets/plis1.git f:/verilog_sva_gh_scraper/data/full_repos/202185080
git clone --depth 1 --no-tags https://github.com/pc1197/vmod.git f:/verilog_sva_gh_scraper/data/full_repos/202981611
git clone --depth 1 --no-tags https://github.com/moemenahmed/Generic-GUI-based-configurator-for-memory-controllers.git f:/verilog_sva_gh_scraper/data/full_repos/200432559
git clone --depth 1 --no-tags https://github.com/olichlika/opendev_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/200484378
git clone --depth 1 --no-tags https://github.com/vinhvu97/CECS-361.git f:/verilog_sva_gh_scraper/data/full_repos/202655999
git clone --depth 1 --no-tags https://github.com/nguyenquanicd/SynchronousLIFO.git f:/verilog_sva_gh_scraper/data/full_repos/208277103
git clone --depth 1 --no-tags https://github.com/lucamps/INF251-Trab3.git f:/verilog_sva_gh_scraper/data/full_repos/209095162
git clone --depth 1 --no-tags https://github.com/AndreBarrancos97/SEC_projects.git f:/verilog_sva_gh_scraper/data/full_repos/209075517
git clone --depth 1 --no-tags https://github.com/yisea123/fmc.git f:/verilog_sva_gh_scraper/data/full_repos/209310298
git clone --depth 1 --no-tags https://github.com/nikaw525/uec_2.git f:/verilog_sva_gh_scraper/data/full_repos/206853060
git clone --depth 1 --no-tags https://github.com/ksresult0713/REM.git f:/verilog_sva_gh_scraper/data/full_repos/207481550
git clone --depth 1 --no-tags https://github.com/kavindu434/Single-Cycle-Processor-with-Full-Adder-and-2x1-Multiplexer.git f:/verilog_sva_gh_scraper/data/full_repos/206258126
git clone --depth 1 --no-tags https://github.com/kekeyingBIT/vivdado_work.git f:/verilog_sva_gh_scraper/data/full_repos/198437536
git clone --depth 1 --no-tags https://github.com/lucasbutzke/r-fpga-challenge.git f:/verilog_sva_gh_scraper/data/full_repos/199532403
git clone --depth 1 --no-tags https://github.com/KirolosMa/Assignment-2.git f:/verilog_sva_gh_scraper/data/full_repos/199540529
git clone --depth 1 --no-tags https://github.com/KamilKAYA/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/201196900
git clone --depth 1 --no-tags https://github.com/priyanka-raina/simple-magma.git f:/verilog_sva_gh_scraper/data/full_repos/203877573
git clone --depth 1 --no-tags https://github.com/ZHOUZHIPENG317/UART.git f:/verilog_sva_gh_scraper/data/full_repos/205676017
git clone --depth 1 --no-tags https://github.com/smilepay/Embedded-System.git f:/verilog_sva_gh_scraper/data/full_repos/202914749
git clone --depth 1 --no-tags https://github.com/dngtuankiet/basic_digital_hardware.git f:/verilog_sva_gh_scraper/data/full_repos/202663718
git clone --depth 1 --no-tags https://github.com/as-thcucas/Trabalho2-OC.git f:/verilog_sva_gh_scraper/data/full_repos/206100436
git clone --depth 1 --no-tags https://github.com/andrsmllr/de0_atlas_soc_devbrd.git f:/verilog_sva_gh_scraper/data/full_repos/206049368
git clone --depth 1 --no-tags https://github.com/daobaanh/U500-freedom-altera.git f:/verilog_sva_gh_scraper/data/full_repos/206720881
git clone --depth 1 --no-tags https://github.com/vamshikrishnaece/digital-logic-designing.git f:/verilog_sva_gh_scraper/data/full_repos/206966049
git clone --depth 1 --no-tags https://github.com/jybin00/VSCode.git f:/verilog_sva_gh_scraper/data/full_repos/202237519
git clone --depth 1 --no-tags https://github.com/alysondantas/sd_pbl_tres.git f:/verilog_sva_gh_scraper/data/full_repos/201258071
git clone --depth 1 --no-tags https://github.com/mselder10/verilog_processor.git f:/verilog_sva_gh_scraper/data/full_repos/204704576
git clone --depth 1 --no-tags https://github.com/bobreg/clock_on_the_plis.git f:/verilog_sva_gh_scraper/data/full_repos/200293735
git clone --depth 1 --no-tags https://github.com/DevendraK25/b58Project.git f:/verilog_sva_gh_scraper/data/full_repos/200291168
git clone --depth 1 --no-tags https://github.com/modec28/VerilogHDL.git f:/verilog_sva_gh_scraper/data/full_repos/198645610
git clone --depth 1 --no-tags https://github.com/stevie-sh/transistor.git f:/verilog_sva_gh_scraper/data/full_repos/198905909
git clone --depth 1 --no-tags https://github.com/arunikayadav42/fifth_sem.git f:/verilog_sva_gh_scraper/data/full_repos/201040788
