Timing Analyzer report for Sram_CIC
Tue Sep  3 17:57:40 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Sram_CIC_3:inst1|clk_int'
 13. Slow 1200mV 85C Model Setup: 'CIC_SRAM_controller_UART:inst|clk_25'
 14. Slow 1200mV 85C Model Setup: 'divisor:inst2|clk_int'
 15. Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 16. Slow 1200mV 85C Model Setup: 'Pix_clk'
 17. Slow 1200mV 85C Model Setup: 'Clk_50'
 18. Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 19. Slow 1200mV 85C Model Hold: 'CIC_SRAM_controller_UART:inst|clk_25'
 20. Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 21. Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 22. Slow 1200mV 85C Model Hold: 'Clk_50'
 23. Slow 1200mV 85C Model Hold: 'Sram_CIC_3:inst1|clk_int'
 24. Slow 1200mV 85C Model Hold: 'divisor:inst2|clk_int'
 25. Slow 1200mV 85C Model Hold: 'Pix_clk'
 26. Slow 1200mV 85C Model Recovery: 'Sram_CIC_3:inst1|clk_int'
 27. Slow 1200mV 85C Model Recovery: 'Pix_clk'
 28. Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 29. Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 30. Slow 1200mV 85C Model Recovery: 'Clk_50'
 31. Slow 1200mV 85C Model Removal: 'Clk_50'
 32. Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 33. Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 34. Slow 1200mV 85C Model Removal: 'Pix_clk'
 35. Slow 1200mV 85C Model Removal: 'Sram_CIC_3:inst1|clk_int'
 36. Slow 1200mV 85C Model Metastability Summary
 37. Slow 1200mV 0C Model Fmax Summary
 38. Slow 1200mV 0C Model Setup Summary
 39. Slow 1200mV 0C Model Hold Summary
 40. Slow 1200mV 0C Model Recovery Summary
 41. Slow 1200mV 0C Model Removal Summary
 42. Slow 1200mV 0C Model Minimum Pulse Width Summary
 43. Slow 1200mV 0C Model Setup: 'Sram_CIC_3:inst1|clk_int'
 44. Slow 1200mV 0C Model Setup: 'CIC_SRAM_controller_UART:inst|clk_25'
 45. Slow 1200mV 0C Model Setup: 'divisor:inst2|clk_int'
 46. Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 47. Slow 1200mV 0C Model Setup: 'Pix_clk'
 48. Slow 1200mV 0C Model Setup: 'Clk_50'
 49. Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 50. Slow 1200mV 0C Model Hold: 'CIC_SRAM_controller_UART:inst|clk_25'
 51. Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 52. Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 53. Slow 1200mV 0C Model Hold: 'divisor:inst2|clk_int'
 54. Slow 1200mV 0C Model Hold: 'Clk_50'
 55. Slow 1200mV 0C Model Hold: 'Sram_CIC_3:inst1|clk_int'
 56. Slow 1200mV 0C Model Hold: 'Pix_clk'
 57. Slow 1200mV 0C Model Recovery: 'Sram_CIC_3:inst1|clk_int'
 58. Slow 1200mV 0C Model Recovery: 'Pix_clk'
 59. Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 60. Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 61. Slow 1200mV 0C Model Recovery: 'Clk_50'
 62. Slow 1200mV 0C Model Removal: 'Clk_50'
 63. Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 64. Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 65. Slow 1200mV 0C Model Removal: 'Pix_clk'
 66. Slow 1200mV 0C Model Removal: 'Sram_CIC_3:inst1|clk_int'
 67. Slow 1200mV 0C Model Metastability Summary
 68. Fast 1200mV 0C Model Setup Summary
 69. Fast 1200mV 0C Model Hold Summary
 70. Fast 1200mV 0C Model Recovery Summary
 71. Fast 1200mV 0C Model Removal Summary
 72. Fast 1200mV 0C Model Minimum Pulse Width Summary
 73. Fast 1200mV 0C Model Setup: 'Sram_CIC_3:inst1|clk_int'
 74. Fast 1200mV 0C Model Setup: 'CIC_SRAM_controller_UART:inst|clk_25'
 75. Fast 1200mV 0C Model Setup: 'divisor:inst2|clk_int'
 76. Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 77. Fast 1200mV 0C Model Setup: 'Clk_50'
 78. Fast 1200mV 0C Model Setup: 'Pix_clk'
 79. Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 80. Fast 1200mV 0C Model Hold: 'CIC_SRAM_controller_UART:inst|clk_25'
 81. Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 82. Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 83. Fast 1200mV 0C Model Hold: 'divisor:inst2|clk_int'
 84. Fast 1200mV 0C Model Hold: 'Sram_CIC_3:inst1|clk_int'
 85. Fast 1200mV 0C Model Hold: 'Clk_50'
 86. Fast 1200mV 0C Model Hold: 'Pix_clk'
 87. Fast 1200mV 0C Model Recovery: 'Sram_CIC_3:inst1|clk_int'
 88. Fast 1200mV 0C Model Recovery: 'Pix_clk'
 89. Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 90. Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 91. Fast 1200mV 0C Model Recovery: 'Clk_50'
 92. Fast 1200mV 0C Model Removal: 'Clk_50'
 93. Fast 1200mV 0C Model Removal: 'Pix_clk'
 94. Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 95. Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 96. Fast 1200mV 0C Model Removal: 'Sram_CIC_3:inst1|clk_int'
 97. Fast 1200mV 0C Model Metastability Summary
 98. Multicorner Timing Analysis Summary
 99. Board Trace Model Assignments
100. Input Transition Times
101. Signal Integrity Metrics (Slow 1200mv 0c Model)
102. Signal Integrity Metrics (Slow 1200mv 85c Model)
103. Signal Integrity Metrics (Fast 1200mv 0c Model)
104. Setup Transfers
105. Hold Transfers
106. Recovery Transfers
107. Removal Transfers
108. Report TCCS
109. Report RSKM
110. Unconstrained Paths Summary
111. Clock Status Summary
112. Unconstrained Input Ports
113. Unconstrained Output Ports
114. Unconstrained Input Ports
115. Unconstrained Output Ports
116. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; Sram_CIC                                               ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.3%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+
; Clock Name                                                     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                            ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CIC_SRAM_controller_UART:inst|clk_25 }                           ;
; Clk_50                                                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clk_50 }                                                         ;
; divisor:inst2|clk_int                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor:inst2|clk_int }                                          ;
; Pix_clk                                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Pix_clk }                                                        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Programador_controlador_block:inst5|controlador:inst|clk_int }   ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Programador_controlador_block:inst5|controlador:inst|clk_int_2 } ;
; Sram_CIC_3:inst1|clk_int                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Sram_CIC_3:inst1|clk_int }                                       ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                            ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; 203.58 MHz ; 203.58 MHz      ; CIC_SRAM_controller_UART:inst|clk_25                           ;                                                               ;
; 225.17 MHz ; 225.17 MHz      ; Sram_CIC_3:inst1|clk_int                                       ;                                                               ;
; 244.2 MHz  ; 244.2 MHz       ; divisor:inst2|clk_int                                          ;                                                               ;
; 323.73 MHz ; 250.0 MHz       ; Pix_clk                                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 340.72 MHz ; 340.72 MHz      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ;                                                               ;
; 395.26 MHz ; 395.26 MHz      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ;                                                               ;
; 457.04 MHz ; 250.0 MHz       ; Clk_50                                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Sram_CIC_3:inst1|clk_int                                       ; -5.473 ; -265.045      ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; -3.912 ; -102.954      ;
; divisor:inst2|clk_int                                          ; -3.095 ; -57.073       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -2.475 ; -27.747       ;
; Pix_clk                                                        ; -2.147 ; -58.908       ;
; Clk_50                                                         ; -2.111 ; -92.072       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.935 ; -30.147       ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                     ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; 0.385 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.387 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.387 ; 0.000         ;
; Clk_50                                                         ; 0.402 ; 0.000         ;
; Sram_CIC_3:inst1|clk_int                                       ; 0.402 ; 0.000         ;
; divisor:inst2|clk_int                                          ; 0.402 ; 0.000         ;
; Pix_clk                                                        ; 0.502 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                  ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Sram_CIC_3:inst1|clk_int                                       ; -1.644 ; -45.346       ;
; Pix_clk                                                        ; -1.389 ; -25.879       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -0.971 ; -12.717       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -0.918 ; -14.797       ;
; Clk_50                                                         ; -0.877 ; -12.662       ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                  ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Clk_50                                                         ; 0.987 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.081 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 1.185 ; 0.000         ;
; Pix_clk                                                        ; 1.321 ; 0.000         ;
; Sram_CIC_3:inst1|clk_int                                       ; 1.689 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                       ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Clk_50                                                         ; -3.000 ; -92.950       ;
; Pix_clk                                                        ; -3.000 ; -40.265       ;
; Sram_CIC_3:inst1|clk_int                                       ; -1.285 ; -68.105       ;
; divisor:inst2|clk_int                                          ; -1.285 ; -51.400       ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; -1.285 ; -42.405       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -1.285 ; -30.840       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.285 ; -25.700       ;
+----------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Sram_CIC_3:inst1|clk_int'                                                                                                                         ;
+--------+--------------------------------------------------+----------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                          ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+----------------------------------+--------------+--------------------------+--------------+------------+------------+
; -5.473 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.384      ;
; -5.473 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.384      ;
; -5.473 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.384      ;
; -5.473 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.384      ;
; -5.393 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.556     ; 5.325      ;
; -5.393 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.556     ; 5.325      ;
; -5.393 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.556     ; 5.325      ;
; -5.393 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.556     ; 5.325      ;
; -5.372 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.283      ;
; -5.372 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.283      ;
; -5.372 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[12]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.283      ;
; -5.372 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[14]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.283      ;
; -5.372 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.283      ;
; -5.332 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.243      ;
; -5.332 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.243      ;
; -5.332 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.243      ;
; -5.332 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.243      ;
; -5.321 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.232      ;
; -5.321 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.232      ;
; -5.321 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.232      ;
; -5.321 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.232      ;
; -5.307 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.218      ;
; -5.307 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.218      ;
; -5.307 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.218      ;
; -5.307 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.218      ;
; -5.292 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.556     ; 5.224      ;
; -5.292 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.556     ; 5.224      ;
; -5.292 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|pix_previo[12]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.556     ; 5.224      ;
; -5.292 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|pix_previo[14]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.556     ; 5.224      ;
; -5.292 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.556     ; 5.224      ;
; -5.241 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.152      ;
; -5.241 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.152      ;
; -5.241 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.152      ;
; -5.241 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.152      ;
; -5.231 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.142      ;
; -5.231 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.142      ;
; -5.231 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[12]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.142      ;
; -5.231 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[14]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.142      ;
; -5.231 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.142      ;
; -5.220 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.131      ;
; -5.220 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.131      ;
; -5.220 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Sram_CIC_3:inst1|pix_previo[12]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.131      ;
; -5.220 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Sram_CIC_3:inst1|pix_previo[14]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.131      ;
; -5.220 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.131      ;
; -5.212 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.645     ; 5.055      ;
; -5.212 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.645     ; 5.055      ;
; -5.212 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.645     ; 5.055      ;
; -5.212 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.645     ; 5.055      ;
; -5.206 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.117      ;
; -5.206 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.117      ;
; -5.206 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[12]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.117      ;
; -5.206 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[14]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.117      ;
; -5.206 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.117      ;
; -5.198 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.109      ;
; -5.198 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.109      ;
; -5.198 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.109      ;
; -5.198 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.109      ;
; -5.154 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|add_count[1]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.580     ; 5.062      ;
; -5.154 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|add_count[2]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.580     ; 5.062      ;
; -5.154 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|add_count[3]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.580     ; 5.062      ;
; -5.154 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|add_count[4]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.580     ; 5.062      ;
; -5.154 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|add_count[5]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.580     ; 5.062      ;
; -5.154 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|add_count[6]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.580     ; 5.062      ;
; -5.154 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|add_count[7]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.580     ; 5.062      ;
; -5.154 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|add_count[8]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.580     ; 5.062      ;
; -5.154 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|add_count[9]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.580     ; 5.062      ;
; -5.154 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|add_count[17]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.580     ; 5.062      ;
; -5.152 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.063      ;
; -5.152 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.063      ;
; -5.152 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.063      ;
; -5.152 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.063      ;
; -5.147 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|state.escritura ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.575     ; 5.060      ;
; -5.140 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.051      ;
; -5.140 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.051      ;
; -5.140 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Sram_CIC_3:inst1|pix_previo[12]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.051      ;
; -5.140 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Sram_CIC_3:inst1|pix_previo[14]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.051      ;
; -5.140 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.051      ;
; -5.111 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.645     ; 4.954      ;
; -5.111 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.645     ; 4.954      ;
; -5.111 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[12]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.645     ; 4.954      ;
; -5.111 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[14]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.645     ; 4.954      ;
; -5.111 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.645     ; 4.954      ;
; -5.097 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.008      ;
; -5.097 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.008      ;
; -5.097 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[12]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.008      ;
; -5.097 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[14]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.008      ;
; -5.097 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.577     ; 5.008      ;
; -5.084 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.645     ; 4.927      ;
; -5.084 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.645     ; 4.927      ;
; -5.084 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.645     ; 4.927      ;
; -5.084 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.645     ; 4.927      ;
; -5.084 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.645     ; 4.927      ;
; -5.084 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.645     ; 4.927      ;
; -5.084 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.645     ; 4.927      ;
; -5.084 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.645     ; 4.927      ;
; -5.074 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|add_count[1]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.559     ; 5.003      ;
; -5.074 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|add_count[2]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.559     ; 5.003      ;
; -5.074 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|add_count[3]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.559     ; 5.003      ;
; -5.074 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|add_count[4]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.559     ; 5.003      ;
; -5.074 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|add_count[5]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.559     ; 5.003      ;
+--------+--------------------------------------------------+----------------------------------+--------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CIC_SRAM_controller_UART:inst|clk_25'                                                                                                                                                       ;
+--------+---------------------------------------------+---------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -3.912 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.830      ;
; -3.911 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.829      ;
; -3.911 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.829      ;
; -3.880 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.081     ; 4.797      ;
; -3.856 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.077     ; 4.777      ;
; -3.855 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.077     ; 4.776      ;
; -3.811 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.078     ; 4.731      ;
; -3.806 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.078     ; 4.726      ;
; -3.760 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.678      ;
; -3.759 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.677      ;
; -3.759 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.677      ;
; -3.741 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.078     ; 4.661      ;
; -3.741 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.078     ; 4.661      ;
; -3.740 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.078     ; 4.660      ;
; -3.740 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.078     ; 4.660      ;
; -3.739 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.078     ; 4.659      ;
; -3.737 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.078     ; 4.657      ;
; -3.736 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.078     ; 4.656      ;
; -3.728 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.081     ; 4.645      ;
; -3.704 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.077     ; 4.625      ;
; -3.703 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.077     ; 4.624      ;
; -3.676 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.592      ;
; -3.675 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.591      ;
; -3.675 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.591      ;
; -3.674 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.590      ;
; -3.673 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.589      ;
; -3.673 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.589      ;
; -3.668 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.078     ; 4.588      ;
; -3.663 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.078     ; 4.583      ;
; -3.656 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.575      ;
; -3.655 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.574      ;
; -3.655 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.574      ;
; -3.644 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.083     ; 4.559      ;
; -3.642 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.083     ; 4.557      ;
; -3.624 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.542      ;
; -3.620 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.539      ;
; -3.619 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.538      ;
; -3.618 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.537      ;
; -3.617 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.536      ;
; -3.600 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.076     ; 4.522      ;
; -3.599 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.076     ; 4.521      ;
; -3.598 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.078     ; 4.518      ;
; -3.598 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.078     ; 4.518      ;
; -3.597 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.078     ; 4.517      ;
; -3.597 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.078     ; 4.517      ;
; -3.596 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.078     ; 4.516      ;
; -3.594 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.078     ; 4.514      ;
; -3.593 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.078     ; 4.513      ;
; -3.578 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.497      ;
; -3.578 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.497      ;
; -3.575 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.493      ;
; -3.574 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.083     ; 4.489      ;
; -3.573 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.491      ;
; -3.573 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.083     ; 4.488      ;
; -3.573 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.083     ; 4.488      ;
; -3.570 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.488      ;
; -3.568 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.486      ;
; -3.560 ; CIC_SRAM_controller_UART:inst|count_mem[2]  ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.517     ; 4.041      ;
; -3.559 ; CIC_SRAM_controller_UART:inst|count_mem[2]  ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.517     ; 4.040      ;
; -3.558 ; CIC_SRAM_controller_UART:inst|count_mem[2]  ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.517     ; 4.039      ;
; -3.556 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.474      ;
; -3.555 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.077     ; 4.476      ;
; -3.555 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.473      ;
; -3.555 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.473      ;
; -3.550 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.077     ; 4.471      ;
; -3.542 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.084     ; 4.456      ;
; -3.526 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.442      ;
; -3.525 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.441      ;
; -3.525 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.441      ;
; -3.524 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.081     ; 4.441      ;
; -3.520 ; CIC_SRAM_controller_UART:inst|count_mem[2]  ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.518     ; 4.000      ;
; -3.518 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.436      ;
; -3.517 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.435      ;
; -3.511 ; CIC_SRAM_controller_UART:inst|count_mem[2]  ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.515     ; 3.994      ;
; -3.506 ; CIC_SRAM_controller_UART:inst|count_mem[2]  ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.515     ; 3.989      ;
; -3.505 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.423      ;
; -3.505 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.423      ;
; -3.504 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.422      ;
; -3.504 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.422      ;
; -3.503 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.421      ;
; -3.503 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.421      ;
; -3.503 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.421      ;
; -3.502 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.420      ;
; -3.502 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.420      ;
; -3.501 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.419      ;
; -3.501 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.419      ;
; -3.500 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.418      ;
; -3.500 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.077     ; 4.421      ;
; -3.499 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.417      ;
; -3.499 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.077     ; 4.420      ;
; -3.498 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.416      ;
; -3.497 ; CIC_SRAM_controller_UART:inst|count_mem[2]  ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.514     ; 3.981      ;
; -3.496 ; CIC_SRAM_controller_UART:inst|count_mem[2]  ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.514     ; 3.980      ;
; -3.494 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.083     ; 4.409      ;
; -3.485 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.077     ; 4.406      ;
; -3.485 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.077     ; 4.406      ;
; -3.484 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.077     ; 4.405      ;
; -3.484 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.077     ; 4.405      ;
; -3.483 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.077     ; 4.404      ;
; -3.481 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.077     ; 4.402      ;
+--------+---------------------------------------------+---------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor:inst2|clk_int'                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                            ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -3.095 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 4.012      ;
; -3.078 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.995      ;
; -2.861 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.778      ;
; -2.827 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.744      ;
; -2.820 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.737      ;
; -2.794 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.082     ; 3.710      ;
; -2.744 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.661      ;
; -2.685 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.602      ;
; -2.342 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.259      ;
; -2.025 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.075     ; 2.948      ;
; -2.018 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.075     ; 2.941      ;
; -2.017 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.075     ; 2.940      ;
; -2.010 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.075     ; 2.933      ;
; -1.892 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.809      ;
; -1.857 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.075     ; 2.780      ;
; -1.849 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.075     ; 2.772      ;
; -1.747 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.077     ; 2.668      ;
; -1.740 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.077     ; 2.661      ;
; -1.739 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.656      ;
; -1.739 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.656      ;
; -1.739 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.656      ;
; -1.733 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.077     ; 2.654      ;
; -1.726 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.077     ; 2.647      ;
; -1.722 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.639      ;
; -1.722 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.639      ;
; -1.722 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.639      ;
; -1.709 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.627      ;
; -1.709 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.627      ;
; -1.709 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.627      ;
; -1.709 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.627      ;
; -1.709 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.627      ;
; -1.709 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.627      ;
; -1.709 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.627      ;
; -1.709 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.627      ;
; -1.709 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.627      ;
; -1.709 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.627      ;
; -1.708 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.075     ; 2.631      ;
; -1.702 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.620      ;
; -1.702 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.620      ;
; -1.702 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.620      ;
; -1.702 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.620      ;
; -1.702 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.620      ;
; -1.702 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.620      ;
; -1.702 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.620      ;
; -1.702 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.620      ;
; -1.702 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.620      ;
; -1.702 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.620      ;
; -1.700 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.075     ; 2.623      ;
; -1.689 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.607      ;
; -1.689 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.083     ; 2.604      ;
; -1.651 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.075     ; 2.574      ;
; -1.644 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.075     ; 2.567      ;
; -1.640 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.558      ;
; -1.639 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.075     ; 2.562      ;
; -1.633 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.551      ;
; -1.631 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.075     ; 2.554      ;
; -1.631 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.075     ; 2.554      ;
; -1.623 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.075     ; 2.546      ;
; -1.615 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.075     ; 2.538      ;
; -1.607 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.075     ; 2.530      ;
; -1.605 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Bit_Index[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.075     ; 2.528      ;
; -1.598 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Bit_Index[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.075     ; 2.521      ;
; -1.579 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.077     ; 2.500      ;
; -1.565 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.077     ; 2.486      ;
; -1.558 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.475      ;
; -1.541 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.459      ;
; -1.541 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.459      ;
; -1.541 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.459      ;
; -1.541 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.459      ;
; -1.541 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.459      ;
; -1.541 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.459      ;
; -1.541 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.459      ;
; -1.541 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.459      ;
; -1.541 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.459      ;
; -1.541 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.459      ;
; -1.529 ; UART_TX:inst6|r_TX_Data[5]                                           ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.447      ;
; -1.483 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.075     ; 2.406      ;
; -1.472 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.390      ;
; -1.465 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.382      ;
; -1.464 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.381      ;
; -1.437 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Bit_Index[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.075     ; 2.360      ;
; -1.430 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.077     ; 2.351      ;
; -1.416 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.077     ; 2.337      ;
; -1.392 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.310      ;
; -1.392 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.310      ;
; -1.392 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.310      ;
; -1.392 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.310      ;
; -1.392 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.310      ;
; -1.392 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.310      ;
; -1.392 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.310      ;
; -1.392 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.310      ;
; -1.392 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.310      ;
; -1.392 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.310      ;
; -1.364 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.281      ;
; -1.363 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.280      ;
; -1.362 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.279      ;
; -1.361 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.077     ; 2.282      ;
; -1.353 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.077     ; 2.274      ;
; -1.351 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.269      ;
; -1.347 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.077     ; 2.268      ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                             ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -2.475 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 3.098      ;
; -2.475 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 3.098      ;
; -2.475 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 3.098      ;
; -2.475 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 3.098      ;
; -2.475 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 3.098      ;
; -2.426 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.371     ; 3.053      ;
; -2.426 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.371     ; 3.053      ;
; -2.426 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.371     ; 3.053      ;
; -2.426 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.371     ; 3.053      ;
; -2.426 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.371     ; 3.053      ;
; -2.260 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 2.883      ;
; -2.260 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 2.883      ;
; -2.260 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 2.883      ;
; -2.260 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 2.883      ;
; -2.260 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 2.883      ;
; -2.196 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.371     ; 2.823      ;
; -2.196 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.371     ; 2.823      ;
; -2.196 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.371     ; 2.823      ;
; -2.196 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.371     ; 2.823      ;
; -2.196 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.371     ; 2.823      ;
; -2.098 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 2.721      ;
; -2.098 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 2.721      ;
; -2.098 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 2.721      ;
; -2.098 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 2.721      ;
; -2.098 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 2.721      ;
; -1.998 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 2.621      ;
; -1.998 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 2.621      ;
; -1.998 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 2.621      ;
; -1.998 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 2.621      ;
; -1.998 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 2.621      ;
; -1.991 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.377     ; 2.612      ;
; -1.989 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.373     ; 2.614      ;
; -1.989 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.373     ; 2.614      ;
; -1.989 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.373     ; 2.614      ;
; -1.989 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.373     ; 2.614      ;
; -1.989 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.373     ; 2.614      ;
; -1.984 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 2.607      ;
; -1.984 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 2.607      ;
; -1.984 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 2.607      ;
; -1.984 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 2.607      ;
; -1.984 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 2.607      ;
; -1.975 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.379     ; 2.594      ;
; -1.969 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.379     ; 2.588      ;
; -1.954 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.373     ; 2.579      ;
; -1.932 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 2.555      ;
; -1.926 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 2.549      ;
; -1.829 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.038      ; 2.865      ;
; -1.796 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.377     ; 2.417      ;
; -1.780 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.042      ; 2.820      ;
; -1.774 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.379     ; 2.393      ;
; -1.760 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.379     ; 2.379      ;
; -1.679 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.371     ; 2.306      ;
; -1.679 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.371     ; 2.306      ;
; -1.679 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.371     ; 2.306      ;
; -1.679 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.371     ; 2.306      ;
; -1.679 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.371     ; 2.306      ;
; -1.652 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.377     ; 2.273      ;
; -1.630 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.379     ; 2.249      ;
; -1.614 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.379     ; 2.233      ;
; -1.614 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.038      ; 2.650      ;
; -1.557 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.377     ; 2.178      ;
; -1.545 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.377     ; 2.166      ;
; -1.545 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.377     ; 2.166      ;
; -1.545 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.377     ; 2.166      ;
; -1.536 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.377     ; 2.157      ;
; -1.535 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.379     ; 2.154      ;
; -1.530 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.077     ; 2.451      ;
; -1.530 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.077     ; 2.451      ;
; -1.530 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.077     ; 2.451      ;
; -1.530 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.077     ; 2.451      ;
; -1.530 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.077     ; 2.451      ;
; -1.514 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.379     ; 2.133      ;
; -1.509 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.379     ; 2.128      ;
; -1.484 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.379     ; 2.103      ;
; -1.464 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 2.087      ;
; -1.452 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.038      ; 2.488      ;
; -1.431 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.077     ; 2.352      ;
; -1.431 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.077     ; 2.352      ;
; -1.431 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.077     ; 2.352      ;
; -1.431 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.077     ; 2.352      ;
; -1.431 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.077     ; 2.352      ;
; -1.392 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 2.015      ;
; -1.371 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 1.994      ;
; -1.334 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.038      ; 2.370      ;
; -1.309 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.038      ; 2.345      ;
; -1.270 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.042      ; 2.310      ;
; -1.267 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.042      ; 2.307      ;
; -1.215 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.040      ; 2.253      ;
; -1.132 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.081     ; 2.049      ;
; -1.132 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.081     ; 2.049      ;
; -1.132 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.081     ; 2.049      ;
; -1.120 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 1.743      ;
; -1.066 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 1.689      ;
; -1.053 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 1.676      ;
; -1.032 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 1.655      ;
; -0.998 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.079     ; 1.917      ;
; -0.983 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.081     ; 1.900      ;
; -0.975 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.081     ; 1.892      ;
; -0.951 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.079     ; 1.870      ;
; -0.899 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.077     ; 1.820      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Pix_clk'                                                                                                                                                                        ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -2.147 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.415      ; 3.050      ;
; -2.147 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.415      ; 3.050      ;
; -2.147 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.415      ; 3.050      ;
; -2.147 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.415      ; 3.050      ;
; -2.147 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.415      ; 3.050      ;
; -2.147 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.415      ; 3.050      ;
; -2.147 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.415      ; 3.050      ;
; -2.147 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.415      ; 3.050      ;
; -2.147 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.415      ; 3.050      ;
; -2.147 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.415      ; 3.050      ;
; -2.131 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.364      ; 2.983      ;
; -2.131 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.364      ; 2.983      ;
; -2.131 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.364      ; 2.983      ;
; -2.131 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.364      ; 2.983      ;
; -2.131 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.364      ; 2.983      ;
; -2.131 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.364      ; 2.983      ;
; -2.131 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.364      ; 2.983      ;
; -2.131 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.364      ; 2.983      ;
; -2.089 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.029     ; 3.078      ;
; -1.958 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.029     ; 2.947      ;
; -1.957 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.029     ; 2.946      ;
; -1.954 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.856      ;
; -1.954 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.856      ;
; -1.954 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.856      ;
; -1.954 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.856      ;
; -1.954 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.856      ;
; -1.954 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.856      ;
; -1.954 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.856      ;
; -1.954 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.856      ;
; -1.954 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.856      ;
; -1.954 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.856      ;
; -1.939 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.841      ;
; -1.939 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.841      ;
; -1.939 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.841      ;
; -1.939 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.841      ;
; -1.939 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.841      ;
; -1.939 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.841      ;
; -1.939 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.841      ;
; -1.939 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.841      ;
; -1.939 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.841      ;
; -1.939 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.841      ;
; -1.938 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.363      ; 2.789      ;
; -1.938 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.363      ; 2.789      ;
; -1.938 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.363      ; 2.789      ;
; -1.938 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.363      ; 2.789      ;
; -1.938 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.363      ; 2.789      ;
; -1.938 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.363      ; 2.789      ;
; -1.938 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.363      ; 2.789      ;
; -1.938 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.363      ; 2.789      ;
; -1.923 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.363      ; 2.774      ;
; -1.923 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.363      ; 2.774      ;
; -1.923 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.363      ; 2.774      ;
; -1.923 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.363      ; 2.774      ;
; -1.923 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.363      ; 2.774      ;
; -1.923 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.363      ; 2.774      ;
; -1.923 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.363      ; 2.774      ;
; -1.923 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.363      ; 2.774      ;
; -1.884 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.349      ; 2.721      ;
; -1.884 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.349      ; 2.721      ;
; -1.884 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.349      ; 2.721      ;
; -1.884 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.349      ; 2.721      ;
; -1.884 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.349      ; 2.721      ;
; -1.884 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.349      ; 2.721      ;
; -1.884 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.349      ; 2.721      ;
; -1.884 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.349      ; 2.721      ;
; -1.884 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.349      ; 2.721      ;
; -1.884 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.349      ; 2.721      ;
; -1.858 ; Capture_Input_Controller:inst4|pix_count_int[1]     ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.050     ; 2.826      ;
; -1.855 ; Capture_Input_Controller:inst4|pix_count_int[2]     ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.050     ; 2.823      ;
; -1.836 ; Capture_Input_Controller:inst4|pix_count_int[2]     ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.050     ; 2.804      ;
; -1.826 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.029     ; 2.815      ;
; -1.825 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.029     ; 2.814      ;
; -1.808 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.710      ;
; -1.808 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.710      ;
; -1.808 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.710      ;
; -1.808 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.710      ;
; -1.808 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.710      ;
; -1.808 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.710      ;
; -1.808 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.710      ;
; -1.808 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.710      ;
; -1.808 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.710      ;
; -1.808 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.710      ;
; -1.792 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.363      ; 2.643      ;
; -1.792 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.363      ; 2.643      ;
; -1.792 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.363      ; 2.643      ;
; -1.792 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.363      ; 2.643      ;
; -1.792 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.363      ; 2.643      ;
; -1.792 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.363      ; 2.643      ;
; -1.792 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.363      ; 2.643      ;
; -1.792 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.363      ; 2.643      ;
; -1.771 ; Capture_Input_Controller:inst4|pix_count_int[1]     ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.050     ; 2.739      ;
; -1.767 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.363      ; 2.618      ;
; -1.767 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.363      ; 2.618      ;
; -1.767 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.363      ; 2.618      ;
; -1.767 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.363      ; 2.618      ;
; -1.767 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.363      ; 2.618      ;
; -1.767 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.363      ; 2.618      ;
; -1.767 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.363      ; 2.618      ;
; -1.767 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.363      ; 2.618      ;
; -1.739 ; Capture_Input_Controller:inst4|pix_count_int[3]     ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.050     ; 2.707      ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk_50'                                                                                                                                                  ;
+--------+-----------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                   ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -2.111 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[11]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.003      ; 3.102      ;
; -2.037 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[2]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.008      ; 3.033      ;
; -2.020 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 3.015      ;
; -1.987 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[18]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.010      ; 2.985      ;
; -1.940 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[13]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.003      ; 2.931      ;
; -1.935 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[10]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.003      ; 2.926      ;
; -1.934 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[12]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.010      ; 2.932      ;
; -1.930 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[11]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.003      ; 2.921      ;
; -1.920 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[3]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.008      ; 2.916      ;
; -1.912 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[7]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.008      ; 2.908      ;
; -1.901 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[6]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.008      ; 2.897      ;
; -1.876 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[1]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.008      ; 2.872      ;
; -1.856 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[2]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.008      ; 2.852      ;
; -1.842 ; CIC_SRAM_controller_UART:inst|count_mem[2]          ; sram:inst3|SRAM_ADDR[2]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.428     ; 2.402      ;
; -1.839 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 2.834      ;
; -1.806 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[18]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.010      ; 2.804      ;
; -1.759 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[13]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.003      ; 2.750      ;
; -1.754 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[10]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.003      ; 2.745      ;
; -1.753 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[12]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.010      ; 2.751      ;
; -1.739 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[3]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.008      ; 2.735      ;
; -1.720 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[6]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.008      ; 2.716      ;
; -1.705 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[7]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.008      ; 2.701      ;
; -1.695 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[1]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.008      ; 2.691      ;
; -1.635 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[11]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.003      ; 2.626      ;
; -1.632 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[19]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.003      ; 2.623      ;
; -1.623 ; CIC_SRAM_controller_UART:inst|count_mem[13]         ; sram:inst3|SRAM_ADDR[13]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 2.613      ;
; -1.613 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[0]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 2.606      ;
; -1.613 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[3]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 2.606      ;
; -1.613 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[2]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 2.606      ;
; -1.613 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 2.606      ;
; -1.613 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[5]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 2.606      ;
; -1.613 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 2.606      ;
; -1.612 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[9]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.609      ;
; -1.597 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[5]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.003      ; 2.588      ;
; -1.561 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[2]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.008      ; 2.557      ;
; -1.548 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[0]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.003      ; 2.539      ;
; -1.548 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[3]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.003      ; 2.539      ;
; -1.548 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[2]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.003      ; 2.539      ;
; -1.548 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.003      ; 2.539      ;
; -1.548 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[5]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.003      ; 2.539      ;
; -1.548 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.003      ; 2.539      ;
; -1.544 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 2.539      ;
; -1.511 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[18]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.010      ; 2.509      ;
; -1.464 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[13]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.003      ; 2.455      ;
; -1.460 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int     ; divisor:inst2|clk_int                ; Clk_50      ; 0.500        ; 2.963      ; 5.143      ;
; -1.459 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[10]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.003      ; 2.450      ;
; -1.458 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[12]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.010      ; 2.456      ;
; -1.456 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 2.458      ;
; -1.451 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[19]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.003      ; 2.442      ;
; -1.444 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[3]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.008      ; 2.440      ;
; -1.434 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[0]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.008      ; 2.430      ;
; -1.431 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[9]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.428      ;
; -1.425 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[6]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.008      ; 2.421      ;
; -1.419 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[15]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.003      ; 2.410      ;
; -1.417 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[8]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.003      ; 2.408      ;
; -1.416 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[5]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.003      ; 2.407      ;
; -1.410 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[7]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.008      ; 2.406      ;
; -1.404 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[17]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.401      ;
; -1.401 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[4]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.398      ;
; -1.400 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[1]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.008      ; 2.396      ;
; -1.394 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[0]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 2.387      ;
; -1.394 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[3]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 2.387      ;
; -1.394 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[2]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 2.387      ;
; -1.394 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 2.387      ;
; -1.394 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[5]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 2.387      ;
; -1.394 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 2.387      ;
; -1.381 ; CIC_SRAM_controller_UART:inst|count_mem[10]         ; sram:inst3|SRAM_ADDR[10]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 2.371      ;
; -1.347 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[2]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.344      ;
; -1.347 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[11]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.344      ;
; -1.346 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[0]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.343      ;
; -1.346 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[5]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.343      ;
; -1.345 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[7]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.342      ;
; -1.345 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[12]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.342      ;
; -1.345 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[15]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.342      ;
; -1.344 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[4]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.341      ;
; -1.343 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[3]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.340      ;
; -1.343 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[13]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.340      ;
; -1.343 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[14]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.340      ;
; -1.342 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|S_ACTION       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.339      ;
; -1.342 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[8]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.339      ;
; -1.341 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[1]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.338      ;
; -1.341 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[6]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.338      ;
; -1.312 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.399      ; 2.699      ;
; -1.312 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.399      ; 2.699      ;
; -1.312 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.399      ; 2.699      ;
; -1.312 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[11]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.399      ; 2.699      ;
; -1.308 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[0]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 2.301      ;
; -1.308 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[3]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 2.301      ;
; -1.308 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[2]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 2.301      ;
; -1.308 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 2.301      ;
; -1.308 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[5]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 2.301      ;
; -1.308 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 2.301      ;
; -1.303 ; CIC_SRAM_controller_UART:inst|count_mem[3]          ; sram:inst3|SRAM_ADDR[3]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 2.298      ;
; -1.300 ; CIC_SRAM_controller_UART:inst|count_mem[1]          ; sram:inst3|SRAM_ADDR[1]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 2.295      ;
; -1.296 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[14]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.010      ; 2.294      ;
; -1.295 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[0]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.010      ; 2.293      ;
; -1.293 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[16]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.010      ; 2.291      ;
; -1.275 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 2.277      ;
; -1.247 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.397      ; 2.632      ;
; -1.247 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.397      ; 2.632      ;
+--------+-----------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.935 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.326      ; 3.259      ;
; -1.935 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.326      ; 3.259      ;
; -1.898 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.330      ; 3.226      ;
; -1.898 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.330      ; 3.226      ;
; -1.782 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.501     ; 2.279      ;
; -1.781 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.501     ; 2.278      ;
; -1.774 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.501     ; 2.271      ;
; -1.773 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.501     ; 2.270      ;
; -1.767 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.501     ; 2.264      ;
; -1.766 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.501     ; 2.263      ;
; -1.761 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.501     ; 2.258      ;
; -1.746 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.501     ; 2.243      ;
; -1.743 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.501     ; 2.240      ;
; -1.742 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.505     ; 2.235      ;
; -1.740 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.326      ; 3.064      ;
; -1.740 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.326      ; 3.064      ;
; -1.721 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.501     ; 2.218      ;
; -1.674 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.330      ; 3.002      ;
; -1.674 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.330      ; 3.002      ;
; -1.622 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.328      ; 2.948      ;
; -1.622 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.328      ; 2.948      ;
; -1.597 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.087      ; 2.682      ;
; -1.596 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.326      ; 2.920      ;
; -1.596 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.326      ; 2.920      ;
; -1.528 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.326      ; 2.852      ;
; -1.528 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.326      ; 2.852      ;
; -1.442 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.501     ; 1.939      ;
; -1.415 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.501     ; 1.912      ;
; -1.414 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.501     ; 1.911      ;
; -1.407 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.501     ; 1.904      ;
; -1.406 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.501     ; 1.903      ;
; -1.400 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.501     ; 1.897      ;
; -1.399 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.501     ; 1.896      ;
; -1.397 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.087      ; 2.482      ;
; -1.394 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.501     ; 1.891      ;
; -1.379 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.501     ; 1.876      ;
; -1.376 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.501     ; 1.873      ;
; -1.375 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.505     ; 1.868      ;
; -1.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.326      ; 2.678      ;
; -1.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.326      ; 2.678      ;
; -1.354 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.501     ; 1.851      ;
; -1.348 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.496      ; 2.842      ;
; -1.348 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.496      ; 2.842      ;
; -1.282 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.087      ; 2.367      ;
; -1.256 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.496      ; 2.750      ;
; -1.256 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.496      ; 2.750      ;
; -1.103 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.496      ; 2.597      ;
; -1.103 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.496      ; 2.597      ;
; -1.077 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.087      ; 2.162      ;
; -1.075 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.501     ; 1.572      ;
; -1.041 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.091      ; 2.130      ;
; -1.017 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.091      ; 2.106      ;
; -0.939 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.858      ;
; -0.865 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.952      ;
; -0.865 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.952      ;
; -0.865 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.952      ;
; -0.772 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.091      ; 1.861      ;
; -0.738 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.091      ; 1.827      ;
; -0.727 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.091      ; 1.816      ;
; -0.726 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.091      ; 1.815      ;
; -0.720 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.091      ; 1.809      ;
; -0.720 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.091      ; 1.809      ;
; -0.719 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.091      ; 1.808      ;
; -0.717 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.091      ; 1.806      ;
; -0.715 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.091      ; 1.804      ;
; -0.714 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.091      ; 1.803      ;
; -0.714 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.091      ; 1.803      ;
; -0.650 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.569      ;
; -0.613 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.700      ;
; -0.613 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.700      ;
; -0.613 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.700      ;
; -0.606 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.075     ; 1.529      ;
; -0.430 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.091      ; 1.519      ;
; -0.429 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.091      ; 1.518      ;
; -0.429 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.091      ; 1.518      ;
; -0.427 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.091      ; 1.516      ;
; -0.426 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.091      ; 1.515      ;
; -0.425 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.091      ; 1.514      ;
; -0.425 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.091      ; 1.514      ;
; -0.425 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.091      ; 1.514      ;
; -0.424 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.091      ; 1.513      ;
; -0.392 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.311      ;
; -0.391 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.096     ; 1.293      ;
; -0.348 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.087      ; 1.433      ;
; -0.343 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.077     ; 1.264      ;
; -0.307 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.226      ;
; -0.268 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.187      ;
; -0.260 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.177      ;
; -0.238 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.155      ;
; -0.232 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.151      ;
; -0.220 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.139      ;
; -0.216 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.135      ;
; -0.207 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.087      ; 1.292      ;
; -0.183 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.102      ;
; -0.180 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.099      ;
; -0.179 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.098      ;
; -0.145 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.064      ;
; -0.074 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 0.993      ;
; -0.060 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 0.977      ;
; 0.137  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.096     ; 0.765      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CIC_SRAM_controller_UART:inst|clk_25'                                                                                                                                                                             ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.385 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.098      ; 0.669      ;
; 0.387 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.096      ; 0.669      ;
; 0.392 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.096      ; 0.674      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.669      ;
; 0.434 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.096      ; 0.716      ;
; 0.578 ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|state.trigger_interno    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.844      ;
; 0.710 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.096      ; 0.992      ;
; 0.711 ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 0.977      ;
; 0.783 ; Sram_CIC_3:inst1|state.fin                             ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; Sram_CIC_3:inst1|clk_int             ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.094      ; 1.083      ;
; 0.801 ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.067      ;
; 0.909 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.096      ; 1.191      ;
; 0.910 ; UART_TX:inst6|o_TX_Active                              ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.282      ; 1.398      ;
; 0.911 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.096      ; 1.193      ;
; 0.930 ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.196      ;
; 0.980 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.482      ; 1.648      ;
; 1.073 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.282      ; 1.561      ;
; 1.112 ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.378      ;
; 1.119 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|state.reset_state        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 1.386      ;
; 1.165 ; Sram_CIC_3:inst1|state.fin                             ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; Sram_CIC_3:inst1|clk_int             ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.097      ; 1.468      ;
; 1.167 ; Sram_CIC_3:inst1|state.fin                             ; CIC_SRAM_controller_UART:inst|state.escritura          ; Sram_CIC_3:inst1|clk_int             ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.096      ; 1.469      ;
; 1.169 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.283      ; 1.658      ;
; 1.173 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.283      ; 1.662      ;
; 1.217 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 1.484      ;
; 1.221 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 1.488      ;
; 1.222 ; CIC_SRAM_controller_UART:inst|state.reset_state        ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 1.489      ;
; 1.287 ; CIC_SRAM_controller_UART:inst|state.trigger_interno    ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.552      ;
; 1.295 ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 1.562      ;
; 1.305 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.096      ; 1.587      ;
; 1.305 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.516      ; 2.007      ;
; 1.321 ; UART_TX:inst6|o_TX_Active                              ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.282      ; 1.809      ;
; 1.354 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.304     ; 1.236      ;
; 1.398 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 1.665      ;
; 1.400 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 1.667      ;
; 1.406 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.283      ; 1.895      ;
; 1.430 ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.695      ;
; 1.450 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 1.717      ;
; 1.458 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.282      ; 1.946      ;
; 1.461 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.718      ; 2.385      ;
; 1.469 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.735      ;
; 1.469 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.735      ;
; 1.509 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.516      ; 2.211      ;
; 1.512 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.516      ; 2.214      ;
; 1.534 ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.800      ;
; 1.541 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.282      ; 2.029      ;
; 1.541 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.282      ; 2.029      ;
; 1.571 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 1.838      ;
; 1.573 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 1.840      ;
; 1.589 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.855      ;
; 1.589 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.855      ;
; 1.592 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.857      ;
; 1.598 ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.863      ;
; 1.599 ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.864      ;
; 1.602 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.096      ; 1.884      ;
; 1.603 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.283      ; 2.092      ;
; 1.604 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.283      ; 2.093      ;
; 1.607 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.283      ; 2.096      ;
; 1.609 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.283      ; 2.098      ;
; 1.610 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.283      ; 2.099      ;
; 1.610 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.283      ; 2.099      ;
; 1.611 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.283      ; 2.100      ;
; 1.611 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.283      ; 2.100      ;
; 1.615 ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.881      ;
; 1.619 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 1.886      ;
; 1.620 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 1.887      ;
; 1.620 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 1.887      ;
; 1.621 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 1.888      ;
; 1.622 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 1.889      ;
; 1.623 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 1.890      ;
; 1.623 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 1.890      ;
; 1.623 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 1.890      ;
; 1.623 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 1.890      ;
; 1.633 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.304     ; 1.515      ;
; 1.647 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.338     ; 1.495      ;
; 1.651 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 1.918      ;
; 1.652 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 1.919      ;
; 1.654 ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.078      ; 1.918      ;
; 1.655 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 1.922      ;
; 1.657 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.081      ; 1.924      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.387 ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.096      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.674      ;
; 0.430 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.695      ;
; 0.432 ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.697      ;
; 0.461 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.726      ;
; 0.602 ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.867      ;
; 0.603 ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.870      ;
; 0.604 ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.869      ;
; 0.607 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 0.724      ;
; 0.609 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 0.726      ;
; 0.609 ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.874      ;
; 0.609 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.874      ;
; 0.614 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.879      ;
; 0.616 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.883      ;
; 0.616 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 0.883      ;
; 0.624 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.889      ;
; 0.678 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.511      ; 1.375      ;
; 0.680 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.945      ;
; 0.709 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.974      ;
; 0.725 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.990      ;
; 0.746 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 1.011      ;
; 0.781 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 0.900      ;
; 0.783 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 0.902      ;
; 0.877 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 0.994      ;
; 0.878 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 0.995      ;
; 0.892 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.009      ;
; 0.900 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.017      ;
; 0.930 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.077      ; 1.193      ;
; 0.933 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.077      ; 1.196      ;
; 0.935 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.077      ; 1.198      ;
; 0.986 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 1.253      ;
; 0.992 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.091     ; 1.107      ;
; 1.014 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.077      ; 1.277      ;
; 1.053 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.170      ;
; 1.054 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.171      ;
; 1.108 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 1.227      ;
; 1.110 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.227      ;
; 1.123 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 1.390      ;
; 1.148 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.085     ; 1.269      ;
; 1.226 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 1.493      ;
; 1.245 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.362      ;
; 1.261 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.091     ; 1.376      ;
; 1.261 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.091     ; 1.376      ;
; 1.272 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 1.539      ;
; 1.275 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 1.394      ;
; 1.290 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.511      ; 1.987      ;
; 1.340 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.085     ; 1.461      ;
; 1.342 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.343      ; 1.891      ;
; 1.375 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.085     ; 1.496      ;
; 1.397 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 1.664      ;
; 1.399 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 1.666      ;
; 1.407 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.345      ; 1.958      ;
; 1.430 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.547      ;
; 1.463 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.077      ; 1.726      ;
; 1.465 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.582      ;
; 1.474 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.077      ; 1.737      ;
; 1.481 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.598      ;
; 1.483 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.600      ;
; 1.484 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 1.749      ;
; 1.488 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 1.753      ;
; 1.561 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.345      ; 2.112      ;
; 1.570 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.085     ; 1.691      ;
; 1.595 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.077      ; 1.858      ;
; 1.595 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.077      ; 1.858      ;
; 1.595 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.077      ; 1.858      ;
; 1.682 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.341      ; 2.229      ;
; 1.705 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.341      ; 2.252      ;
; 1.713 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.085     ; 1.834      ;
; 1.737 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.854      ;
; 1.748 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.865      ;
; 1.756 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.873      ;
; 1.764 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.085     ; 1.885      ;
; 1.799 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.916      ;
; 1.806 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.341      ; 2.353      ;
; 1.807 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.924      ;
; 1.859 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.093     ; 1.972      ;
; 1.865 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.093     ; 1.978      ;
; 1.873 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.093     ; 1.986      ;
; 1.881 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.091     ; 1.996      ;
; 1.887 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.091     ; 2.002      ;
; 1.889 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.093     ; 2.002      ;
; 1.945 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.341      ; 2.492      ;
; 1.967 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.093     ; 2.080      ;
; 1.979 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.091     ; 2.094      ;
; 1.979 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.091     ; 2.094      ;
; 1.979 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.091     ; 2.094      ;
; 1.989 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.091     ; 2.104      ;
; 2.009 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.093     ; 2.122      ;
; 2.022 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 2.289      ;
; 2.022 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 2.289      ;
; 2.022 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 2.289      ;
; 2.022 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 2.289      ;
; 2.022 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 2.289      ;
; 2.049 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 2.316      ;
; 2.049 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 2.316      ;
; 2.049 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 2.316      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.387 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.096      ; 0.669      ;
; 0.392 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.096      ; 0.674      ;
; 0.404 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.570 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.373      ; 1.149      ;
; 0.625 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.890      ;
; 0.629 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.077      ; 0.892      ;
; 0.641 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.906      ;
; 0.654 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.919      ;
; 0.671 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.936      ;
; 0.673 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.938      ;
; 0.679 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.505      ; 1.370      ;
; 0.680 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.945      ;
; 0.683 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.948      ;
; 0.689 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.954      ;
; 0.732 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.503      ; 1.421      ;
; 0.767 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.373      ; 1.346      ;
; 0.787 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.377      ; 1.370      ;
; 0.787 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.377      ; 1.370      ;
; 0.788 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.377      ; 1.371      ;
; 0.790 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.377      ; 1.373      ;
; 0.792 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.377      ; 1.375      ;
; 0.802 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.377      ; 1.385      ;
; 0.802 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.377      ; 1.385      ;
; 0.805 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.077      ; 1.068      ;
; 0.808 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.377      ; 1.391      ;
; 0.809 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.377      ; 1.392      ;
; 0.813 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.078      ;
; 0.840 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.077      ; 1.103      ;
; 0.841 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.108      ;
; 0.849 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.096      ; 1.131      ;
; 0.852 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.117      ;
; 0.877 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.142      ;
; 0.999 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.377      ; 1.582      ;
; 0.999 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.377      ; 1.582      ;
; 1.004 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.377      ; 1.587      ;
; 1.004 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.377      ; 1.587      ;
; 1.009 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.377      ; 1.592      ;
; 1.009 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.377      ; 1.592      ;
; 1.010 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.501      ; 1.697      ;
; 1.010 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.377      ; 1.593      ;
; 1.011 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.501      ; 1.698      ;
; 1.012 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.377      ; 1.595      ;
; 1.013 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.377      ; 1.596      ;
; 1.048 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.377      ; 1.631      ;
; 1.075 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.377      ; 1.658      ;
; 1.081 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.375      ; 1.662      ;
; 1.081 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.375      ; 1.662      ;
; 1.081 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.375      ; 1.662      ;
; 1.107 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.083      ; 1.376      ;
; 1.145 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.501      ; 1.832      ;
; 1.146 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.501      ; 1.833      ;
; 1.203 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.468      ;
; 1.222 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.503      ; 1.911      ;
; 1.240 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.501      ; 1.927      ;
; 1.241 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.501      ; 1.928      ;
; 1.258 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.377      ; 1.841      ;
; 1.287 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.505      ; 1.978      ;
; 1.289 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.377      ; 1.872      ;
; 1.331 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.375      ; 1.912      ;
; 1.331 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.375      ; 1.912      ;
; 1.331 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.375      ; 1.912      ;
; 1.333 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.373      ; 1.912      ;
; 1.397 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.501      ; 2.084      ;
; 1.398 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.501      ; 2.085      ;
; 1.461 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.726      ;
; 1.510 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.799      ; 2.515      ;
; 1.510 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.799      ; 2.515      ;
; 1.555 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.505      ; 2.246      ;
; 1.556 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.505      ; 2.247      ;
; 1.585 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.373      ; 2.164      ;
; 1.602 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.326     ; 1.462      ;
; 1.603 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.501      ; 2.290      ;
; 1.604 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.501      ; 2.291      ;
; 1.635 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.373      ; 2.214      ;
; 1.646 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.799      ; 2.651      ;
; 1.646 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.799      ; 2.651      ;
; 1.768 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.799      ; 2.773      ;
; 1.768 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.799      ; 2.773      ;
; 1.833 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.326     ; 1.693      ;
; 1.836 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.326     ; 1.696      ;
; 1.837 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.326     ; 1.697      ;
; 1.850 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.330     ; 1.706      ;
; 1.851 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.326     ; 1.711      ;
; 1.852 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.326     ; 1.712      ;
; 1.853 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.326     ; 1.713      ;
; 1.854 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.326     ; 1.714      ;
; 1.858 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.326     ; 1.718      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk_50'                                                                                                                                                             ;
+-------+-----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                              ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.402 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[1]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[0]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.674      ;
; 0.432 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.699      ;
; 0.434 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[1]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.701      ;
; 0.436 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.703      ;
; 0.444 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[0]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.711      ;
; 0.563 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.830      ;
; 0.645 ; CIC_SRAM_controller_UART:inst|clk_25                ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 3.102      ; 4.195      ;
; 0.652 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.919      ;
; 0.715 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 0.982      ;
; 0.739 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[0]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.081      ; 1.006      ;
; 0.757 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[7]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.230      ;
; 0.757 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[3]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.230      ;
; 0.757 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[2]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.230      ;
; 0.773 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[17]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.246      ;
; 0.774 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.247      ;
; 0.781 ; Sram_CIC_3:inst1|clk_int                            ; Sram_CIC_3:inst1|clk_int             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 3.102      ; 4.331      ;
; 0.816 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.289      ;
; 0.825 ; Sram_CIC_3:inst1|add_count[7]                       ; sram:inst3|SRAM_ADDR[7]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.218      ; 1.259      ;
; 0.827 ; Sram_CIC_3:inst1|add_count[2]                       ; sram:inst3|SRAM_ADDR[2]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.218      ; 1.261      ;
; 0.833 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[19]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.251      ; 1.300      ;
; 0.835 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[1]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.256      ; 1.307      ;
; 0.845 ; Sram_CIC_3:inst1|add_count[3]                       ; sram:inst3|SRAM_ADDR[3]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.218      ; 1.279      ;
; 0.881 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.355      ;
; 0.884 ; CIC_SRAM_controller_UART:inst|count_mem[4]          ; sram:inst3|SRAM_ADDR[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.358      ;
; 0.890 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[18]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.260      ; 1.366      ;
; 0.901 ; Sram_CIC_3:inst1|add_count[12]                      ; sram:inst3|SRAM_ADDR[12]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.218      ; 1.335      ;
; 0.912 ; Sram_CIC_3:inst1|add_count[18]                      ; sram:inst3|SRAM_ADDR[18]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.218      ; 1.346      ;
; 0.916 ; CIC_SRAM_controller_UART:inst|count_mem[6]          ; sram:inst3|SRAM_ADDR[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.389      ;
; 0.936 ; Sram_CIC_3:inst1|add_count[6]                       ; sram:inst3|SRAM_ADDR[6]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.218      ; 1.370      ;
; 0.952 ; CIC_SRAM_controller_UART:inst|count_mem[14]         ; sram:inst3|SRAM_ADDR[14]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.261      ; 1.429      ;
; 0.959 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[12]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.260      ; 1.435      ;
; 0.966 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[16]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.259      ; 1.441      ;
; 0.966 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[0]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.259      ; 1.441      ;
; 0.967 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[9]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.440      ;
; 0.968 ; Sram_CIC_3:inst1|add_count[17]                      ; sram:inst3|SRAM_ADDR[17]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.219      ; 1.403      ;
; 0.968 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[14]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.259      ; 1.443      ;
; 0.997 ; Sram_CIC_3:inst1|add_count[10]                      ; sram:inst3|SRAM_ADDR[10]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.210      ; 1.423      ;
; 1.000 ; Sram_CIC_3:inst1|add_count[1]                       ; sram:inst3|SRAM_ADDR[1]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.218      ; 1.434      ;
; 1.000 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[9]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.474      ;
; 1.021 ; Sram_CIC_3:inst1|add_count[13]                      ; sram:inst3|SRAM_ADDR[13]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.210      ; 1.447      ;
; 1.021 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[17]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.495      ;
; 1.031 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[12]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.260      ; 1.507      ;
; 1.037 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[10]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.252      ; 1.505      ;
; 1.044 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|S_ACTION                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.518      ;
; 1.049 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[2]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.523      ;
; 1.049 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.523      ;
; 1.050 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[3]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.523      ;
; 1.050 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.523      ;
; 1.051 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[7]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.524      ;
; 1.051 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[2]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.524      ;
; 1.053 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[0]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.527      ;
; 1.054 ; Sram_CIC_3:inst1|add_count[4]                       ; sram:inst3|SRAM_ADDR[4]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.219      ; 1.489      ;
; 1.060 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[13]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.252      ; 1.528      ;
; 1.066 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[6]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.216      ; 1.498      ;
; 1.066 ; CIC_SRAM_controller_UART:inst|count_mem[12]         ; sram:inst3|SRAM_ADDR[12]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.261      ; 1.543      ;
; 1.074 ; CIC_SRAM_controller_UART:inst|count_mem[5]          ; sram:inst3|SRAM_ADDR[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.256      ; 1.546      ;
; 1.077 ; Sram_CIC_3:inst1|add_count[9]                       ; sram:inst3|SRAM_ADDR[9]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.219      ; 1.512      ;
; 1.084 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[8]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.251      ; 1.551      ;
; 1.084 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.251      ; 1.551      ;
; 1.085 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[15]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.251      ; 1.552      ;
; 1.100 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[17]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.574      ;
; 1.104 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[10]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.252      ; 1.572      ;
; 1.109 ; Sram_CIC_3:inst1|add_count[11]                      ; sram:inst3|SRAM_ADDR[11]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.210      ; 1.535      ;
; 1.111 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[18]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.260      ; 1.587      ;
; 1.117 ; Sram_CIC_3:inst1|add_count[14]                      ; sram:inst3|SRAM_ADDR[14]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.218      ; 1.551      ;
; 1.120 ; Sram_CIC_3:inst1|add_count[0]                       ; sram:inst3|SRAM_ADDR[0]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.218      ; 1.554      ;
; 1.133 ; Sram_CIC_3:inst1|add_count[8]                       ; sram:inst3|SRAM_ADDR[8]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.213      ; 1.562      ;
; 1.162 ; CIC_SRAM_controller_UART:inst|count_mem[18]         ; sram:inst3|SRAM_ADDR[18]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.261      ; 1.639      ;
; 1.168 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[9]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.642      ;
; 1.178 ; Sram_CIC_3:inst1|add_count[16]                      ; sram:inst3|SRAM_ADDR[16]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.218      ; 1.612      ;
; 1.186 ; CIC_SRAM_controller_UART:inst|count_mem[11]         ; sram:inst3|SRAM_ADDR[11]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.657      ;
; 1.189 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[16]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.262      ; 1.667      ;
; 1.189 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[0]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.262      ; 1.667      ;
; 1.190 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[14]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.262      ; 1.668      ;
; 1.195 ; Sram_CIC_3:inst1|data_reg[3]                        ; sram:inst3|SRAM_DQ[3]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.224      ; 1.635      ;
; 1.197 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int                ; divisor:inst2|clk_int                ; Clk_50      ; 0.000        ; 3.076      ; 4.721      ;
; 1.204 ; CIC_SRAM_controller_UART:inst|count_mem[16]         ; sram:inst3|SRAM_ADDR[16]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.263      ; 1.683      ;
; 1.217 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[1]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.260      ; 1.693      ;
; 1.218 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|S_ACTION                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.260      ; 1.694      ;
; 1.218 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[6]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.260      ; 1.694      ;
; 1.218 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[8]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.260      ; 1.694      ;
; 1.218 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_DQ[2]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.692      ;
; 1.219 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[3]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.260      ; 1.695      ;
; 1.219 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[13]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.260      ; 1.695      ;
; 1.219 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[14]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.260      ; 1.695      ;
; 1.220 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[4]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.260      ; 1.696      ;
; 1.220 ; CIC_SRAM_controller_UART:inst|clk_25                ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; -0.500       ; 3.102      ; 4.270      ;
; 1.221 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[7]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.260      ; 1.697      ;
; 1.221 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[12]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.260      ; 1.697      ;
; 1.221 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_DQ[0]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.695      ;
; 1.222 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[0]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.260      ; 1.698      ;
; 1.222 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[5]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.260      ; 1.698      ;
; 1.222 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[15]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.260      ; 1.698      ;
; 1.223 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[2]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.260      ; 1.699      ;
; 1.223 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[11]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.260      ; 1.699      ;
; 1.225 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[12]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.259      ; 1.700      ;
; 1.232 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.256      ; 1.704      ;
; 1.240 ; CIC_SRAM_controller_UART:inst|count_mem[17]         ; sram:inst3|SRAM_ADDR[17]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.261      ; 1.717      ;
+-------+-----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Sram_CIC_3:inst1|clk_int'                                                                                                                               ;
+-------+---------------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.402 ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sram_CIC_3:inst1|state.idle           ; Sram_CIC_3:inst1|state.idle           ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sram_CIC_3:inst1|state.fin            ; Sram_CIC_3:inst1|state.fin            ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.443 ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 0.709      ;
; 0.656 ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 0.924      ;
; 0.660 ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 0.926      ;
; 0.661 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 0.927      ;
; 0.844 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.110      ;
; 0.974 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.240      ;
; 0.975 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.241      ;
; 0.977 ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.243      ;
; 0.980 ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.249      ;
; 0.984 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.250      ;
; 0.985 ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.251      ;
; 0.985 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.251      ;
; 0.985 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.251      ;
; 0.985 ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.254      ;
; 0.987 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.253      ;
; 0.988 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.254      ;
; 0.989 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.255      ;
; 0.990 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.256      ;
; 0.990 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.256      ;
; 0.992 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.258      ;
; 0.993 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.259      ;
; 1.028 ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.081      ; 1.295      ;
; 1.034 ; Sram_CIC_3:inst1|state.escritura      ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.299      ;
; 1.092 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.361      ;
; 1.095 ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.361      ;
; 1.095 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.361      ;
; 1.096 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.362      ;
; 1.096 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.362      ;
; 1.096 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.362      ;
; 1.096 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.362      ;
; 1.096 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.362      ;
; 1.097 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.366      ;
; 1.100 ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.366      ;
; 1.100 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.366      ;
; 1.101 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.367      ;
; 1.101 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.367      ;
; 1.101 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.367      ;
; 1.101 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.367      ;
; 1.106 ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.375      ;
; 1.107 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.376      ;
; 1.111 ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.377      ;
; 1.111 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.377      ;
; 1.111 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.377      ;
; 1.111 ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.380      ;
; 1.112 ; Sram_CIC_3:inst1|state.escritura      ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.377      ;
; 1.112 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.381      ;
; 1.113 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.379      ;
; 1.114 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.380      ;
; 1.116 ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.382      ;
; 1.116 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.382      ;
; 1.118 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.384      ;
; 1.119 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.385      ;
; 1.144 ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.077      ; 1.407      ;
; 1.154 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.420      ;
; 1.159 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.425      ;
; 1.218 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.487      ;
; 1.219 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.488      ;
; 1.221 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.487      ;
; 1.222 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.488      ;
; 1.222 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.488      ;
; 1.222 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.488      ;
; 1.222 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.488      ;
; 1.223 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.492      ;
; 1.224 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.493      ;
; 1.226 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.492      ;
; 1.227 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.493      ;
; 1.227 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.493      ;
; 1.227 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.493      ;
; 1.232 ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.501      ;
; 1.233 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.502      ;
; 1.234 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.503      ;
; 1.237 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.503      ;
; 1.237 ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.506      ;
; 1.238 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.507      ;
; 1.239 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.505      ;
; 1.239 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.508      ;
; 1.240 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.506      ;
; 1.242 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.508      ;
; 1.245 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.511      ;
+-------+---------------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_TX:inst6|o_TX_Active                                            ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; UART_TX:inst6|o_TX_Serial                                            ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_Bit_Index[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.674      ;
; 0.465 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[9]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.731      ;
; 0.578 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.845      ;
; 0.637 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.903      ;
; 0.637 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.903      ;
; 0.643 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.909      ;
; 0.645 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.911      ;
; 0.649 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.915      ;
; 0.655 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.921      ;
; 0.660 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.927      ;
; 0.664 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.930      ;
; 0.664 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.931      ;
; 0.666 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.932      ;
; 0.666 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.932      ;
; 0.667 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[7]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.933      ;
; 0.696 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.963      ;
; 0.727 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.994      ;
; 0.742 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|r_TX_Done                                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.009      ;
; 0.752 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int ; 0.000        ; -0.015     ; 0.943      ;
; 0.756 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int ; 0.000        ; -0.015     ; 0.947      ;
; 0.757 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.024      ;
; 0.801 ; sram:inst3|DATA_OUT[1]                                               ; UART_TX:inst6|r_TX_Data[1]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.159     ; 0.858      ;
; 0.821 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.087      ;
; 0.830 ; sram:inst3|DATA_OUT[5]                                               ; UART_TX:inst6|r_TX_Data[5]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.158     ; 0.888      ;
; 0.840 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.083      ; 1.109      ;
; 0.851 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.118      ;
; 0.852 ; sram:inst3|DATA_OUT[2]                                               ; UART_TX:inst6|r_TX_Data[2]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.158     ; 0.910      ;
; 0.879 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.078      ; 1.143      ;
; 0.923 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.190      ;
; 0.924 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.191      ;
; 0.927 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.194      ;
; 0.953 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.220      ;
; 0.954 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.220      ;
; 0.961 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.227      ;
; 0.962 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.228      ;
; 0.963 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.229      ;
; 0.964 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.230      ;
; 0.968 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.234      ;
; 0.969 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.235      ;
; 0.972 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.239      ;
; 0.976 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.000        ; 2.830      ; 4.244      ;
; 0.981 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.247      ;
; 0.984 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.250      ;
; 0.993 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[9]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.259      ;
; 0.999 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.266      ;
; 1.001 ; sram:inst3|DATA_OUT[3]                                               ; UART_TX:inst6|r_TX_Data[3]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.158     ; 1.059      ;
; 1.008 ; sram:inst3|DATA_OUT[7]                                               ; UART_TX:inst6|r_TX_Data[7]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.159     ; 1.065      ;
; 1.013 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.000        ; 2.831      ; 4.282      ;
; 1.023 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.289      ;
; 1.024 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.290      ;
; 1.033 ; sram:inst3|DATA_OUT[6]                                               ; UART_TX:inst6|r_TX_Data[6]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.158     ; 1.091      ;
; 1.033 ; sram:inst3|DATA_OUT[4]                                               ; UART_TX:inst6|r_TX_Data[4]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.158     ; 1.091      ;
; 1.038 ; sram:inst3|DATA_OUT[0]                                               ; UART_TX:inst6|r_TX_Data[0]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.158     ; 1.096      ;
; 1.046 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.312      ;
; 1.046 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[9]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.312      ;
; 1.046 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[7]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.312      ;
; 1.046 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.312      ;
; 1.046 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.312      ;
; 1.046 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.312      ;
; 1.046 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.312      ;
; 1.046 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.312      ;
; 1.046 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.312      ;
; 1.046 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.312      ;
; 1.049 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.316      ;
; 1.049 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.316      ;
; 1.059 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.326      ;
; 1.059 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.326      ;
; 1.075 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.341      ;
; 1.078 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.345      ;
; 1.078 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.083      ; 1.347      ;
; 1.080 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.346      ;
; 1.081 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.348      ;
; 1.082 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.349      ;
; 1.082 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_TX_Done                                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.349      ;
; 1.082 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.348      ;
; 1.083 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.350      ;
; 1.083 ; UART_TX:inst6|r_TX_Data[3]                                           ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.349      ;
; 1.083 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[7]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.349      ;
; 1.087 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.353      ;
; 1.088 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.354      ;
; 1.089 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.355      ;
; 1.090 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.356      ;
; 1.094 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.360      ;
; 1.095 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.361      ;
; 1.099 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.083      ; 1.368      ;
; 1.102 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[7]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.368      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Pix_clk'                                                                                                                                             ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.502 ; Capture_Input_Controller:inst4|pix_count_int[20] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.731      ;
; 0.692 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.921      ;
; 0.698 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.927      ;
; 0.701 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.930      ;
; 0.703 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.932      ;
; 0.704 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.933      ;
; 0.704 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.933      ;
; 0.704 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.933      ;
; 0.705 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.934      ;
; 0.708 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.937      ;
; 0.708 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.937      ;
; 0.713 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.942      ;
; 0.714 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.943      ;
; 0.714 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.943      ;
; 0.719 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.948      ;
; 0.720 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.949      ;
; 0.721 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.950      ;
; 0.847 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 1.076      ;
; 0.854 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 1.083      ;
; 0.865 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.136      ; 1.187      ;
; 0.878 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 1.107      ;
; 0.889 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.184      ; 1.259      ;
; 0.891 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.184      ; 1.261      ;
; 0.995 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.184      ; 1.365      ;
; 0.999 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.054      ; 1.239      ;
; 1.009 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.054      ; 1.249      ;
; 1.010 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.054      ; 1.250      ;
; 1.010 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.184      ; 1.380      ;
; 1.011 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.247      ;
; 1.012 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.184      ; 1.382      ;
; 1.014 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.054      ; 1.254      ;
; 1.015 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.054      ; 1.255      ;
; 1.015 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.184      ; 1.385      ;
; 1.016 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.093      ; 1.295      ;
; 1.017 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.184      ; 1.387      ;
; 1.019 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.054      ; 1.259      ;
; 1.024 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.054      ; 1.264      ;
; 1.024 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.260      ;
; 1.024 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.260      ;
; 1.025 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.261      ;
; 1.028 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.264      ;
; 1.029 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.054      ; 1.269      ;
; 1.029 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.265      ;
; 1.029 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.265      ;
; 1.029 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.265      ;
; 1.030 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.054      ; 1.270      ;
; 1.030 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.184      ; 1.400      ;
; 1.030 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.266      ;
; 1.034 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.054      ; 1.274      ;
; 1.035 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.054      ; 1.275      ;
; 1.037 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.054      ; 1.277      ;
; 1.042 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.054      ; 1.282      ;
; 1.116 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.184      ; 1.486      ;
; 1.120 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.054      ; 1.360      ;
; 1.121 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.184      ; 1.491      ;
; 1.130 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.054      ; 1.370      ;
; 1.131 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.054      ; 1.371      ;
; 1.132 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.368      ;
; 1.135 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.054      ; 1.375      ;
; 1.136 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.054      ; 1.376      ;
; 1.136 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.054      ; 1.376      ;
; 1.136 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.184      ; 1.506      ;
; 1.137 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.184      ; 1.507      ;
; 1.137 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.373      ;
; 1.138 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.184      ; 1.508      ;
; 1.141 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.054      ; 1.381      ;
; 1.141 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.184      ; 1.511      ;
; 1.143 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.184      ; 1.513      ;
; 1.145 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.054      ; 1.385      ;
; 1.150 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.054      ; 1.390      ;
; 1.150 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.386      ;
; 1.150 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.386      ;
; 1.150 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.386      ;
; 1.151 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.184      ; 1.521      ;
; 1.151 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.387      ;
; 1.155 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.054      ; 1.395      ;
; 1.155 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.391      ;
; 1.156 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.054      ; 1.396      ;
; 1.156 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.184      ; 1.526      ;
; 1.156 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.392      ;
; 1.161 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.054      ; 1.401      ;
; 1.163 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.054      ; 1.403      ;
; 1.164 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.184      ; 1.534      ;
; 1.164 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.400      ;
; 1.167 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.403      ;
; 1.168 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.054      ; 1.408      ;
; 1.172 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.408      ;
; 1.178 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.136      ; 1.500      ;
; 1.183 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.136      ; 1.505      ;
; 1.188 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.424      ;
; 1.242 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.184      ; 1.612      ;
; 1.247 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.184      ; 1.617      ;
; 1.256 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.054      ; 1.496      ;
; 1.257 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.054      ; 1.497      ;
; 1.257 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.184      ; 1.627      ;
; 1.258 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.184      ; 1.628      ;
; 1.258 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.050      ; 1.494      ;
; 1.261 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.054      ; 1.501      ;
; 1.262 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.054      ; 1.502      ;
; 1.262 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.054      ; 1.502      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                                      ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock                         ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; -1.644 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.097     ; 2.545      ;
; -1.644 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.097     ; 2.545      ;
; -1.644 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.097     ; 2.545      ;
; -1.644 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.097     ; 2.545      ;
; -1.644 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.097     ; 2.545      ;
; -1.644 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.097     ; 2.545      ;
; -1.644 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.097     ; 2.545      ;
; -1.644 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.097     ; 2.545      ;
; -1.644 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.097     ; 2.545      ;
; -1.388 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura      ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.095     ; 2.291      ;
; -1.382 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.097     ; 2.283      ;
; -1.337 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.100     ; 2.235      ;
; -1.337 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.100     ; 2.235      ;
; -1.337 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.100     ; 2.235      ;
; -1.337 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.100     ; 2.235      ;
; -1.337 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.100     ; 2.235      ;
; -1.337 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.100     ; 2.235      ;
; -1.337 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.100     ; 2.235      ;
; -1.337 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.100     ; 2.235      ;
; -1.337 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.100     ; 2.235      ;
; -1.337 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.100     ; 2.235      ;
; -1.310 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle           ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.097     ; 2.211      ;
; -1.310 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.097     ; 2.211      ;
; -1.310 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin            ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.097     ; 2.211      ;
; -1.310 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.097     ; 2.211      ;
; -1.310 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.097     ; 2.211      ;
; -1.310 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.097     ; 2.211      ;
; -1.310 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.097     ; 2.211      ;
; -1.310 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.097     ; 2.211      ;
; -1.310 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.097     ; 2.211      ;
; -1.310 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.097     ; 2.211      ;
; -1.310 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.097     ; 2.211      ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Pix_clk'                                                                                                                                                                     ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.389 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.291      ;
; -1.389 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.291      ;
; -1.389 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.291      ;
; -1.389 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.291      ;
; -1.389 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.291      ;
; -1.389 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.291      ;
; -1.389 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.291      ;
; -1.389 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.291      ;
; -1.389 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.291      ;
; -1.389 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.414      ; 2.291      ;
; -1.103 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.348      ; 1.939      ;
; -1.103 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.348      ; 1.939      ;
; -1.103 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.348      ; 1.939      ;
; -1.103 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.348      ; 1.939      ;
; -1.103 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.348      ; 1.939      ;
; -1.103 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.348      ; 1.939      ;
; -1.103 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.348      ; 1.939      ;
; -1.103 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.348      ; 1.939      ;
; -1.103 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.348      ; 1.939      ;
; -1.103 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.348      ; 1.939      ;
; -0.959 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.328      ; 1.775      ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.971 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.373     ; 1.596      ;
; -0.971 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.373     ; 1.596      ;
; -0.971 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.373     ; 1.596      ;
; -0.817 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 1.440      ;
; -0.817 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 1.440      ;
; -0.817 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 1.440      ;
; -0.817 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 1.440      ;
; -0.817 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 1.440      ;
; -0.817 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 1.440      ;
; -0.817 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 1.440      ;
; -0.817 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 1.440      ;
; -0.817 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 1.440      ;
; -0.817 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 1.440      ;
; -0.817 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 1.440      ;
; -0.817 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.375     ; 1.440      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -0.918 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.087      ; 2.003      ;
; -0.918 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.087      ; 2.003      ;
; -0.918 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.087      ; 2.003      ;
; -0.918 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.087      ; 2.003      ;
; -0.812 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.091      ; 1.901      ;
; -0.812 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.091      ; 1.901      ;
; -0.812 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.091      ; 1.901      ;
; -0.812 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.091      ; 1.901      ;
; -0.812 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.091      ; 1.901      ;
; -0.812 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.091      ; 1.901      ;
; -0.812 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.091      ; 1.901      ;
; -0.812 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.091      ; 1.901      ;
; -0.812 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.091      ; 1.901      ;
; -0.812 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.091      ; 1.901      ;
; -0.812 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.091      ; 1.901      ;
; -0.731 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.818      ;
; -0.731 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.818      ;
; -0.731 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.818      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Clk_50'                                                                                                                                           ;
+--------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                   ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -0.877 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_LB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.012      ; 1.877      ;
; -0.877 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.012      ; 1.877      ;
; -0.687 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_UB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 1.682      ;
; -0.687 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[0]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 1.682      ;
; -0.687 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[1]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 1.682      ;
; -0.687 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[2]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 1.682      ;
; -0.687 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[3]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 1.682      ;
; -0.687 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[4]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 1.682      ;
; -0.687 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[5]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 1.682      ;
; -0.687 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[6]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 1.682      ;
; -0.687 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[7]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 1.682      ;
; -0.687 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[8]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 1.682      ;
; -0.687 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[11]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 1.682      ;
; -0.687 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[12]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 1.682      ;
; -0.687 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[13]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 1.682      ;
; -0.687 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[14]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 1.682      ;
; -0.687 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[15]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 1.682      ;
; -0.603 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 1.596      ;
+--------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Clk_50'                                                                                                                                           ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                   ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.987 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.256      ; 1.459      ;
; 1.057 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_UB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.531      ;
; 1.057 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[0]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.531      ;
; 1.057 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[1]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.531      ;
; 1.057 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[2]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.531      ;
; 1.057 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[3]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.531      ;
; 1.057 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[4]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.531      ;
; 1.057 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[5]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.531      ;
; 1.057 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[6]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.531      ;
; 1.057 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[7]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.531      ;
; 1.057 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[8]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.531      ;
; 1.057 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[11]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.531      ;
; 1.057 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[12]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.531      ;
; 1.057 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[13]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.531      ;
; 1.057 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[14]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.531      ;
; 1.057 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[15]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.531      ;
; 1.256 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_LB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.263      ; 1.735      ;
; 1.256 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.263      ; 1.735      ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 1.081 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.375      ; 1.662      ;
; 1.081 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.375      ; 1.662      ;
; 1.081 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.375      ; 1.662      ;
; 1.198 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.377      ; 1.781      ;
; 1.198 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.377      ; 1.781      ;
; 1.198 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.377      ; 1.781      ;
; 1.198 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.377      ; 1.781      ;
; 1.198 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.377      ; 1.781      ;
; 1.198 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.377      ; 1.781      ;
; 1.198 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.377      ; 1.781      ;
; 1.198 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.377      ; 1.781      ;
; 1.198 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.377      ; 1.781      ;
; 1.198 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.377      ; 1.781      ;
; 1.198 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.377      ; 1.781      ;
; 1.282 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.373      ; 1.861      ;
; 1.282 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.373      ; 1.861      ;
; 1.282 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.373      ; 1.861      ;
; 1.282 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.373      ; 1.861      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 1.185 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.302      ;
; 1.185 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.302      ;
; 1.185 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.302      ;
; 1.185 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.302      ;
; 1.185 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.302      ;
; 1.185 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.302      ;
; 1.185 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.302      ;
; 1.185 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.302      ;
; 1.185 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.302      ;
; 1.185 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.302      ;
; 1.185 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.302      ;
; 1.185 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.302      ;
; 1.358 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 1.477      ;
; 1.358 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 1.477      ;
; 1.358 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 1.477      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Pix_clk'                                                                                                                                                                     ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 1.321 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.597      ; 1.634      ;
; 1.471 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.618      ; 1.805      ;
; 1.471 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.618      ; 1.805      ;
; 1.471 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.618      ; 1.805      ;
; 1.471 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.618      ; 1.805      ;
; 1.471 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.618      ; 1.805      ;
; 1.471 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.618      ; 1.805      ;
; 1.471 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.618      ; 1.805      ;
; 1.471 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.618      ; 1.805      ;
; 1.471 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.618      ; 1.805      ;
; 1.471 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.618      ; 1.805      ;
; 1.737 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.686      ; 2.139      ;
; 1.737 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.686      ; 2.139      ;
; 1.737 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.686      ; 2.139      ;
; 1.737 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.686      ; 2.139      ;
; 1.737 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.686      ; 2.139      ;
; 1.737 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.686      ; 2.139      ;
; 1.737 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.686      ; 2.139      ;
; 1.737 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.686      ; 2.139      ;
; 1.737 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.686      ; 2.139      ;
; 1.737 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.686      ; 2.139      ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                                      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock                         ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; 1.689 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle           ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.181      ; 2.076      ;
; 1.689 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.181      ; 2.076      ;
; 1.689 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin            ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.181      ; 2.076      ;
; 1.689 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.181      ; 2.076      ;
; 1.689 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.181      ; 2.076      ;
; 1.689 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.181      ; 2.076      ;
; 1.689 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.181      ; 2.076      ;
; 1.689 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.181      ; 2.076      ;
; 1.689 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.181      ; 2.076      ;
; 1.689 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.181      ; 2.076      ;
; 1.689 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.181      ; 2.076      ;
; 1.710 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.177      ; 2.093      ;
; 1.710 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.177      ; 2.093      ;
; 1.710 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.177      ; 2.093      ;
; 1.710 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.177      ; 2.093      ;
; 1.710 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.177      ; 2.093      ;
; 1.710 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.177      ; 2.093      ;
; 1.710 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.177      ; 2.093      ;
; 1.710 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.177      ; 2.093      ;
; 1.710 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.177      ; 2.093      ;
; 1.710 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.177      ; 2.093      ;
; 1.747 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.181      ; 2.134      ;
; 1.751 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura      ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.182      ; 2.139      ;
; 2.017 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.180      ; 2.403      ;
; 2.017 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.180      ; 2.403      ;
; 2.017 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.180      ; 2.403      ;
; 2.017 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.180      ; 2.403      ;
; 2.017 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.180      ; 2.403      ;
; 2.017 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.180      ; 2.403      ;
; 2.017 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.180      ; 2.403      ;
; 2.017 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.180      ; 2.403      ;
; 2.017 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.180      ; 2.403      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                             ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; 222.67 MHz ; 222.67 MHz      ; CIC_SRAM_controller_UART:inst|clk_25                           ;                                                               ;
; 247.4 MHz  ; 247.4 MHz       ; Sram_CIC_3:inst1|clk_int                                       ;                                                               ;
; 266.88 MHz ; 266.88 MHz      ; divisor:inst2|clk_int                                          ;                                                               ;
; 359.71 MHz ; 250.0 MHz       ; Pix_clk                                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 372.16 MHz ; 372.16 MHz      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ;                                                               ;
; 434.03 MHz ; 434.03 MHz      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ;                                                               ;
; 493.1 MHz  ; 250.0 MHz       ; Clk_50                                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Sram_CIC_3:inst1|clk_int                                       ; -4.991 ; -241.024      ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; -3.491 ; -90.809       ;
; divisor:inst2|clk_int                                          ; -2.747 ; -48.335       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -2.205 ; -23.809       ;
; Pix_clk                                                        ; -1.948 ; -53.147       ;
; Clk_50                                                         ; -1.788 ; -77.040       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.687 ; -25.354       ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                      ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; 0.339 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.339 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.339 ; 0.000         ;
; divisor:inst2|clk_int                                          ; 0.353 ; 0.000         ;
; Clk_50                                                         ; 0.354 ; 0.000         ;
; Sram_CIC_3:inst1|clk_int                                       ; 0.354 ; 0.000         ;
; Pix_clk                                                        ; 0.452 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                   ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Sram_CIC_3:inst1|clk_int                                       ; -1.387 ; -37.664       ;
; Pix_clk                                                        ; -1.180 ; -21.792       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -0.793 ; -10.035       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -0.717 ; -11.441       ;
; Clk_50                                                         ; -0.682 ; -9.083        ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                   ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Clk_50                                                         ; 0.882 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.976 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 1.079 ; 0.000         ;
; Pix_clk                                                        ; 1.218 ; 0.000         ;
; Sram_CIC_3:inst1|clk_int                                       ; 1.555 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Clk_50                                                         ; -3.000 ; -92.950       ;
; Pix_clk                                                        ; -3.000 ; -40.265       ;
; Sram_CIC_3:inst1|clk_int                                       ; -1.285 ; -68.105       ;
; divisor:inst2|clk_int                                          ; -1.285 ; -51.400       ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; -1.285 ; -42.405       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -1.285 ; -30.840       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.285 ; -25.700       ;
+----------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Sram_CIC_3:inst1|clk_int'                                                                                                                          ;
+--------+--------------------------------------------------+----------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                          ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+----------------------------------+--------------+--------------------------+--------------+------------+------------+
; -4.991 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.541     ; 4.939      ;
; -4.991 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.541     ; 4.939      ;
; -4.991 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.541     ; 4.939      ;
; -4.991 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.541     ; 4.939      ;
; -4.943 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.527     ; 4.905      ;
; -4.943 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.527     ; 4.905      ;
; -4.943 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.527     ; 4.905      ;
; -4.943 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.527     ; 4.905      ;
; -4.904 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.543     ; 4.850      ;
; -4.904 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.543     ; 4.850      ;
; -4.904 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[12]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.543     ; 4.850      ;
; -4.904 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[14]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.543     ; 4.850      ;
; -4.904 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.543     ; 4.850      ;
; -4.892 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.541     ; 4.840      ;
; -4.892 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.541     ; 4.840      ;
; -4.892 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.541     ; 4.840      ;
; -4.892 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.541     ; 4.840      ;
; -4.880 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.541     ; 4.828      ;
; -4.880 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.541     ; 4.828      ;
; -4.880 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.541     ; 4.828      ;
; -4.880 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.541     ; 4.828      ;
; -4.872 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.541     ; 4.820      ;
; -4.872 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.541     ; 4.820      ;
; -4.872 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.541     ; 4.820      ;
; -4.872 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.541     ; 4.820      ;
; -4.856 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.529     ; 4.816      ;
; -4.856 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.529     ; 4.816      ;
; -4.856 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|pix_previo[12]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.529     ; 4.816      ;
; -4.856 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|pix_previo[14]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.529     ; 4.816      ;
; -4.856 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.529     ; 4.816      ;
; -4.805 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.543     ; 4.751      ;
; -4.805 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.543     ; 4.751      ;
; -4.805 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[12]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.543     ; 4.751      ;
; -4.805 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[14]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.543     ; 4.751      ;
; -4.805 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.543     ; 4.751      ;
; -4.793 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.543     ; 4.739      ;
; -4.793 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.543     ; 4.739      ;
; -4.793 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Sram_CIC_3:inst1|pix_previo[12]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.543     ; 4.739      ;
; -4.793 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Sram_CIC_3:inst1|pix_previo[14]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.543     ; 4.739      ;
; -4.793 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.543     ; 4.739      ;
; -4.787 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.541     ; 4.735      ;
; -4.787 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.541     ; 4.735      ;
; -4.787 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.541     ; 4.735      ;
; -4.787 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.541     ; 4.735      ;
; -4.785 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.543     ; 4.731      ;
; -4.785 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.543     ; 4.731      ;
; -4.785 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[12]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.543     ; 4.731      ;
; -4.785 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[14]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.543     ; 4.731      ;
; -4.785 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.543     ; 4.731      ;
; -4.770 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.541     ; 4.718      ;
; -4.770 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.541     ; 4.718      ;
; -4.770 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.541     ; 4.718      ;
; -4.770 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.541     ; 4.718      ;
; -4.753 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.600     ; 4.642      ;
; -4.753 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.600     ; 4.642      ;
; -4.753 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.600     ; 4.642      ;
; -4.753 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.600     ; 4.642      ;
; -4.705 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.541     ; 4.653      ;
; -4.705 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.541     ; 4.653      ;
; -4.705 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.541     ; 4.653      ;
; -4.705 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.541     ; 4.653      ;
; -4.700 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.543     ; 4.646      ;
; -4.700 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.543     ; 4.646      ;
; -4.700 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Sram_CIC_3:inst1|pix_previo[12]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.543     ; 4.646      ;
; -4.700 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Sram_CIC_3:inst1|pix_previo[14]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.543     ; 4.646      ;
; -4.700 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.543     ; 4.646      ;
; -4.688 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|state.escritura ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.540     ; 4.637      ;
; -4.685 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|add_count[1]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.544     ; 4.630      ;
; -4.685 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|add_count[2]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.544     ; 4.630      ;
; -4.685 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|add_count[3]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.544     ; 4.630      ;
; -4.685 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|add_count[4]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.544     ; 4.630      ;
; -4.685 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|add_count[5]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.544     ; 4.630      ;
; -4.685 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|add_count[6]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.544     ; 4.630      ;
; -4.685 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|add_count[7]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.544     ; 4.630      ;
; -4.685 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|add_count[8]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.544     ; 4.630      ;
; -4.685 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|add_count[9]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.544     ; 4.630      ;
; -4.685 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|add_count[17]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.544     ; 4.630      ;
; -4.683 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.543     ; 4.629      ;
; -4.683 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.543     ; 4.629      ;
; -4.683 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[12]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.543     ; 4.629      ;
; -4.683 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[14]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.543     ; 4.629      ;
; -4.683 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.543     ; 4.629      ;
; -4.666 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.602     ; 4.553      ;
; -4.666 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.602     ; 4.553      ;
; -4.666 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[12]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.602     ; 4.553      ;
; -4.666 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[14]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.602     ; 4.553      ;
; -4.666 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.602     ; 4.553      ;
; -4.645 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.541     ; 4.593      ;
; -4.645 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.541     ; 4.593      ;
; -4.645 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.541     ; 4.593      ;
; -4.645 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.541     ; 4.593      ;
; -4.643 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.600     ; 4.532      ;
; -4.643 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.600     ; 4.532      ;
; -4.643 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.600     ; 4.532      ;
; -4.643 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.600     ; 4.532      ;
; -4.643 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.600     ; 4.532      ;
; -4.643 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.600     ; 4.532      ;
; -4.643 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.600     ; 4.532      ;
; -4.643 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.600     ; 4.532      ;
; -4.640 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|state.escritura ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.526     ; 4.603      ;
+--------+--------------------------------------------------+----------------------------------+--------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CIC_SRAM_controller_UART:inst|clk_25'                                                                                                                                                        ;
+--------+---------------------------------------------+---------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -3.491 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.418      ;
; -3.490 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.417      ;
; -3.490 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.417      ;
; -3.461 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.387      ;
; -3.440 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.070     ; 4.369      ;
; -3.439 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.070     ; 4.368      ;
; -3.364 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.292      ;
; -3.358 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.286      ;
; -3.351 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.278      ;
; -3.350 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.277      ;
; -3.350 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.277      ;
; -3.321 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.247      ;
; -3.301 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.229      ;
; -3.300 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.228      ;
; -3.300 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.228      ;
; -3.300 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.070     ; 4.229      ;
; -3.299 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.227      ;
; -3.299 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.070     ; 4.228      ;
; -3.298 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.226      ;
; -3.296 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.224      ;
; -3.296 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.224      ;
; -3.260 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.186      ;
; -3.260 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.188      ;
; -3.259 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.185      ;
; -3.259 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.185      ;
; -3.256 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.182      ;
; -3.255 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.181      ;
; -3.255 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.181      ;
; -3.254 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.182      ;
; -3.254 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.182      ;
; -3.253 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.181      ;
; -3.253 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.181      ;
; -3.230 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.155      ;
; -3.226 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.151      ;
; -3.224 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.151      ;
; -3.209 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.137      ;
; -3.208 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.136      ;
; -3.205 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.133      ;
; -3.204 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.132      ;
; -3.203 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.069     ; 4.133      ;
; -3.202 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.069     ; 4.132      ;
; -3.197 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.125      ;
; -3.196 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.124      ;
; -3.196 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.124      ;
; -3.195 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.123      ;
; -3.194 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.122      ;
; -3.192 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.120      ;
; -3.192 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.120      ;
; -3.181 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.108      ;
; -3.181 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.108      ;
; -3.180 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.105      ;
; -3.179 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.104      ;
; -3.179 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.104      ;
; -3.165 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.092      ;
; -3.160 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.087      ;
; -3.159 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.086      ;
; -3.159 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.086      ;
; -3.159 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.086      ;
; -3.150 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.075     ; 4.074      ;
; -3.132 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.058      ;
; -3.131 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.057      ;
; -3.131 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.057      ;
; -3.130 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.056      ;
; -3.129 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.056      ;
; -3.128 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.055      ;
; -3.109 ; CIC_SRAM_controller_UART:inst|count_mem[2]  ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.469     ; 3.639      ;
; -3.109 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.070     ; 4.038      ;
; -3.108 ; CIC_SRAM_controller_UART:inst|count_mem[2]  ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.469     ; 3.638      ;
; -3.108 ; CIC_SRAM_controller_UART:inst|count_mem[2]  ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.469     ; 3.638      ;
; -3.108 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.035      ;
; -3.108 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.070     ; 4.037      ;
; -3.102 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.029      ;
; -3.102 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.029      ;
; -3.102 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.027      ;
; -3.101 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.028      ;
; -3.101 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.028      ;
; -3.100 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.027      ;
; -3.099 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.026      ;
; -3.097 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.024      ;
; -3.097 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 4.024      ;
; -3.094 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.070     ; 4.023      ;
; -3.088 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.070     ; 4.017      ;
; -3.081 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.009      ;
; -3.080 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.008      ;
; -3.079 ; CIC_SRAM_controller_UART:inst|count_mem[2]  ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.470     ; 3.608      ;
; -3.068 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; 0.310      ; 4.377      ;
; -3.061 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 3.989      ;
; -3.059 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 3.987      ;
; -3.058 ; CIC_SRAM_controller_UART:inst|count_mem[2]  ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.467     ; 3.590      ;
; -3.057 ; CIC_SRAM_controller_UART:inst|count_mem[2]  ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.467     ; 3.589      ;
; -3.057 ; CIC_SRAM_controller_UART:inst|count_mem[2]  ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.468     ; 3.588      ;
; -3.051 ; CIC_SRAM_controller_UART:inst|count_mem[2]  ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.468     ; 3.582      ;
; -3.045 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.972      ;
; -3.044 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.971      ;
; -3.044 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.971      ;
; -3.043 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.970      ;
; -3.043 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 3.969      ;
; -3.042 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.072     ; 3.969      ;
; -3.042 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 3.968      ;
; -3.042 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 3.968      ;
+--------+---------------------------------------------+---------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor:inst2|clk_int'                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                            ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -2.747 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 3.673      ;
; -2.731 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 3.657      ;
; -2.539 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 3.465      ;
; -2.513 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 3.439      ;
; -2.507 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 3.433      ;
; -2.474 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.074     ; 3.399      ;
; -2.437 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 3.363      ;
; -2.368 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 3.294      ;
; -2.070 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.996      ;
; -1.779 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.066     ; 2.712      ;
; -1.773 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.066     ; 2.706      ;
; -1.765 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.066     ; 2.698      ;
; -1.759 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.066     ; 2.692      ;
; -1.663 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.589      ;
; -1.631 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.066     ; 2.564      ;
; -1.617 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.066     ; 2.550      ;
; -1.521 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.068     ; 2.452      ;
; -1.515 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.068     ; 2.446      ;
; -1.495 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.068     ; 2.426      ;
; -1.495 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.066     ; 2.428      ;
; -1.489 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.068     ; 2.420      ;
; -1.481 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.066     ; 2.414      ;
; -1.467 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.393      ;
; -1.467 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.393      ;
; -1.467 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.393      ;
; -1.466 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.394      ;
; -1.466 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.394      ;
; -1.466 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.394      ;
; -1.466 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.394      ;
; -1.466 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.394      ;
; -1.466 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.394      ;
; -1.466 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.394      ;
; -1.466 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.394      ;
; -1.466 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.394      ;
; -1.466 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.394      ;
; -1.460 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.386      ;
; -1.460 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.386      ;
; -1.460 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.386      ;
; -1.460 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.388      ;
; -1.460 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.388      ;
; -1.460 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.388      ;
; -1.460 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.388      ;
; -1.460 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.388      ;
; -1.460 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.388      ;
; -1.460 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.388      ;
; -1.460 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.388      ;
; -1.460 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.388      ;
; -1.460 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.388      ;
; -1.436 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.066     ; 2.369      ;
; -1.430 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.066     ; 2.363      ;
; -1.430 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.066     ; 2.363      ;
; -1.427 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.074     ; 2.352      ;
; -1.422 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.066     ; 2.355      ;
; -1.417 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.344      ;
; -1.416 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.066     ; 2.349      ;
; -1.410 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.066     ; 2.343      ;
; -1.408 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.066     ; 2.341      ;
; -1.396 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.066     ; 2.329      ;
; -1.391 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.319      ;
; -1.390 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Bit_Index[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.066     ; 2.323      ;
; -1.390 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Bit_Index[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.066     ; 2.323      ;
; -1.385 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.313      ;
; -1.373 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.068     ; 2.304      ;
; -1.347 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.068     ; 2.278      ;
; -1.327 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.253      ;
; -1.318 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.246      ;
; -1.318 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.246      ;
; -1.318 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.246      ;
; -1.318 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.246      ;
; -1.318 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.246      ;
; -1.318 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.246      ;
; -1.318 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.246      ;
; -1.318 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.246      ;
; -1.318 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.246      ;
; -1.318 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.246      ;
; -1.288 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.066     ; 2.221      ;
; -1.274 ; UART_TX:inst6|r_TX_Data[5]                                           ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.201      ;
; -1.243 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.171      ;
; -1.240 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Bit_Index[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.066     ; 2.173      ;
; -1.237 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.068     ; 2.168      ;
; -1.233 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.159      ;
; -1.233 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.159      ;
; -1.211 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.068     ; 2.142      ;
; -1.182 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.110      ;
; -1.182 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.110      ;
; -1.182 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.110      ;
; -1.182 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.110      ;
; -1.182 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.110      ;
; -1.182 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.110      ;
; -1.182 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.110      ;
; -1.182 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.110      ;
; -1.182 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.110      ;
; -1.182 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.110      ;
; -1.172 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.068     ; 2.103      ;
; -1.164 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.068     ; 2.095      ;
; -1.152 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.068     ; 2.083      ;
; -1.152 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.066     ; 2.085      ;
; -1.146 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.068     ; 2.077      ;
; -1.146 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.073      ;
; -1.138 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.068     ; 2.069      ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                             ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -2.205 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 2.860      ;
; -2.205 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 2.860      ;
; -2.205 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 2.860      ;
; -2.205 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 2.860      ;
; -2.205 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 2.860      ;
; -2.159 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.340     ; 2.818      ;
; -2.159 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.340     ; 2.818      ;
; -2.159 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.340     ; 2.818      ;
; -2.159 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.340     ; 2.818      ;
; -2.159 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.340     ; 2.818      ;
; -2.007 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 2.662      ;
; -2.007 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 2.662      ;
; -2.007 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 2.662      ;
; -2.007 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 2.662      ;
; -2.007 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 2.662      ;
; -1.956 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.340     ; 2.615      ;
; -1.956 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.340     ; 2.615      ;
; -1.956 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.340     ; 2.615      ;
; -1.956 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.340     ; 2.615      ;
; -1.956 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.340     ; 2.615      ;
; -1.855 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 2.510      ;
; -1.855 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 2.510      ;
; -1.855 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 2.510      ;
; -1.855 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 2.510      ;
; -1.855 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 2.510      ;
; -1.770 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 2.425      ;
; -1.770 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 2.425      ;
; -1.770 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 2.425      ;
; -1.770 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 2.425      ;
; -1.770 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 2.425      ;
; -1.761 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 2.416      ;
; -1.761 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 2.416      ;
; -1.761 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 2.416      ;
; -1.761 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 2.416      ;
; -1.761 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 2.416      ;
; -1.760 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.348     ; 2.411      ;
; -1.746 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.342     ; 2.403      ;
; -1.746 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.342     ; 2.403      ;
; -1.746 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.342     ; 2.403      ;
; -1.746 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.342     ; 2.403      ;
; -1.746 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.342     ; 2.403      ;
; -1.743 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.346     ; 2.396      ;
; -1.723 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.348     ; 2.374      ;
; -1.714 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 2.369      ;
; -1.713 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.342     ; 2.370      ;
; -1.693 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 2.348      ;
; -1.622 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.035      ; 2.656      ;
; -1.577 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.346     ; 2.230      ;
; -1.576 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.039      ; 2.614      ;
; -1.562 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.348     ; 2.213      ;
; -1.557 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.348     ; 2.208      ;
; -1.461 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.340     ; 2.120      ;
; -1.461 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.340     ; 2.120      ;
; -1.461 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.340     ; 2.120      ;
; -1.461 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.340     ; 2.120      ;
; -1.461 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.340     ; 2.120      ;
; -1.444 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.346     ; 2.097      ;
; -1.424 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.348     ; 2.075      ;
; -1.424 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.035      ; 2.458      ;
; -1.410 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.348     ; 2.061      ;
; -1.347 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.346     ; 2.000      ;
; -1.327 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.348     ; 1.978      ;
; -1.325 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.346     ; 1.978      ;
; -1.310 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.346     ; 1.963      ;
; -1.310 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.346     ; 1.963      ;
; -1.310 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.346     ; 1.963      ;
; -1.305 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.348     ; 1.956      ;
; -1.305 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.348     ; 1.956      ;
; -1.304 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 2.234      ;
; -1.304 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 2.234      ;
; -1.304 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 2.234      ;
; -1.304 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 2.234      ;
; -1.304 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 2.234      ;
; -1.288 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.348     ; 1.939      ;
; -1.272 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.035      ; 2.306      ;
; -1.245 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 1.900      ;
; -1.231 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 2.161      ;
; -1.231 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 2.161      ;
; -1.231 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 2.161      ;
; -1.231 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 2.161      ;
; -1.231 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 2.161      ;
; -1.202 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 1.857      ;
; -1.170 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 1.825      ;
; -1.167 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.035      ; 2.201      ;
; -1.150 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.035      ; 2.184      ;
; -1.115 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.039      ; 2.153      ;
; -1.084 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.039      ; 2.122      ;
; -1.009 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.037      ; 2.045      ;
; -0.953 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 1.608      ;
; -0.932 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 1.858      ;
; -0.932 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 1.858      ;
; -0.932 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 1.858      ;
; -0.921 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 1.576      ;
; -0.885 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 1.540      ;
; -0.853 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 1.508      ;
; -0.791 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.719      ;
; -0.778 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 1.704      ;
; -0.773 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 1.699      ;
; -0.759 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.687      ;
; -0.737 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 1.663      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Pix_clk'                                                                                                                                                                         ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.948 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.395      ; 2.832      ;
; -1.948 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.395      ; 2.832      ;
; -1.948 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.395      ; 2.832      ;
; -1.948 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.395      ; 2.832      ;
; -1.948 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.395      ; 2.832      ;
; -1.948 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.395      ; 2.832      ;
; -1.948 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.395      ; 2.832      ;
; -1.948 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.395      ; 2.832      ;
; -1.948 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.395      ; 2.832      ;
; -1.948 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.395      ; 2.832      ;
; -1.922 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.353      ; 2.764      ;
; -1.922 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.353      ; 2.764      ;
; -1.922 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.353      ; 2.764      ;
; -1.922 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.353      ; 2.764      ;
; -1.922 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.353      ; 2.764      ;
; -1.922 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.353      ; 2.764      ;
; -1.922 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.353      ; 2.764      ;
; -1.922 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.353      ; 2.764      ;
; -1.780 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.033     ; 2.766      ;
; -1.742 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.624      ;
; -1.742 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.624      ;
; -1.742 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.624      ;
; -1.742 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.624      ;
; -1.742 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.624      ;
; -1.742 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.624      ;
; -1.742 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.624      ;
; -1.742 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.624      ;
; -1.742 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.624      ;
; -1.742 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.624      ;
; -1.727 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.609      ;
; -1.727 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.609      ;
; -1.727 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.609      ;
; -1.727 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.609      ;
; -1.727 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.609      ;
; -1.727 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.609      ;
; -1.727 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.609      ;
; -1.727 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.609      ;
; -1.727 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.609      ;
; -1.727 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.609      ;
; -1.716 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.351      ; 2.556      ;
; -1.716 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.351      ; 2.556      ;
; -1.716 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.351      ; 2.556      ;
; -1.716 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.351      ; 2.556      ;
; -1.716 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.351      ; 2.556      ;
; -1.716 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.351      ; 2.556      ;
; -1.716 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.351      ; 2.556      ;
; -1.716 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.351      ; 2.556      ;
; -1.701 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.351      ; 2.541      ;
; -1.701 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.351      ; 2.541      ;
; -1.701 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.351      ; 2.541      ;
; -1.701 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.351      ; 2.541      ;
; -1.701 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.351      ; 2.541      ;
; -1.701 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.351      ; 2.541      ;
; -1.701 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.351      ; 2.541      ;
; -1.701 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.351      ; 2.541      ;
; -1.697 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.338      ; 2.524      ;
; -1.697 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.338      ; 2.524      ;
; -1.697 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.338      ; 2.524      ;
; -1.697 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.338      ; 2.524      ;
; -1.697 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.338      ; 2.524      ;
; -1.697 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.338      ; 2.524      ;
; -1.697 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.338      ; 2.524      ;
; -1.697 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.338      ; 2.524      ;
; -1.697 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.338      ; 2.524      ;
; -1.697 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.338      ; 2.524      ;
; -1.664 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.033     ; 2.650      ;
; -1.635 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.033     ; 2.621      ;
; -1.618 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.500      ;
; -1.618 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.500      ;
; -1.618 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.500      ;
; -1.618 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.500      ;
; -1.618 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.500      ;
; -1.618 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.500      ;
; -1.618 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.500      ;
; -1.618 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.500      ;
; -1.618 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.500      ;
; -1.618 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.500      ;
; -1.592 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.351      ; 2.432      ;
; -1.592 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.351      ; 2.432      ;
; -1.592 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.351      ; 2.432      ;
; -1.592 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.351      ; 2.432      ;
; -1.592 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.351      ; 2.432      ;
; -1.592 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.351      ; 2.432      ;
; -1.592 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.351      ; 2.432      ;
; -1.592 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.351      ; 2.432      ;
; -1.553 ; Capture_Input_Controller:inst4|pix_count_int[1]     ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.047     ; 2.525      ;
; -1.548 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.033     ; 2.534      ;
; -1.541 ; Capture_Input_Controller:inst4|pix_count_int[2]     ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.047     ; 2.513      ;
; -1.540 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.351      ; 2.380      ;
; -1.540 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.351      ; 2.380      ;
; -1.540 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.351      ; 2.380      ;
; -1.540 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.351      ; 2.380      ;
; -1.540 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.351      ; 2.380      ;
; -1.540 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.351      ; 2.380      ;
; -1.540 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.351      ; 2.380      ;
; -1.540 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.351      ; 2.380      ;
; -1.519 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.033     ; 2.505      ;
; -1.512 ; Capture_Input_Controller:inst4|pix_count_int[2]     ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.047     ; 2.484      ;
; -1.491 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.336      ; 2.316      ;
; -1.491 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.336      ; 2.316      ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk_50'                                                                                                                                                   ;
+--------+-----------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                   ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.788 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[11]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.027      ; 2.804      ;
; -1.741 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[2]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 2.762      ;
; -1.738 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 2.758      ;
; -1.689 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[18]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 2.713      ;
; -1.658 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[7]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 2.679      ;
; -1.655 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[3]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 2.676      ;
; -1.640 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[13]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.027      ; 2.656      ;
; -1.637 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[12]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 2.661      ;
; -1.636 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[10]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.027      ; 2.652      ;
; -1.635 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[6]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 2.656      ;
; -1.631 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[11]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.027      ; 2.647      ;
; -1.595 ; CIC_SRAM_controller_UART:inst|count_mem[2]          ; sram:inst3|SRAM_ADDR[2]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.365     ; 2.219      ;
; -1.587 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[1]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 2.608      ;
; -1.581 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 2.601      ;
; -1.567 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[2]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 2.588      ;
; -1.532 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[18]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 2.556      ;
; -1.483 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[13]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.027      ; 2.499      ;
; -1.479 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[12]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 2.503      ;
; -1.479 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[10]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.027      ; 2.495      ;
; -1.456 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[3]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 2.477      ;
; -1.445 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[7]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 2.466      ;
; -1.441 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[6]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 2.462      ;
; -1.430 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[1]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 2.451      ;
; -1.399 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[0]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.029      ; 2.417      ;
; -1.399 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[3]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.029      ; 2.417      ;
; -1.399 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[2]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.029      ; 2.417      ;
; -1.399 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.029      ; 2.417      ;
; -1.399 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[5]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.029      ; 2.417      ;
; -1.399 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.029      ; 2.417      ;
; -1.392 ; CIC_SRAM_controller_UART:inst|count_mem[13]         ; sram:inst3|SRAM_ADDR[13]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.026      ; 2.407      ;
; -1.370 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[11]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.027      ; 2.386      ;
; -1.361 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[19]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.027      ; 2.377      ;
; -1.344 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[0]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.361      ;
; -1.344 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[3]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.361      ;
; -1.344 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[2]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.361      ;
; -1.344 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.361      ;
; -1.344 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[5]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.361      ;
; -1.344 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.028      ; 2.361      ;
; -1.343 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[9]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 2.364      ;
; -1.336 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[5]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.027      ; 2.352      ;
; -1.320 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 2.340      ;
; -1.306 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[2]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 2.327      ;
; -1.276 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int     ; divisor:inst2|clk_int                ; Clk_50      ; 0.500        ; 2.692      ; 4.670      ;
; -1.271 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[18]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 2.295      ;
; -1.230 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 2.257      ;
; -1.222 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[13]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.027      ; 2.238      ;
; -1.218 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[12]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 2.242      ;
; -1.218 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[10]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.027      ; 2.234      ;
; -1.204 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[19]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.027      ; 2.220      ;
; -1.195 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[3]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 2.216      ;
; -1.186 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[9]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 2.207      ;
; -1.185 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[0]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.029      ; 2.203      ;
; -1.185 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[3]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.029      ; 2.203      ;
; -1.185 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[2]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.029      ; 2.203      ;
; -1.185 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.029      ; 2.203      ;
; -1.185 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[5]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.029      ; 2.203      ;
; -1.185 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.029      ; 2.203      ;
; -1.180 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[6]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 2.201      ;
; -1.179 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[5]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.027      ; 2.195      ;
; -1.169 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[15]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.027      ; 2.185      ;
; -1.169 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[1]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 2.190      ;
; -1.167 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[8]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.027      ; 2.183      ;
; -1.156 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[17]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 2.177      ;
; -1.153 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[4]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 2.174      ;
; -1.150 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[0]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.172      ;
; -1.147 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[7]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 2.168      ;
; -1.133 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.388      ; 2.510      ;
; -1.133 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.388      ; 2.510      ;
; -1.133 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.388      ; 2.510      ;
; -1.133 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[11]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.388      ; 2.510      ;
; -1.126 ; CIC_SRAM_controller_UART:inst|count_mem[3]          ; sram:inst3|SRAM_ADDR[3]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 2.146      ;
; -1.122 ; CIC_SRAM_controller_UART:inst|count_mem[10]         ; sram:inst3|SRAM_ADDR[10]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.026      ; 2.137      ;
; -1.118 ; CIC_SRAM_controller_UART:inst|count_mem[1]          ; sram:inst3|SRAM_ADDR[1]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 2.138      ;
; -1.114 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[2]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.136      ;
; -1.114 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[5]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.136      ;
; -1.114 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[11]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.136      ;
; -1.113 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[0]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.135      ;
; -1.113 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[15]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.135      ;
; -1.112 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[4]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.134      ;
; -1.112 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[7]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.134      ;
; -1.112 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[12]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.134      ;
; -1.111 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[13]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.133      ;
; -1.110 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[3]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.132      ;
; -1.110 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[8]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.132      ;
; -1.110 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[14]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.132      ;
; -1.109 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|S_ACTION       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.131      ;
; -1.109 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[1]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.131      ;
; -1.109 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[6]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 2.131      ;
; -1.087 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[0]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.029      ; 2.105      ;
; -1.087 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[3]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.029      ; 2.105      ;
; -1.087 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[2]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.029      ; 2.105      ;
; -1.087 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.029      ; 2.105      ;
; -1.087 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[5]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.029      ; 2.105      ;
; -1.087 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.029      ; 2.105      ;
; -1.078 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.387      ; 2.454      ;
; -1.078 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.387      ; 2.454      ;
; -1.078 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.387      ; 2.454      ;
; -1.078 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[11]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.387      ; 2.454      ;
; -1.073 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 2.100      ;
; -1.059 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[14]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 2.083      ;
+--------+-----------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.687 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.302      ; 2.988      ;
; -1.687 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.302      ; 2.988      ;
; -1.657 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.306      ; 2.962      ;
; -1.657 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.306      ; 2.962      ;
; -1.521 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.302      ; 2.822      ;
; -1.521 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.302      ; 2.822      ;
; -1.510 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.460     ; 2.049      ;
; -1.510 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.460     ; 2.049      ;
; -1.502 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.460     ; 2.041      ;
; -1.501 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.460     ; 2.040      ;
; -1.492 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.460     ; 2.031      ;
; -1.491 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.460     ; 2.030      ;
; -1.486 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.460     ; 2.025      ;
; -1.468 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.460     ; 2.007      ;
; -1.467 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.464     ; 2.002      ;
; -1.465 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.460     ; 2.004      ;
; -1.456 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.306      ; 2.761      ;
; -1.456 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.306      ; 2.761      ;
; -1.448 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.460     ; 1.987      ;
; -1.420 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.304      ; 2.723      ;
; -1.420 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.304      ; 2.723      ;
; -1.388 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.302      ; 2.689      ;
; -1.388 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.302      ; 2.689      ;
; -1.378 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.085      ; 2.462      ;
; -1.312 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.302      ; 2.613      ;
; -1.312 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.302      ; 2.613      ;
; -1.213 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.085      ; 2.297      ;
; -1.204 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.460     ; 1.743      ;
; -1.193 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.460     ; 1.732      ;
; -1.192 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.460     ; 1.731      ;
; -1.186 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.460     ; 1.725      ;
; -1.185 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.460     ; 1.724      ;
; -1.166 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.464     ; 1.701      ;
; -1.164 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.460     ; 1.703      ;
; -1.164 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.460     ; 1.703      ;
; -1.163 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.460     ; 1.702      ;
; -1.162 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.302      ; 2.463      ;
; -1.162 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.302      ; 2.463      ;
; -1.161 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.460     ; 1.700      ;
; -1.158 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.460     ; 1.697      ;
; -1.150 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.460     ; 1.689      ;
; -1.106 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.462      ; 2.567      ;
; -1.106 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.462      ; 2.567      ;
; -1.096 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.085      ; 2.180      ;
; -1.042 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.462      ; 2.503      ;
; -1.042 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.462      ; 2.503      ;
; -0.941 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.462      ; 2.402      ;
; -0.941 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.462      ; 2.402      ;
; -0.931 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.085      ; 2.015      ;
; -0.883 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.460     ; 1.422      ;
; -0.820 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.908      ;
; -0.797 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.885      ;
; -0.764 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.692      ;
; -0.688 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.087      ; 1.774      ;
; -0.688 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.087      ; 1.774      ;
; -0.688 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.087      ; 1.774      ;
; -0.618 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.706      ;
; -0.592 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.680      ;
; -0.541 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.629      ;
; -0.540 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.628      ;
; -0.534 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.622      ;
; -0.533 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.621      ;
; -0.526 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.614      ;
; -0.524 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.612      ;
; -0.522 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.610      ;
; -0.521 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.609      ;
; -0.521 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.609      ;
; -0.506 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.434      ;
; -0.467 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.087      ; 1.553      ;
; -0.467 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.087      ; 1.553      ;
; -0.467 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.087      ; 1.553      ;
; -0.456 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.067     ; 1.388      ;
; -0.309 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.397      ;
; -0.308 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.396      ;
; -0.306 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.394      ;
; -0.305 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.393      ;
; -0.305 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.393      ;
; -0.300 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.388      ;
; -0.300 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.388      ;
; -0.295 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.383      ;
; -0.294 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.382      ;
; -0.251 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.087     ; 1.163      ;
; -0.241 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.169      ;
; -0.230 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.085      ; 1.314      ;
; -0.198 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.069     ; 1.128      ;
; -0.168 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.096      ;
; -0.166 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.094      ;
; -0.156 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.082      ;
; -0.116 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.042      ;
; -0.106 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.034      ;
; -0.097 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.025      ;
; -0.093 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.021      ;
; -0.068 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.085      ; 1.152      ;
; -0.060 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.988      ;
; -0.057 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.985      ;
; -0.057 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.985      ;
; -0.026 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.954      ;
; 0.022  ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.906      ;
; 0.055  ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 0.871      ;
; 0.229  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.087     ; 0.683      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CIC_SRAM_controller_UART:inst|clk_25'                                                                                                                                                                              ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.339 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.087      ; 0.597      ;
; 0.340 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 0.597      ;
; 0.351 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 0.608      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.597      ;
; 0.393 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 0.650      ;
; 0.531 ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|state.trigger_interno    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.774      ;
; 0.647 ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.890      ;
; 0.648 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 0.905      ;
; 0.703 ; Sram_CIC_3:inst1|state.fin                             ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; Sram_CIC_3:inst1|clk_int             ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.083      ; 0.977      ;
; 0.743 ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.986      ;
; 0.800 ; UART_TX:inst6|o_TX_Active                              ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.266      ; 1.257      ;
; 0.841 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 1.098      ;
; 0.843 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 1.100      ;
; 0.858 ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.101      ;
; 0.877 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.435      ; 1.483      ;
; 0.951 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.266      ; 1.408      ;
; 1.004 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|state.reset_state        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.247      ;
; 1.021 ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.264      ;
; 1.062 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.267      ; 1.520      ;
; 1.066 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.267      ; 1.524      ;
; 1.069 ; Sram_CIC_3:inst1|state.fin                             ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; Sram_CIC_3:inst1|clk_int             ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 1.346      ;
; 1.071 ; Sram_CIC_3:inst1|state.fin                             ; CIC_SRAM_controller_UART:inst|state.escritura          ; Sram_CIC_3:inst1|clk_int             ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.085      ; 1.347      ;
; 1.112 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.356      ;
; 1.114 ; CIC_SRAM_controller_UART:inst|state.reset_state        ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.358      ;
; 1.116 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.360      ;
; 1.147 ; CIC_SRAM_controller_UART:inst|state.trigger_interno    ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 1.389      ;
; 1.174 ; UART_TX:inst6|o_TX_Active                              ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.266      ; 1.631      ;
; 1.186 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.469      ; 1.826      ;
; 1.189 ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.433      ;
; 1.197 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 1.454      ;
; 1.244 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.275     ; 1.140      ;
; 1.271 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.267      ; 1.729      ;
; 1.283 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.527      ;
; 1.285 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.529      ;
; 1.308 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.266      ; 1.765      ;
; 1.313 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.663      ; 2.167      ;
; 1.316 ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 1.558      ;
; 1.321 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.565      ;
; 1.339 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.582      ;
; 1.339 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.582      ;
; 1.363 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.469      ; 2.003      ;
; 1.387 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.469      ; 2.027      ;
; 1.391 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.266      ; 1.848      ;
; 1.391 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.266      ; 1.848      ;
; 1.397 ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.640      ;
; 1.427 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.671      ;
; 1.429 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.673      ;
; 1.440 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.267      ; 1.898      ;
; 1.441 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.684      ;
; 1.441 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.684      ;
; 1.441 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.267      ; 1.899      ;
; 1.444 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.267      ; 1.902      ;
; 1.446 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.267      ; 1.904      ;
; 1.447 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.267      ; 1.905      ;
; 1.447 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.267      ; 1.905      ;
; 1.448 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.267      ; 1.906      ;
; 1.448 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.267      ; 1.906      ;
; 1.463 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 1.705      ;
; 1.466 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.710      ;
; 1.467 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.711      ;
; 1.467 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.711      ;
; 1.469 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.713      ;
; 1.470 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.714      ;
; 1.470 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.714      ;
; 1.471 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.715      ;
; 1.471 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.715      ;
; 1.471 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.715      ;
; 1.471 ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 1.713      ;
; 1.471 ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.714      ;
; 1.472 ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 1.714      ;
; 1.474 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 1.731      ;
; 1.490 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.734      ;
; 1.491 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.735      ;
; 1.494 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.738      ;
; 1.496 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.740      ;
; 1.497 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.741      ;
; 1.497 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.741      ;
; 1.498 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.742      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.339 ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.087      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.608      ;
; 0.397 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.640      ;
; 0.418 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.660      ;
; 0.550 ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.792      ;
; 0.552 ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.794      ;
; 0.555 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.797      ;
; 0.557 ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.799      ;
; 0.557 ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.801      ;
; 0.560 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 0.664      ;
; 0.562 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.804      ;
; 0.563 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 0.667      ;
; 0.567 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.811      ;
; 0.567 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 0.811      ;
; 0.570 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.812      ;
; 0.619 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.861      ;
; 0.622 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.468      ; 1.261      ;
; 0.648 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.890      ;
; 0.661 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.903      ;
; 0.662 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.904      ;
; 0.727 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.085     ; 0.833      ;
; 0.729 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.085     ; 0.835      ;
; 0.808 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 0.912      ;
; 0.809 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 0.913      ;
; 0.820 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 0.924      ;
; 0.827 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 0.931      ;
; 0.861 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.069      ; 1.101      ;
; 0.863 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.069      ; 1.103      ;
; 0.863 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.069      ; 1.103      ;
; 0.892 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 0.994      ;
; 0.893 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 1.137      ;
; 0.922 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.069      ; 1.162      ;
; 0.977 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 1.081      ;
; 0.978 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 1.082      ;
; 1.021 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 1.265      ;
; 1.022 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 1.126      ;
; 1.030 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.085     ; 1.136      ;
; 1.059 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.083     ; 1.167      ;
; 1.118 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 1.362      ;
; 1.120 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 1.224      ;
; 1.148 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.250      ;
; 1.151 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 1.395      ;
; 1.155 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.085     ; 1.261      ;
; 1.168 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.270      ;
; 1.185 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.468      ; 1.824      ;
; 1.202 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.310      ; 1.703      ;
; 1.225 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.083     ; 1.333      ;
; 1.230 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.083     ; 1.338      ;
; 1.272 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.312      ; 1.775      ;
; 1.278 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 1.522      ;
; 1.278 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 1.522      ;
; 1.301 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 1.405      ;
; 1.318 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 1.422      ;
; 1.318 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 1.422      ;
; 1.351 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 1.455      ;
; 1.366 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.069      ; 1.606      ;
; 1.375 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.069      ; 1.615      ;
; 1.381 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.312      ; 1.884      ;
; 1.383 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.625      ;
; 1.385 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.627      ;
; 1.398 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.083     ; 1.506      ;
; 1.462 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.069      ; 1.702      ;
; 1.462 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.069      ; 1.702      ;
; 1.462 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.069      ; 1.702      ;
; 1.490 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.308      ; 1.989      ;
; 1.513 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.308      ; 2.012      ;
; 1.578 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 1.682      ;
; 1.580 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.083     ; 1.688      ;
; 1.595 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 1.699      ;
; 1.606 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 1.710      ;
; 1.613 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.308      ; 2.112      ;
; 1.630 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.083     ; 1.738      ;
; 1.645 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 1.749      ;
; 1.656 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 1.760      ;
; 1.686 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.091     ; 1.786      ;
; 1.695 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.091     ; 1.795      ;
; 1.704 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.091     ; 1.804      ;
; 1.709 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.091     ; 1.809      ;
; 1.712 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.814      ;
; 1.721 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.823      ;
; 1.741 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.308      ; 2.240      ;
; 1.785 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.091     ; 1.885      ;
; 1.802 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.904      ;
; 1.809 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.091     ; 1.909      ;
; 1.827 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.929      ;
; 1.827 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.929      ;
; 1.827 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.089     ; 1.929      ;
; 1.847 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 2.091      ;
; 1.847 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 2.091      ;
; 1.847 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 2.091      ;
; 1.847 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 2.091      ;
; 1.847 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 2.091      ;
; 1.870 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.312      ; 2.373      ;
; 1.872 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 2.116      ;
; 1.872 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 2.116      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.339 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.087      ; 0.597      ;
; 0.350 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.087      ; 0.608      ;
; 0.355 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.531 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.342      ; 1.064      ;
; 0.570 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.812      ;
; 0.581 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.069      ; 0.821      ;
; 0.586 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.828      ;
; 0.599 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.841      ;
; 0.601 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.464      ; 1.236      ;
; 0.614 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.856      ;
; 0.616 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.858      ;
; 0.623 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.865      ;
; 0.626 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.868      ;
; 0.632 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.874      ;
; 0.648 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.462      ; 1.281      ;
; 0.693 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.346      ; 1.230      ;
; 0.693 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.342      ; 1.226      ;
; 0.694 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.346      ; 1.231      ;
; 0.695 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.346      ; 1.232      ;
; 0.697 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.346      ; 1.234      ;
; 0.698 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.346      ; 1.235      ;
; 0.713 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.346      ; 1.250      ;
; 0.713 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.346      ; 1.250      ;
; 0.719 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.346      ; 1.256      ;
; 0.720 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.346      ; 1.257      ;
; 0.751 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.069      ; 0.991      ;
; 0.751 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.069      ; 0.991      ;
; 0.756 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.998      ;
; 0.762 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.004      ;
; 0.777 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.021      ;
; 0.787 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.087      ; 1.045      ;
; 0.810 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.052      ;
; 0.909 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.460      ; 1.540      ;
; 0.910 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.460      ; 1.541      ;
; 0.913 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.346      ; 1.450      ;
; 0.913 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.346      ; 1.450      ;
; 0.918 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.346      ; 1.455      ;
; 0.919 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.346      ; 1.456      ;
; 0.930 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.346      ; 1.467      ;
; 0.931 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.346      ; 1.468      ;
; 0.931 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.346      ; 1.468      ;
; 0.932 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.346      ; 1.469      ;
; 0.933 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.346      ; 1.470      ;
; 0.935 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.346      ; 1.472      ;
; 0.954 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.346      ; 1.491      ;
; 0.984 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.075      ; 1.230      ;
; 0.990 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.344      ; 1.525      ;
; 0.990 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.344      ; 1.525      ;
; 0.990 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.344      ; 1.525      ;
; 1.038 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.460      ; 1.669      ;
; 1.039 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.460      ; 1.670      ;
; 1.070 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.312      ;
; 1.087 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.462      ; 1.720      ;
; 1.113 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.460      ; 1.744      ;
; 1.114 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.460      ; 1.745      ;
; 1.157 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.464      ; 1.792      ;
; 1.158 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.346      ; 1.695      ;
; 1.178 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.342      ; 1.711      ;
; 1.181 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.346      ; 1.718      ;
; 1.214 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.344      ; 1.749      ;
; 1.214 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.344      ; 1.749      ;
; 1.214 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.344      ; 1.749      ;
; 1.259 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.460      ; 1.890      ;
; 1.260 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.460      ; 1.891      ;
; 1.311 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.553      ;
; 1.360 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.735      ; 2.286      ;
; 1.360 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.735      ; 2.286      ;
; 1.405 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.464      ; 2.040      ;
; 1.405 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.342      ; 1.938      ;
; 1.406 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.464      ; 2.041      ;
; 1.450 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.460      ; 2.081      ;
; 1.451 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.460      ; 2.082      ;
; 1.452 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.342      ; 1.985      ;
; 1.483 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.302     ; 1.352      ;
; 1.512 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.735      ; 2.438      ;
; 1.512 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.735      ; 2.438      ;
; 1.634 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.735      ; 2.560      ;
; 1.634 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.735      ; 2.560      ;
; 1.660 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.306     ; 1.525      ;
; 1.667 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.302     ; 1.536      ;
; 1.670 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.302     ; 1.539      ;
; 1.679 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.302     ; 1.548      ;
; 1.679 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.342      ; 2.212      ;
; 1.684 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.302     ; 1.553      ;
; 1.685 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.302     ; 1.554      ;
; 1.686 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.302     ; 1.555      ;
; 1.715 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.302     ; 1.584      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.353 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; UART_TX:inst6|o_TX_Serial                                            ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_Bit_Index[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_TX:inst6|o_TX_Active                                            ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.364 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 0.608      ;
; 0.420 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[9]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.662      ;
; 0.536 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 0.780      ;
; 0.582 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.824      ;
; 0.584 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.826      ;
; 0.589 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.831      ;
; 0.591 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.833      ;
; 0.594 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.836      ;
; 0.600 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.842      ;
; 0.602 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 0.846      ;
; 0.604 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 0.848      ;
; 0.606 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 0.850      ;
; 0.609 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.851      ;
; 0.611 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[7]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.853      ;
; 0.614 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.857      ;
; 0.616 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.859      ;
; 0.635 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.878      ;
; 0.669 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.912      ;
; 0.680 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|r_TX_Done                                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.923      ;
; 0.695 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.938      ;
; 0.707 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int ; 0.000        ; -0.026     ; 0.872      ;
; 0.711 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int ; 0.000        ; -0.026     ; 0.876      ;
; 0.756 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.074      ; 1.001      ;
; 0.762 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.004      ;
; 0.769 ; sram:inst3|DATA_OUT[1]                                               ; UART_TX:inst6|r_TX_Data[1]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.180     ; 0.790      ;
; 0.789 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.032      ;
; 0.793 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.070      ; 1.034      ;
; 0.794 ; sram:inst3|DATA_OUT[5]                                               ; UART_TX:inst6|r_TX_Data[5]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.179     ; 0.816      ;
; 0.813 ; sram:inst3|DATA_OUT[2]                                               ; UART_TX:inst6|r_TX_Data[2]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.179     ; 0.835      ;
; 0.843 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.087      ;
; 0.844 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.088      ;
; 0.853 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.097      ;
; 0.866 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.110      ;
; 0.869 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.111      ;
; 0.870 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.112      ;
; 0.871 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.113      ;
; 0.875 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.117      ;
; 0.878 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.120      ;
; 0.880 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.122      ;
; 0.881 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.123      ;
; 0.882 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.124      ;
; 0.884 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.128      ;
; 0.893 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.135      ;
; 0.897 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[9]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.139      ;
; 0.898 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.140      ;
; 0.911 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.155      ;
; 0.940 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.000        ; 2.536      ; 3.880      ;
; 0.946 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.189      ;
; 0.950 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.193      ;
; 0.955 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.198      ;
; 0.956 ; sram:inst3|DATA_OUT[3]                                               ; UART_TX:inst6|r_TX_Data[3]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.179     ; 0.978      ;
; 0.957 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.201      ;
; 0.962 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.074      ; 1.207      ;
; 0.964 ; sram:inst3|DATA_OUT[7]                                               ; UART_TX:inst6|r_TX_Data[7]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.180     ; 0.985      ;
; 0.965 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.207      ;
; 0.965 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[9]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.207      ;
; 0.965 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[7]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.207      ;
; 0.965 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.207      ;
; 0.965 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.207      ;
; 0.965 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.207      ;
; 0.965 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.207      ;
; 0.965 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.207      ;
; 0.965 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.207      ;
; 0.965 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.207      ;
; 0.965 ; UART_TX:inst6|r_TX_Data[3]                                           ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.208      ;
; 0.968 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.212      ;
; 0.970 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.212      ;
; 0.971 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.214      ;
; 0.974 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.216      ;
; 0.975 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.219      ;
; 0.976 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.074      ; 1.221      ;
; 0.977 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[7]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.219      ;
; 0.979 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.221      ;
; 0.980 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.222      ;
; 0.981 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.223      ;
; 0.985 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.227      ;
; 0.988 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.230      ;
; 0.988 ; sram:inst3|DATA_OUT[6]                                               ; UART_TX:inst6|r_TX_Data[6]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.179     ; 1.010      ;
; 0.989 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.068      ; 1.228      ;
; 0.989 ; sram:inst3|DATA_OUT[4]                                               ; UART_TX:inst6|r_TX_Data[4]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.179     ; 1.011      ;
; 0.989 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.000        ; 2.537      ; 3.930      ;
; 0.990 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.232      ;
; 0.991 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.233      ;
; 0.992 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[7]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.234      ;
; 0.993 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_TX_Done                                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.236      ;
; 0.993 ; sram:inst3|DATA_OUT[0]                                               ; UART_TX:inst6|r_TX_Data[0]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.179     ; 1.015      ;
; 0.997 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[9]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.239      ;
; 1.003 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.245      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk_50'                                                                                                                                                              ;
+-------+-----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                              ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.354 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[1]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[0]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.608      ;
; 0.391 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.634      ;
; 0.393 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[1]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.636      ;
; 0.395 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.638      ;
; 0.412 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[0]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.655      ;
; 0.517 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.760      ;
; 0.593 ; CIC_SRAM_controller_UART:inst|clk_25                ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 2.819      ; 3.826      ;
; 0.596 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.839      ;
; 0.657 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.900      ;
; 0.674 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[0]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.072      ; 0.917      ;
; 0.680 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[7]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.254      ; 1.135      ;
; 0.680 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[3]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.254      ; 1.135      ;
; 0.680 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[2]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.254      ; 1.135      ;
; 0.692 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[17]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.254      ; 1.147      ;
; 0.693 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.254      ; 1.148      ;
; 0.724 ; Sram_CIC_3:inst1|clk_int                            ; Sram_CIC_3:inst1|clk_int             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 2.819      ; 3.957      ;
; 0.732 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.254      ; 1.187      ;
; 0.735 ; Sram_CIC_3:inst1|add_count[7]                       ; sram:inst3|SRAM_ADDR[7]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.218      ; 1.154      ;
; 0.736 ; Sram_CIC_3:inst1|add_count[2]                       ; sram:inst3|SRAM_ADDR[2]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.218      ; 1.155      ;
; 0.742 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[1]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.253      ; 1.196      ;
; 0.744 ; Sram_CIC_3:inst1|add_count[3]                       ; sram:inst3|SRAM_ADDR[3]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.218      ; 1.163      ;
; 0.757 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[19]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.248      ; 1.206      ;
; 0.791 ; Sram_CIC_3:inst1|add_count[12]                      ; sram:inst3|SRAM_ADDR[12]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.221      ; 1.213      ;
; 0.791 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.247      ;
; 0.791 ; CIC_SRAM_controller_UART:inst|count_mem[6]          ; sram:inst3|SRAM_ADDR[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.254      ; 1.246      ;
; 0.800 ; CIC_SRAM_controller_UART:inst|count_mem[4]          ; sram:inst3|SRAM_ADDR[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.256      ;
; 0.806 ; Sram_CIC_3:inst1|add_count[18]                      ; sram:inst3|SRAM_ADDR[18]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.221      ; 1.228      ;
; 0.808 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[18]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.267      ;
; 0.821 ; Sram_CIC_3:inst1|add_count[6]                       ; sram:inst3|SRAM_ADDR[6]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.218      ; 1.240      ;
; 0.825 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[9]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.254      ; 1.280      ;
; 0.836 ; Sram_CIC_3:inst1|add_count[17]                      ; sram:inst3|SRAM_ADDR[17]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.219      ; 1.256      ;
; 0.865 ; CIC_SRAM_controller_UART:inst|count_mem[14]         ; sram:inst3|SRAM_ADDR[14]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.259      ; 1.325      ;
; 0.868 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[12]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.327      ;
; 0.872 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[16]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.330      ;
; 0.873 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[0]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.331      ;
; 0.874 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[14]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.332      ;
; 0.884 ; Sram_CIC_3:inst1|add_count[13]                      ; sram:inst3|SRAM_ADDR[13]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.212      ; 1.297      ;
; 0.898 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[9]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.354      ;
; 0.902 ; Sram_CIC_3:inst1|add_count[10]                      ; sram:inst3|SRAM_ADDR[10]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.212      ; 1.315      ;
; 0.904 ; Sram_CIC_3:inst1|add_count[1]                       ; sram:inst3|SRAM_ADDR[1]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.218      ; 1.323      ;
; 0.910 ; Sram_CIC_3:inst1|add_count[4]                       ; sram:inst3|SRAM_ADDR[4]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.219      ; 1.330      ;
; 0.910 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[10]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.249      ; 1.360      ;
; 0.920 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[3]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.254      ; 1.375      ;
; 0.921 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[7]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.254      ; 1.376      ;
; 0.922 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[2]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.254      ; 1.377      ;
; 0.924 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[6]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.218      ; 1.343      ;
; 0.929 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[17]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.385      ;
; 0.930 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[12]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.389      ;
; 0.937 ; CIC_SRAM_controller_UART:inst|count_mem[12]         ; sram:inst3|SRAM_ADDR[12]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.259      ; 1.397      ;
; 0.941 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[2]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.397      ;
; 0.943 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|S_ACTION                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.399      ;
; 0.943 ; CIC_SRAM_controller_UART:inst|count_mem[5]          ; sram:inst3|SRAM_ADDR[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.252      ; 1.396      ;
; 0.944 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[0]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.400      ;
; 0.949 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.254      ; 1.404      ;
; 0.949 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.405      ;
; 0.950 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[13]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.249      ; 1.400      ;
; 0.980 ; Sram_CIC_3:inst1|add_count[9]                       ; sram:inst3|SRAM_ADDR[9]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.219      ; 1.400      ;
; 0.985 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[8]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.248      ; 1.434      ;
; 0.985 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.248      ; 1.434      ;
; 0.986 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[15]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.248      ; 1.435      ;
; 0.993 ; Sram_CIC_3:inst1|add_count[11]                      ; sram:inst3|SRAM_ADDR[11]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.212      ; 1.406      ;
; 0.995 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[10]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.249      ; 1.445      ;
; 0.998 ; Sram_CIC_3:inst1|add_count[14]                      ; sram:inst3|SRAM_ADDR[14]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.221      ; 1.420      ;
; 1.001 ; Sram_CIC_3:inst1|add_count[8]                       ; sram:inst3|SRAM_ADDR[8]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.213      ; 1.415      ;
; 1.003 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[18]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.258      ; 1.462      ;
; 1.007 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[17]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.463      ;
; 1.011 ; Sram_CIC_3:inst1|add_count[0]                       ; sram:inst3|SRAM_ADDR[0]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.220      ; 1.432      ;
; 1.041 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[16]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.260      ; 1.502      ;
; 1.042 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[14]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.260      ; 1.503      ;
; 1.042 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[0]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.260      ; 1.503      ;
; 1.044 ; Sram_CIC_3:inst1|add_count[16]                      ; sram:inst3|SRAM_ADDR[16]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.221      ; 1.466      ;
; 1.050 ; CIC_SRAM_controller_UART:inst|count_mem[18]         ; sram:inst3|SRAM_ADDR[18]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.259      ; 1.510      ;
; 1.058 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|S_ACTION                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.516      ;
; 1.058 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[1]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.516      ;
; 1.058 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[6]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.516      ;
; 1.059 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[3]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.517      ;
; 1.059 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[8]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.517      ;
; 1.059 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[14]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.517      ;
; 1.059 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[9]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.515      ;
; 1.060 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[13]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.518      ;
; 1.061 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[4]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.519      ;
; 1.061 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[7]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.519      ;
; 1.062 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[0]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.520      ;
; 1.062 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[12]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.520      ;
; 1.062 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[15]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.520      ;
; 1.063 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[2]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.521      ;
; 1.063 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[5]~en             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.521      ;
; 1.064 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[11]~en            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.522      ;
; 1.073 ; CIC_SRAM_controller_UART:inst|count_mem[11]         ; sram:inst3|SRAM_ADDR[11]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.251      ; 1.525      ;
; 1.078 ; CIC_SRAM_controller_UART:inst|count_mem[16]         ; sram:inst3|SRAM_ADDR[16]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.260      ; 1.539      ;
; 1.079 ; Sram_CIC_3:inst1|data_reg[3]                        ; sram:inst3|SRAM_DQ[3]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.224      ; 1.504      ;
; 1.093 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.253      ; 1.547      ;
; 1.100 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[1]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.254      ; 1.555      ;
; 1.102 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_DQ[2]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.558      ;
; 1.104 ; CIC_SRAM_controller_UART:inst|count_mem[17]         ; sram:inst3|SRAM_ADDR[17]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.562      ;
; 1.105 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_DQ[0]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.561      ;
; 1.110 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[3]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.253      ; 1.564      ;
; 1.114 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[12]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.257      ; 1.572      ;
+-------+-----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                ;
+-------+---------------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.354 ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_CIC_3:inst1|state.idle           ; Sram_CIC_3:inst1|state.idle           ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_CIC_3:inst1|state.fin            ; Sram_CIC_3:inst1|state.fin            ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.400 ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.643      ;
; 0.599 ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 0.847      ;
; 0.773 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.016      ;
; 0.886 ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.073      ; 1.130      ;
; 0.887 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.130      ;
; 0.888 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.132      ;
; 0.891 ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.134      ;
; 0.892 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.135      ;
; 0.897 ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.073      ; 1.141      ;
; 0.898 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.141      ;
; 0.899 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.142      ;
; 0.899 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.142      ;
; 0.902 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.145      ;
; 0.903 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.146      ;
; 0.947 ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.190      ;
; 0.964 ; Sram_CIC_3:inst1|state.escritura      ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.206      ;
; 0.984 ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.227      ;
; 0.986 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.073      ; 1.230      ;
; 0.987 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.230      ;
; 0.988 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.231      ;
; 0.988 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.231      ;
; 0.988 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.231      ;
; 0.988 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.231      ;
; 0.988 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.231      ;
; 0.995 ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.238      ;
; 0.996 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.073      ; 1.240      ;
; 0.996 ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.073      ; 1.240      ;
; 0.997 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.073      ; 1.241      ;
; 0.998 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.241      ;
; 0.998 ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.241      ;
; 0.998 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.241      ;
; 0.998 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.241      ;
; 0.999 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.242      ;
; 0.999 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.242      ;
; 0.999 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.242      ;
; 0.999 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.242      ;
; 1.001 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.244      ;
; 1.002 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.245      ;
; 1.007 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.073      ; 1.251      ;
; 1.007 ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.073      ; 1.251      ;
; 1.009 ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.252      ;
; 1.009 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.252      ;
; 1.012 ; Sram_CIC_3:inst1|state.escritura      ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.253      ;
; 1.012 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.255      ;
; 1.013 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.256      ;
; 1.038 ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.279      ;
; 1.044 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.287      ;
; 1.064 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.307      ;
; 1.096 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.073      ; 1.340      ;
; 1.097 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.073      ; 1.341      ;
; 1.097 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.340      ;
; 1.098 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.341      ;
; 1.098 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.341      ;
; 1.098 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.341      ;
; 1.098 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.341      ;
; 1.106 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.073      ; 1.350      ;
; 1.106 ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.073      ; 1.350      ;
; 1.107 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.073      ; 1.351      ;
; 1.107 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.073      ; 1.351      ;
; 1.108 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.073      ; 1.352      ;
; 1.108 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.351      ;
; 1.108 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.351      ;
; 1.109 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.352      ;
; 1.109 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.352      ;
; 1.109 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.352      ;
; 1.111 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.354      ;
; 1.112 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.355      ;
; 1.117 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.073      ; 1.361      ;
; 1.117 ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.073      ; 1.361      ;
; 1.118 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.073      ; 1.362      ;
; 1.119 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.362      ;
; 1.123 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.072      ; 1.366      ;
+-------+---------------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Pix_clk'                                                                                                                                              ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; Capture_Input_Controller:inst4|pix_count_int[20] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.662      ;
; 0.632 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.842      ;
; 0.637 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.847      ;
; 0.640 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.850      ;
; 0.642 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.852      ;
; 0.642 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.852      ;
; 0.642 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.852      ;
; 0.643 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.853      ;
; 0.643 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.853      ;
; 0.646 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.856      ;
; 0.646 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.856      ;
; 0.649 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.859      ;
; 0.650 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.860      ;
; 0.651 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.861      ;
; 0.656 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.866      ;
; 0.656 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.866      ;
; 0.661 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.871      ;
; 0.785 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.995      ;
; 0.791 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 1.001      ;
; 0.793 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.117      ; 1.081      ;
; 0.812 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.163      ; 1.146      ;
; 0.812 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.163      ; 1.146      ;
; 0.812 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 1.022      ;
; 0.904 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.163      ; 1.238      ;
; 0.910 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.128      ;
; 0.911 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.163      ; 1.245      ;
; 0.911 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.163      ; 1.245      ;
; 0.917 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.135      ;
; 0.919 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.137      ;
; 0.921 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.139      ;
; 0.921 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.139      ;
; 0.922 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.140      ;
; 0.922 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.163      ; 1.256      ;
; 0.922 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.163      ; 1.256      ;
; 0.922 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.140      ;
; 0.922 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.140      ;
; 0.923 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.141      ;
; 0.924 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.142      ;
; 0.926 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.144      ;
; 0.929 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.147      ;
; 0.931 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.149      ;
; 0.931 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.084      ; 1.186      ;
; 0.932 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.150      ;
; 0.933 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.151      ;
; 0.933 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.151      ;
; 0.934 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.163      ; 1.268      ;
; 0.934 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.152      ;
; 0.935 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.153      ;
; 0.936 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.154      ;
; 0.940 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.158      ;
; 0.942 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.160      ;
; 0.947 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.165      ;
; 1.003 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.163      ; 1.337      ;
; 1.009 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.227      ;
; 1.014 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.163      ; 1.348      ;
; 1.018 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.236      ;
; 1.020 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.238      ;
; 1.021 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.239      ;
; 1.021 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.163      ; 1.355      ;
; 1.021 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.163      ; 1.355      ;
; 1.023 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.241      ;
; 1.028 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.163      ; 1.362      ;
; 1.029 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.247      ;
; 1.031 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.249      ;
; 1.031 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.249      ;
; 1.032 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.250      ;
; 1.032 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.163      ; 1.366      ;
; 1.032 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.163      ; 1.366      ;
; 1.032 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.250      ;
; 1.032 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.250      ;
; 1.033 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.163      ; 1.367      ;
; 1.033 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.251      ;
; 1.034 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.252      ;
; 1.034 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.252      ;
; 1.039 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.257      ;
; 1.041 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.259      ;
; 1.042 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.260      ;
; 1.043 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.261      ;
; 1.044 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.163      ; 1.378      ;
; 1.044 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.262      ;
; 1.046 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.264      ;
; 1.051 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.163      ; 1.385      ;
; 1.052 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.270      ;
; 1.057 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.275      ;
; 1.057 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.117      ; 1.345      ;
; 1.065 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.283      ;
; 1.070 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.288      ;
; 1.076 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.294      ;
; 1.091 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.309      ;
; 1.093 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.117      ; 1.381      ;
; 1.113 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.163      ; 1.447      ;
; 1.124 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.163      ; 1.458      ;
; 1.127 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.163      ; 1.461      ;
; 1.128 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.346      ;
; 1.130 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.348      ;
; 1.131 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.349      ;
; 1.131 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.163      ; 1.465      ;
; 1.131 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.163      ; 1.465      ;
; 1.133 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.047      ; 1.351      ;
; 1.135 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.163      ; 1.469      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                                       ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock                         ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; -1.387 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.088     ; 2.298      ;
; -1.387 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.088     ; 2.298      ;
; -1.387 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.088     ; 2.298      ;
; -1.387 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.088     ; 2.298      ;
; -1.387 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.088     ; 2.298      ;
; -1.387 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.088     ; 2.298      ;
; -1.387 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.088     ; 2.298      ;
; -1.387 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.088     ; 2.298      ;
; -1.387 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.088     ; 2.298      ;
; -1.148 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura      ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.085     ; 2.062      ;
; -1.144 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.087     ; 2.056      ;
; -1.102 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.089     ; 2.012      ;
; -1.102 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.089     ; 2.012      ;
; -1.102 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.089     ; 2.012      ;
; -1.102 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.089     ; 2.012      ;
; -1.102 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.089     ; 2.012      ;
; -1.102 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.089     ; 2.012      ;
; -1.102 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.089     ; 2.012      ;
; -1.102 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.089     ; 2.012      ;
; -1.102 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.089     ; 2.012      ;
; -1.102 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.089     ; 2.012      ;
; -1.079 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle           ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.086     ; 1.992      ;
; -1.079 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.086     ; 1.992      ;
; -1.079 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin            ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.086     ; 1.992      ;
; -1.079 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.086     ; 1.992      ;
; -1.079 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.086     ; 1.992      ;
; -1.079 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.086     ; 1.992      ;
; -1.079 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.086     ; 1.992      ;
; -1.079 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.086     ; 1.992      ;
; -1.079 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.086     ; 1.992      ;
; -1.079 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.086     ; 1.992      ;
; -1.079 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.086     ; 1.992      ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Pix_clk'                                                                                                                                                                      ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.180 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.062      ;
; -1.180 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.062      ;
; -1.180 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.062      ;
; -1.180 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.062      ;
; -1.180 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.062      ;
; -1.180 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.062      ;
; -1.180 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.062      ;
; -1.180 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.062      ;
; -1.180 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.062      ;
; -1.180 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.393      ; 2.062      ;
; -0.920 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.336      ; 1.745      ;
; -0.920 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.336      ; 1.745      ;
; -0.920 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.336      ; 1.745      ;
; -0.920 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.336      ; 1.745      ;
; -0.920 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.336      ; 1.745      ;
; -0.920 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.336      ; 1.745      ;
; -0.920 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.336      ; 1.745      ;
; -0.920 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.336      ; 1.745      ;
; -0.920 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.336      ; 1.745      ;
; -0.920 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.336      ; 1.745      ;
; -0.792 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.323      ; 1.604      ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.793 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.342     ; 1.450      ;
; -0.793 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.342     ; 1.450      ;
; -0.793 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.342     ; 1.450      ;
; -0.638 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 1.293      ;
; -0.638 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 1.293      ;
; -0.638 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 1.293      ;
; -0.638 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 1.293      ;
; -0.638 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 1.293      ;
; -0.638 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 1.293      ;
; -0.638 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 1.293      ;
; -0.638 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 1.293      ;
; -0.638 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 1.293      ;
; -0.638 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 1.293      ;
; -0.638 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 1.293      ;
; -0.638 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.344     ; 1.293      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -0.717 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.085      ; 1.801      ;
; -0.717 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.085      ; 1.801      ;
; -0.717 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.085      ; 1.801      ;
; -0.717 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.085      ; 1.801      ;
; -0.628 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.716      ;
; -0.628 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.716      ;
; -0.628 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.716      ;
; -0.628 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.716      ;
; -0.628 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.716      ;
; -0.628 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.716      ;
; -0.628 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.716      ;
; -0.628 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.716      ;
; -0.628 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.716      ;
; -0.628 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.716      ;
; -0.628 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.089      ; 1.716      ;
; -0.555 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.087      ; 1.641      ;
; -0.555 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.087      ; 1.641      ;
; -0.555 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.087      ; 1.641      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Clk_50'                                                                                                                                            ;
+--------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                   ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -0.682 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_LB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 1.708      ;
; -0.682 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 1.708      ;
; -0.487 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_UB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.508      ;
; -0.487 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[0]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.508      ;
; -0.487 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[1]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.508      ;
; -0.487 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[2]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.508      ;
; -0.487 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[3]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.508      ;
; -0.487 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[4]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.508      ;
; -0.487 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[5]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.508      ;
; -0.487 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[6]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.508      ;
; -0.487 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[7]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.508      ;
; -0.487 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[8]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.508      ;
; -0.487 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[11]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.508      ;
; -0.487 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[12]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.508      ;
; -0.487 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[13]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.508      ;
; -0.487 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[14]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.508      ;
; -0.487 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[15]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.508      ;
; -0.414 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.030      ; 1.433      ;
+--------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Clk_50'                                                                                                                                            ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                   ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.882 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.254      ; 1.337      ;
; 0.954 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_UB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.410      ;
; 0.954 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[0]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.410      ;
; 0.954 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[1]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.410      ;
; 0.954 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[2]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.410      ;
; 0.954 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[3]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.410      ;
; 0.954 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[4]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.410      ;
; 0.954 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[5]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.410      ;
; 0.954 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[6]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.410      ;
; 0.954 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[7]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.410      ;
; 0.954 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[8]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.410      ;
; 0.954 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[11]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.410      ;
; 0.954 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[12]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.410      ;
; 0.954 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[13]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.410      ;
; 0.954 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[14]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.410      ;
; 0.954 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[15]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.255      ; 1.410      ;
; 1.124 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_LB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.261      ; 1.586      ;
; 1.124 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.261      ; 1.586      ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.976 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.344      ; 1.511      ;
; 0.976 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.344      ; 1.511      ;
; 0.976 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.344      ; 1.511      ;
; 1.089 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.346      ; 1.626      ;
; 1.089 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.346      ; 1.626      ;
; 1.089 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.346      ; 1.626      ;
; 1.089 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.346      ; 1.626      ;
; 1.089 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.346      ; 1.626      ;
; 1.089 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.346      ; 1.626      ;
; 1.089 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.346      ; 1.626      ;
; 1.089 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.346      ; 1.626      ;
; 1.089 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.346      ; 1.626      ;
; 1.089 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.346      ; 1.626      ;
; 1.089 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.346      ; 1.626      ;
; 1.172 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.342      ; 1.705      ;
; 1.172 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.342      ; 1.705      ;
; 1.172 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.342      ; 1.705      ;
; 1.172 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.342      ; 1.705      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 1.079 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 1.183      ;
; 1.079 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 1.183      ;
; 1.079 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 1.183      ;
; 1.079 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 1.183      ;
; 1.079 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 1.183      ;
; 1.079 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 1.183      ;
; 1.079 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 1.183      ;
; 1.079 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 1.183      ;
; 1.079 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 1.183      ;
; 1.079 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 1.183      ;
; 1.079 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 1.183      ;
; 1.079 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.087     ; 1.183      ;
; 1.237 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.085     ; 1.343      ;
; 1.237 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.085     ; 1.343      ;
; 1.237 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.085     ; 1.343      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Pix_clk'                                                                                                                                                                      ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 1.218 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.565      ; 1.484      ;
; 1.371 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.579      ; 1.651      ;
; 1.371 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.579      ; 1.651      ;
; 1.371 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.579      ; 1.651      ;
; 1.371 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.579      ; 1.651      ;
; 1.371 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.579      ; 1.651      ;
; 1.371 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.579      ; 1.651      ;
; 1.371 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.579      ; 1.651      ;
; 1.371 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.579      ; 1.651      ;
; 1.371 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.579      ; 1.651      ;
; 1.371 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.579      ; 1.651      ;
; 1.628 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.638      ; 1.967      ;
; 1.628 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.638      ; 1.967      ;
; 1.628 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.638      ; 1.967      ;
; 1.628 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.638      ; 1.967      ;
; 1.628 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.638      ; 1.967      ;
; 1.628 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.638      ; 1.967      ;
; 1.628 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.638      ; 1.967      ;
; 1.628 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.638      ; 1.967      ;
; 1.628 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.638      ; 1.967      ;
; 1.628 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.638      ; 1.967      ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                                       ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock                         ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; 1.555 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle           ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.163      ; 1.909      ;
; 1.555 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.163      ; 1.909      ;
; 1.555 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin            ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.163      ; 1.909      ;
; 1.555 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.163      ; 1.909      ;
; 1.555 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.163      ; 1.909      ;
; 1.555 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.163      ; 1.909      ;
; 1.555 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.163      ; 1.909      ;
; 1.555 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.163      ; 1.909      ;
; 1.555 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.163      ; 1.909      ;
; 1.555 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.163      ; 1.909      ;
; 1.555 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.163      ; 1.909      ;
; 1.570 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.160      ; 1.921      ;
; 1.570 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.160      ; 1.921      ;
; 1.570 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.160      ; 1.921      ;
; 1.570 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.160      ; 1.921      ;
; 1.570 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.160      ; 1.921      ;
; 1.570 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.160      ; 1.921      ;
; 1.570 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.160      ; 1.921      ;
; 1.570 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.160      ; 1.921      ;
; 1.570 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.160      ; 1.921      ;
; 1.570 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.160      ; 1.921      ;
; 1.606 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.162      ; 1.959      ;
; 1.612 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura      ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.164      ; 1.967      ;
; 1.842 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.161      ; 2.194      ;
; 1.842 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.161      ; 2.194      ;
; 1.842 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.161      ; 2.194      ;
; 1.842 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.161      ; 2.194      ;
; 1.842 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.161      ; 2.194      ;
; 1.842 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.161      ; 2.194      ;
; 1.842 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.161      ; 2.194      ;
; 1.842 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.161      ; 2.194      ;
; 1.842 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.161      ; 2.194      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Sram_CIC_3:inst1|clk_int                                       ; -2.742 ; -132.953      ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; -1.424 ; -34.805       ;
; divisor:inst2|clk_int                                          ; -0.998 ; -8.902        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -0.654 ; -5.622        ;
; Clk_50                                                         ; -0.549 ; -11.230       ;
; Pix_clk                                                        ; -0.503 ; -12.078       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -0.401 ; -5.340        ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                      ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; 0.173 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.174 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.174 ; 0.000         ;
; divisor:inst2|clk_int                                          ; 0.180 ; 0.000         ;
; Sram_CIC_3:inst1|clk_int                                       ; 0.181 ; 0.000         ;
; Clk_50                                                         ; 0.182 ; 0.000         ;
; Pix_clk                                                        ; 0.229 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                   ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Sram_CIC_3:inst1|clk_int                                       ; -0.353 ; -7.306        ;
; Pix_clk                                                        ; -0.111 ; -1.110        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.019  ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.029  ; 0.000         ;
; Clk_50                                                         ; 0.058  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                   ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Clk_50                                                         ; 0.402 ; 0.000         ;
; Pix_clk                                                        ; 0.494 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.510 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.543 ; 0.000         ;
; Sram_CIC_3:inst1|clk_int                                       ; 0.788 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Clk_50                                                         ; -3.000 ; -77.397       ;
; Pix_clk                                                        ; -3.000 ; -40.311       ;
; Sram_CIC_3:inst1|clk_int                                       ; -1.000 ; -53.000       ;
; divisor:inst2|clk_int                                          ; -1.000 ; -40.000       ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; -1.000 ; -33.000       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -1.000 ; -24.000       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.000 ; -20.000       ;
+----------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Sram_CIC_3:inst1|clk_int'                                                                                                                          ;
+--------+--------------------------------------------------+----------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                          ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+----------------------------------+--------------+--------------------------+--------------+------------+------------+
; -2.742 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.658     ; 2.561      ;
; -2.742 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.658     ; 2.561      ;
; -2.742 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.658     ; 2.561      ;
; -2.742 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.658     ; 2.561      ;
; -2.715 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.655     ; 2.537      ;
; -2.715 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.655     ; 2.537      ;
; -2.715 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.655     ; 2.537      ;
; -2.715 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.655     ; 2.537      ;
; -2.681 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.658     ; 2.500      ;
; -2.681 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.658     ; 2.500      ;
; -2.681 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.658     ; 2.500      ;
; -2.681 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.658     ; 2.500      ;
; -2.679 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.658     ; 2.498      ;
; -2.679 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.658     ; 2.498      ;
; -2.679 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.658     ; 2.498      ;
; -2.679 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.658     ; 2.498      ;
; -2.673 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.658     ; 2.492      ;
; -2.673 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.658     ; 2.492      ;
; -2.673 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.658     ; 2.492      ;
; -2.673 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.658     ; 2.492      ;
; -2.672 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.660     ; 2.489      ;
; -2.672 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.660     ; 2.489      ;
; -2.672 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[12]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.660     ; 2.489      ;
; -2.672 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[14]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.660     ; 2.489      ;
; -2.672 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.660     ; 2.489      ;
; -2.645 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.657     ; 2.465      ;
; -2.645 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.657     ; 2.465      ;
; -2.645 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|pix_previo[12]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.657     ; 2.465      ;
; -2.645 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|pix_previo[14]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.657     ; 2.465      ;
; -2.645 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.657     ; 2.465      ;
; -2.634 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.658     ; 2.453      ;
; -2.634 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.658     ; 2.453      ;
; -2.634 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.658     ; 2.453      ;
; -2.634 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.658     ; 2.453      ;
; -2.612 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|state.escritura ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.657     ; 2.432      ;
; -2.612 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.658     ; 2.431      ;
; -2.612 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.658     ; 2.431      ;
; -2.612 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.658     ; 2.431      ;
; -2.612 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.658     ; 2.431      ;
; -2.611 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.660     ; 2.428      ;
; -2.611 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.660     ; 2.428      ;
; -2.611 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[12]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.660     ; 2.428      ;
; -2.611 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[14]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.660     ; 2.428      ;
; -2.611 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.660     ; 2.428      ;
; -2.610 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.690     ; 2.397      ;
; -2.610 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.690     ; 2.397      ;
; -2.610 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.690     ; 2.397      ;
; -2.610 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.690     ; 2.397      ;
; -2.609 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.660     ; 2.426      ;
; -2.609 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.660     ; 2.426      ;
; -2.609 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[12]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.660     ; 2.426      ;
; -2.609 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[14]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.660     ; 2.426      ;
; -2.609 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.660     ; 2.426      ;
; -2.603 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.660     ; 2.420      ;
; -2.603 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.660     ; 2.420      ;
; -2.603 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Sram_CIC_3:inst1|pix_previo[12]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.660     ; 2.420      ;
; -2.603 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Sram_CIC_3:inst1|pix_previo[14]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.660     ; 2.420      ;
; -2.603 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.660     ; 2.420      ;
; -2.588 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.658     ; 2.407      ;
; -2.588 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.658     ; 2.407      ;
; -2.588 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.658     ; 2.407      ;
; -2.588 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.658     ; 2.407      ;
; -2.585 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|state.escritura ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.654     ; 2.408      ;
; -2.574 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|add_count[1]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.662     ; 2.389      ;
; -2.574 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|add_count[2]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.662     ; 2.389      ;
; -2.574 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|add_count[3]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.662     ; 2.389      ;
; -2.574 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|add_count[4]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.662     ; 2.389      ;
; -2.574 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|add_count[5]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.662     ; 2.389      ;
; -2.574 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|add_count[6]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.662     ; 2.389      ;
; -2.574 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|add_count[7]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.662     ; 2.389      ;
; -2.574 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|add_count[8]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.662     ; 2.389      ;
; -2.574 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|add_count[9]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.662     ; 2.389      ;
; -2.574 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Sram_CIC_3:inst1|add_count[17]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.662     ; 2.389      ;
; -2.566 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Sram_CIC_3:inst1|state.escritura ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.657     ; 2.386      ;
; -2.564 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Sram_CIC_3:inst1|pix_previo[4]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.660     ; 2.381      ;
; -2.564 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Sram_CIC_3:inst1|pix_previo[0]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.660     ; 2.381      ;
; -2.564 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Sram_CIC_3:inst1|pix_previo[12]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.660     ; 2.381      ;
; -2.564 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Sram_CIC_3:inst1|pix_previo[14]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.660     ; 2.381      ;
; -2.564 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Sram_CIC_3:inst1|pix_previo[16]  ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.660     ; 2.381      ;
; -2.551 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_3:inst1|state.escritura ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.657     ; 2.371      ;
; -2.550 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.658     ; 2.369      ;
; -2.550 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.658     ; 2.369      ;
; -2.550 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.658     ; 2.369      ;
; -2.550 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.658     ; 2.369      ;
; -2.549 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.690     ; 2.336      ;
; -2.549 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[7]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.690     ; 2.336      ;
; -2.549 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[2]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.690     ; 2.336      ;
; -2.549 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_3:inst1|pix_previo[3]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.690     ; 2.336      ;
; -2.549 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_3:inst1|state.escritura ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.657     ; 2.369      ;
; -2.547 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|add_count[1]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.659     ; 2.365      ;
; -2.547 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|add_count[2]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.659     ; 2.365      ;
; -2.547 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|add_count[3]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.659     ; 2.365      ;
; -2.547 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|add_count[4]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.659     ; 2.365      ;
; -2.547 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|add_count[5]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.659     ; 2.365      ;
; -2.547 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|add_count[6]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.659     ; 2.365      ;
; -2.547 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|add_count[7]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.659     ; 2.365      ;
; -2.547 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|add_count[8]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.659     ; 2.365      ;
; -2.547 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|add_count[9]    ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.659     ; 2.365      ;
; -2.547 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_3:inst1|add_count[17]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.659     ; 2.365      ;
; -2.546 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_3:inst1|pix_previo[6]   ; Pix_clk      ; Sram_CIC_3:inst1|clk_int ; 0.500        ; -0.690     ; 2.333      ;
+--------+--------------------------------------------------+----------------------------------+--------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CIC_SRAM_controller_UART:inst|clk_25'                                                                                                                                                        ;
+--------+---------------------------------------------+---------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.424 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.369      ;
; -1.423 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.368      ;
; -1.422 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.367      ;
; -1.401 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.345      ;
; -1.388 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.040     ; 2.335      ;
; -1.387 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.040     ; 2.334      ;
; -1.369 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.040     ; 2.316      ;
; -1.364 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.040     ; 2.311      ;
; -1.355 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.300      ;
; -1.354 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.299      ;
; -1.353 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.298      ;
; -1.338 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.040     ; 2.285      ;
; -1.337 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.040     ; 2.284      ;
; -1.336 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.040     ; 2.283      ;
; -1.336 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.040     ; 2.283      ;
; -1.334 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.040     ; 2.281      ;
; -1.332 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.040     ; 2.279      ;
; -1.332 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.040     ; 2.279      ;
; -1.332 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.276      ;
; -1.319 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.040     ; 2.266      ;
; -1.318 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.040     ; 2.265      ;
; -1.312 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.044     ; 2.255      ;
; -1.311 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.044     ; 2.254      ;
; -1.310 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.044     ; 2.253      ;
; -1.309 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.255      ;
; -1.309 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.044     ; 2.252      ;
; -1.308 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.254      ;
; -1.308 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.044     ; 2.251      ;
; -1.307 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.253      ;
; -1.307 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.044     ; 2.250      ;
; -1.300 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.040     ; 2.247      ;
; -1.295 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.040     ; 2.242      ;
; -1.289 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.231      ;
; -1.286 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.231      ;
; -1.286 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.228      ;
; -1.281 ; CIC_SRAM_controller_UART:inst|count_mem[2]  ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.247     ; 2.021      ;
; -1.280 ; CIC_SRAM_controller_UART:inst|count_mem[2]  ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.247     ; 2.020      ;
; -1.279 ; CIC_SRAM_controller_UART:inst|count_mem[2]  ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.247     ; 2.019      ;
; -1.276 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.221      ;
; -1.275 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.220      ;
; -1.273 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.039     ; 2.221      ;
; -1.273 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.218      ;
; -1.272 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.039     ; 2.220      ;
; -1.272 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.217      ;
; -1.269 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.040     ; 2.216      ;
; -1.268 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.040     ; 2.215      ;
; -1.267 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.040     ; 2.214      ;
; -1.267 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.040     ; 2.214      ;
; -1.265 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.040     ; 2.212      ;
; -1.263 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.040     ; 2.210      ;
; -1.263 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.040     ; 2.210      ;
; -1.263 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.044     ; 2.206      ;
; -1.262 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.044     ; 2.205      ;
; -1.261 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.044     ; 2.204      ;
; -1.258 ; CIC_SRAM_controller_UART:inst|count_mem[2]  ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.248     ; 1.997      ;
; -1.257 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.202      ;
; -1.254 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.039     ; 2.202      ;
; -1.254 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.199      ;
; -1.252 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.197      ;
; -1.249 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.039     ; 2.197      ;
; -1.249 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.194      ;
; -1.246 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.191      ;
; -1.245 ; CIC_SRAM_controller_UART:inst|count_mem[2]  ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.245     ; 1.987      ;
; -1.245 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.190      ;
; -1.244 ; CIC_SRAM_controller_UART:inst|count_mem[2]  ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.245     ; 1.986      ;
; -1.244 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.189      ;
; -1.240 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.182      ;
; -1.235 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.181      ;
; -1.234 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.180      ;
; -1.230 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.044     ; 2.173      ;
; -1.229 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.044     ; 2.172      ;
; -1.228 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.044     ; 2.171      ;
; -1.227 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.172      ;
; -1.226 ; CIC_SRAM_controller_UART:inst|count_mem[2]  ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.245     ; 1.968      ;
; -1.226 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.171      ;
; -1.226 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.171      ;
; -1.225 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.170      ;
; -1.224 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.169      ;
; -1.224 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.169      ;
; -1.223 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.039     ; 2.171      ;
; -1.223 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.168      ;
; -1.223 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.043     ; 2.167      ;
; -1.222 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.039     ; 2.170      ;
; -1.222 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.167      ;
; -1.222 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.167      ;
; -1.221 ; CIC_SRAM_controller_UART:inst|count_mem[2]  ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.245     ; 1.963      ;
; -1.221 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.039     ; 2.169      ;
; -1.221 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.166      ;
; -1.221 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.039     ; 2.169      ;
; -1.221 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.166      ;
; -1.220 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.165      ;
; -1.220 ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.165      ;
; -1.219 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.039     ; 2.167      ;
; -1.219 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.164      ;
; -1.217 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.039     ; 2.165      ;
; -1.217 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.162      ;
; -1.217 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.039     ; 2.165      ;
; -1.217 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.162      ;
; -1.210 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.040     ; 2.157      ;
; -1.209 ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.040     ; 2.156      ;
+--------+---------------------------------------------+---------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                            ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.998 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.943      ;
; -0.980 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.925      ;
; -0.974 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.918      ;
; -0.958 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.902      ;
; -0.950 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.894      ;
; -0.908 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.852      ;
; -0.851 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.796      ;
; -0.821 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.766      ;
; -0.719 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.663      ;
; -0.447 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.392      ;
; -0.431 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.035     ; 1.383      ;
; -0.428 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.035     ; 1.380      ;
; -0.427 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.035     ; 1.379      ;
; -0.424 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.035     ; 1.376      ;
; -0.403 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.500        ; 1.428      ; 2.423      ;
; -0.373 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.500        ; 1.427      ; 2.392      ;
; -0.347 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.035     ; 1.299      ;
; -0.343 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.035     ; 1.295      ;
; -0.332 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.046     ; 1.273      ;
; -0.320 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.265      ;
; -0.319 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.264      ;
; -0.318 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.263      ;
; -0.315 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.260      ;
; -0.315 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.259      ;
; -0.301 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.246      ;
; -0.301 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Bit_Index[0]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.035     ; 1.253      ;
; -0.300 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.245      ;
; -0.298 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Bit_Index[0]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.035     ; 1.250      ;
; -0.290 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.038     ; 1.239      ;
; -0.289 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.038     ; 1.238      ;
; -0.287 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.038     ; 1.236      ;
; -0.284 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.038     ; 1.233      ;
; -0.280 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.224      ;
; -0.280 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.224      ;
; -0.280 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.224      ;
; -0.280 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.224      ;
; -0.280 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.224      ;
; -0.280 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.224      ;
; -0.280 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.224      ;
; -0.280 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.224      ;
; -0.280 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.224      ;
; -0.280 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.224      ;
; -0.280 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.035     ; 1.232      ;
; -0.277 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.221      ;
; -0.277 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.221      ;
; -0.277 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.221      ;
; -0.277 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.221      ;
; -0.277 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.221      ;
; -0.277 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.221      ;
; -0.277 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.221      ;
; -0.277 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.221      ;
; -0.277 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.221      ;
; -0.277 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.221      ;
; -0.276 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.035     ; 1.228      ;
; -0.268 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.212      ;
; -0.265 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.209      ;
; -0.254 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.035     ; 1.206      ;
; -0.253 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.035     ; 1.205      ;
; -0.250 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.035     ; 1.202      ;
; -0.250 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.035     ; 1.202      ;
; -0.248 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.035     ; 1.200      ;
; -0.246 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.035     ; 1.198      ;
; -0.244 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.035     ; 1.196      ;
; -0.237 ; UART_TX:inst6|r_TX_Data[5]                                           ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.181      ;
; -0.236 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.035     ; 1.188      ;
; -0.235 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.180      ;
; -0.217 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Bit_Index[0]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.035     ; 1.169      ;
; -0.209 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.038     ; 1.158      ;
; -0.203 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.038     ; 1.152      ;
; -0.196 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.140      ;
; -0.196 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.140      ;
; -0.196 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.140      ;
; -0.196 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.140      ;
; -0.196 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.140      ;
; -0.196 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.140      ;
; -0.196 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.140      ;
; -0.196 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.140      ;
; -0.196 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.140      ;
; -0.196 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.140      ;
; -0.184 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.128      ;
; -0.172 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.117      ;
; -0.171 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.116      ;
; -0.169 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.035     ; 1.121      ;
; -0.157 ; UART_TX:inst6|r_TX_Data[7]                                           ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.101      ;
; -0.156 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.038     ; 1.105      ;
; -0.150 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Bit_Index[0]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.035     ; 1.102      ;
; -0.149 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.094      ;
; -0.149 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.094      ;
; -0.148 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.093      ;
; -0.142 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.046     ; 1.083      ;
; -0.136 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Bit_Index[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.038     ; 1.085      ;
; -0.134 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.078      ;
; -0.133 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Bit_Index[0]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.035     ; 1.085      ;
; -0.129 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.073      ;
; -0.129 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.073      ;
; -0.129 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.073      ;
; -0.129 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.073      ;
; -0.129 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.073      ;
; -0.129 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.073      ;
; -0.129 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.043     ; 1.073      ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                             ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.654 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 1.464      ;
; -0.654 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 1.464      ;
; -0.654 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 1.464      ;
; -0.654 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 1.464      ;
; -0.654 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 1.464      ;
; -0.635 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.173     ; 1.449      ;
; -0.635 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.173     ; 1.449      ;
; -0.635 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.173     ; 1.449      ;
; -0.635 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.173     ; 1.449      ;
; -0.635 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.173     ; 1.449      ;
; -0.550 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 1.360      ;
; -0.550 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 1.360      ;
; -0.550 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 1.360      ;
; -0.550 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 1.360      ;
; -0.550 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 1.360      ;
; -0.535 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.173     ; 1.349      ;
; -0.535 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.173     ; 1.349      ;
; -0.535 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.173     ; 1.349      ;
; -0.535 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.173     ; 1.349      ;
; -0.535 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.173     ; 1.349      ;
; -0.484 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 1.294      ;
; -0.484 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 1.294      ;
; -0.484 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 1.294      ;
; -0.484 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 1.294      ;
; -0.484 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 1.294      ;
; -0.462 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 1.272      ;
; -0.462 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 1.272      ;
; -0.462 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 1.272      ;
; -0.462 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 1.272      ;
; -0.462 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 1.272      ;
; -0.451 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 1.261      ;
; -0.451 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 1.261      ;
; -0.451 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 1.261      ;
; -0.451 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 1.261      ;
; -0.451 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 1.261      ;
; -0.446 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.181     ; 1.252      ;
; -0.439 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.175     ; 1.251      ;
; -0.439 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.175     ; 1.251      ;
; -0.439 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.175     ; 1.251      ;
; -0.439 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.175     ; 1.251      ;
; -0.439 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.175     ; 1.251      ;
; -0.427 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 1.237      ;
; -0.416 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.179     ; 1.224      ;
; -0.406 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.181     ; 1.212      ;
; -0.395 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.175     ; 1.207      ;
; -0.385 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 1.195      ;
; -0.370 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.018      ; 1.375      ;
; -0.351 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.022      ; 1.360      ;
; -0.342 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.181     ; 1.148      ;
; -0.320 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.179     ; 1.128      ;
; -0.310 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.173     ; 1.124      ;
; -0.310 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.173     ; 1.124      ;
; -0.310 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.173     ; 1.124      ;
; -0.310 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.173     ; 1.124      ;
; -0.310 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.173     ; 1.124      ;
; -0.310 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.181     ; 1.116      ;
; -0.276 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.181     ; 1.082      ;
; -0.266 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.018      ; 1.271      ;
; -0.251 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.179     ; 1.059      ;
; -0.242 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.181     ; 1.048      ;
; -0.241 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.181     ; 1.047      ;
; -0.238 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.179     ; 1.046      ;
; -0.238 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.179     ; 1.046      ;
; -0.238 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.179     ; 1.046      ;
; -0.229 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.181     ; 1.035      ;
; -0.220 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.039     ; 1.168      ;
; -0.220 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.039     ; 1.168      ;
; -0.220 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.039     ; 1.168      ;
; -0.220 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.039     ; 1.168      ;
; -0.220 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.039     ; 1.168      ;
; -0.208 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.179     ; 1.016      ;
; -0.203 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.181     ; 1.009      ;
; -0.200 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.018      ; 1.205      ;
; -0.197 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.179     ; 1.005      ;
; -0.192 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.181     ; 0.998      ;
; -0.179 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 0.989      ;
; -0.171 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 0.981      ;
; -0.168 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 0.978      ;
; -0.166 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.018      ; 1.171      ;
; -0.153 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.018      ; 1.158      ;
; -0.146 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.039     ; 1.094      ;
; -0.146 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.039     ; 1.094      ;
; -0.146 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.039     ; 1.094      ;
; -0.146 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.039     ; 1.094      ;
; -0.146 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.039     ; 1.094      ;
; -0.132 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.022      ; 1.141      ;
; -0.115 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.022      ; 1.124      ;
; -0.076 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; 0.020      ; 1.083      ;
; -0.046 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.043     ; 0.990      ;
; -0.046 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.043     ; 0.990      ;
; -0.046 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.043     ; 0.990      ;
; -0.024 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 0.834      ;
; -0.012 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 0.822      ;
; 0.003  ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 0.807      ;
; 0.006  ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 0.804      ;
; 0.015  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 0.931      ;
; 0.017  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.043     ; 0.927      ;
; 0.025  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.043     ; 0.919      ;
; 0.052  ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 0.894      ;
; 0.061  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.start   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.179     ; 0.747      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk_50'                                                                                                                                                   ;
+--------+-----------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                   ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -0.549 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int     ; divisor:inst2|clk_int                ; Clk_50      ; 0.500        ; 1.585      ; 2.716      ;
; -0.484 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[11]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.494      ;
; -0.441 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[2]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 1.455      ;
; -0.437 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 1.451      ;
; -0.416 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[18]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.040      ; 1.433      ;
; -0.411 ; CIC_SRAM_controller_UART:inst|count_mem[2]          ; sram:inst3|SRAM_ADDR[2]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.167     ; 1.221      ;
; -0.407 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[7]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 1.421      ;
; -0.397 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[13]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.407      ;
; -0.395 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[3]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 1.409      ;
; -0.394 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[10]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.404      ;
; -0.391 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[12]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.040      ; 1.408      ;
; -0.387 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[6]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 1.401      ;
; -0.387 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[11]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.397      ;
; -0.361 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[1]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 1.375      ;
; -0.350 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 1.364      ;
; -0.344 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[2]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 1.358      ;
; -0.335 ; CIC_SRAM_controller_UART:inst|count_mem[13]         ; sram:inst3|SRAM_ADDR[13]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.344      ;
; -0.319 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[18]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.040      ; 1.336      ;
; -0.310 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[7]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 1.324      ;
; -0.300 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[13]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.310      ;
; -0.299 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[12]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.040      ; 1.316      ;
; -0.298 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[3]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 1.312      ;
; -0.297 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[10]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.307      ;
; -0.290 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[6]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 1.304      ;
; -0.274 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[1]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 1.288      ;
; -0.253 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[19]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.263      ;
; -0.252 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[0]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.262      ;
; -0.252 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[3]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.262      ;
; -0.252 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[2]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.262      ;
; -0.252 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.262      ;
; -0.252 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[5]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.262      ;
; -0.252 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.262      ;
; -0.241 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[11]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.251      ;
; -0.236 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[9]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.251      ;
; -0.227 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[5]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.237      ;
; -0.224 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[0]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 1.232      ;
; -0.224 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[3]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 1.232      ;
; -0.224 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[2]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 1.232      ;
; -0.224 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 1.232      ;
; -0.224 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[5]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 1.232      ;
; -0.224 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 1.232      ;
; -0.207 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 1.221      ;
; -0.200 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[0]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.039      ; 1.216      ;
; -0.198 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[2]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 1.212      ;
; -0.173 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[18]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.040      ; 1.190      ;
; -0.167 ; CIC_SRAM_controller_UART:inst|count_mem[10]         ; sram:inst3|SRAM_ADDR[10]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.176      ;
; -0.166 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[19]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.176      ;
; -0.164 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[7]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 1.178      ;
; -0.164 ; CIC_SRAM_controller_UART:inst|count_mem[3]          ; sram:inst3|SRAM_ADDR[3]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.036      ; 1.177      ;
; -0.157 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[0]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.167      ;
; -0.157 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[3]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.167      ;
; -0.157 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[2]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.167      ;
; -0.157 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.167      ;
; -0.157 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[5]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.167      ;
; -0.157 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.167      ;
; -0.156 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[12]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.040      ; 1.173      ;
; -0.155 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.040      ; 1.172      ;
; -0.154 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[13]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.164      ;
; -0.152 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[3]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 1.166      ;
; -0.151 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[10]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.161      ;
; -0.149 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[9]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.164      ;
; -0.148 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[15]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.158      ;
; -0.147 ; CIC_SRAM_controller_UART:inst|count_mem[1]          ; sram:inst3|SRAM_ADDR[1]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.036      ; 1.160      ;
; -0.146 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[8]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.156      ;
; -0.144 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[6]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 1.158      ;
; -0.143 ; Sram_CIC_3:inst1|clk_int                            ; Sram_CIC_3:inst1|clk_int  ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.500        ; 1.601      ; 2.326      ;
; -0.143 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.223      ; 1.343      ;
; -0.143 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.223      ; 1.343      ;
; -0.143 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.223      ; 1.343      ;
; -0.143 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[11]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.223      ; 1.343      ;
; -0.137 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[17]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.152      ;
; -0.136 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[5]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.146      ;
; -0.135 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[4]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.150      ;
; -0.131 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[1]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.037      ; 1.145      ;
; -0.118 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[8]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.127      ;
; -0.115 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[15]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.221      ; 1.313      ;
; -0.115 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[14]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.221      ; 1.313      ;
; -0.115 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[12]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.221      ; 1.313      ;
; -0.115 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[11]   ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.221      ; 1.313      ;
; -0.110 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[0]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.120      ;
; -0.110 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[3]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.120      ;
; -0.110 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[2]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.120      ;
; -0.110 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[4]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.120      ;
; -0.110 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[5]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.120      ;
; -0.110 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[6]    ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.120      ;
; -0.109 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[11]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.124      ;
; -0.108 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[2]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.123      ;
; -0.108 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[5]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.123      ;
; -0.108 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[19]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.032      ; 1.117      ;
; -0.107 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[0]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.122      ;
; -0.107 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[12]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.122      ;
; -0.107 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[15]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.122      ;
; -0.106 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[4]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.121      ;
; -0.106 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[7]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.121      ;
; -0.105 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[13]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.120      ;
; -0.105 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[14]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.120      ;
; -0.104 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[3]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.119      ;
; -0.104 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[8]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.119      ;
; -0.103 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|S_ACTION       ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.118      ;
; -0.103 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_DQ[1]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 1.118      ;
+--------+-----------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Pix_clk'                                                                                                                                                                         ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -0.503 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.031     ; 1.479      ;
; -0.489 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.527      ;
; -0.489 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.527      ;
; -0.489 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.527      ;
; -0.489 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.527      ;
; -0.489 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.527      ;
; -0.489 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.527      ;
; -0.489 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.527      ;
; -0.489 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.527      ;
; -0.489 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.527      ;
; -0.489 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.527      ;
; -0.478 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.031     ; 1.454      ;
; -0.451 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 1.472      ;
; -0.451 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 1.472      ;
; -0.451 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 1.472      ;
; -0.451 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 1.472      ;
; -0.451 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 1.472      ;
; -0.451 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 1.472      ;
; -0.451 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 1.472      ;
; -0.451 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 1.472      ;
; -0.435 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.031     ; 1.411      ;
; -0.417 ; Capture_Input_Controller:inst4|pix_count_int[2]     ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.034     ; 1.390      ;
; -0.413 ; Capture_Input_Controller:inst4|pix_count_int[2]     ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.034     ; 1.386      ;
; -0.410 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.031     ; 1.386      ;
; -0.401 ; Capture_Input_Controller:inst4|pix_count_int[1]     ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.034     ; 1.374      ;
; -0.367 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.031     ; 1.343      ;
; -0.364 ; Capture_Input_Controller:inst4|pix_count_int[1]     ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.034     ; 1.337      ;
; -0.349 ; Capture_Input_Controller:inst4|pix_count_int[2]     ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.034     ; 1.322      ;
; -0.349 ; Capture_Input_Controller:inst4|pix_count_int[4]     ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.034     ; 1.322      ;
; -0.345 ; Capture_Input_Controller:inst4|pix_count_int[2]     ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.034     ; 1.318      ;
; -0.345 ; Capture_Input_Controller:inst4|pix_count_int[4]     ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.034     ; 1.318      ;
; -0.342 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.031     ; 1.318      ;
; -0.341 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.530      ; 1.348      ;
; -0.341 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.530      ; 1.348      ;
; -0.341 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.530      ; 1.348      ;
; -0.341 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.530      ; 1.348      ;
; -0.341 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.530      ; 1.348      ;
; -0.341 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.530      ; 1.348      ;
; -0.341 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.530      ; 1.348      ;
; -0.341 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.530      ; 1.348      ;
; -0.341 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.530      ; 1.348      ;
; -0.341 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.530      ; 1.348      ;
; -0.337 ; Capture_Input_Controller:inst4|pix_count_int[3]     ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.034     ; 1.310      ;
; -0.333 ; Capture_Input_Controller:inst4|pix_count_int[1]     ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.034     ; 1.306      ;
; -0.303 ; Capture_Input_Controller:inst4|pix_count_int[3]     ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.034     ; 1.276      ;
; -0.299 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.031     ; 1.275      ;
; -0.298 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.336      ;
; -0.298 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.336      ;
; -0.298 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.336      ;
; -0.298 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.336      ;
; -0.298 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.336      ;
; -0.298 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.336      ;
; -0.298 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.336      ;
; -0.298 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.336      ;
; -0.298 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.336      ;
; -0.298 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.336      ;
; -0.296 ; Capture_Input_Controller:inst4|pix_count_int[1]     ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.034     ; 1.269      ;
; -0.295 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.333      ;
; -0.295 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.333      ;
; -0.295 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.333      ;
; -0.295 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.333      ;
; -0.295 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.333      ;
; -0.295 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.333      ;
; -0.295 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.333      ;
; -0.295 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.333      ;
; -0.295 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.333      ;
; -0.295 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.333      ;
; -0.284 ; Capture_Input_Controller:inst4|pix_count_int[6]     ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.034     ; 1.257      ;
; -0.281 ; Capture_Input_Controller:inst4|pix_count_int[2]     ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.034     ; 1.254      ;
; -0.281 ; Capture_Input_Controller:inst4|pix_count_int[4]     ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.034     ; 1.254      ;
; -0.280 ; Capture_Input_Controller:inst4|pix_count_int[6]     ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.034     ; 1.253      ;
; -0.277 ; Capture_Input_Controller:inst4|pix_count_int[2]     ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.034     ; 1.250      ;
; -0.277 ; Capture_Input_Controller:inst4|pix_count_int[4]     ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.034     ; 1.250      ;
; -0.274 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.031     ; 1.250      ;
; -0.273 ; Capture_Input_Controller:inst4|pix_count_int[5]     ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.034     ; 1.246      ;
; -0.272 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 1.293      ;
; -0.272 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 1.293      ;
; -0.272 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 1.293      ;
; -0.272 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 1.293      ;
; -0.272 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 1.293      ;
; -0.272 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 1.293      ;
; -0.272 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 1.293      ;
; -0.272 ; CIC_SRAM_controller_UART:inst|state.errase          ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 1.293      ;
; -0.270 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 1.291      ;
; -0.270 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 1.291      ;
; -0.270 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 1.291      ;
; -0.270 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 1.291      ;
; -0.270 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 1.291      ;
; -0.270 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 1.291      ;
; -0.270 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 1.291      ;
; -0.270 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 1.291      ;
; -0.269 ; Capture_Input_Controller:inst4|pix_count_int[3]     ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.034     ; 1.242      ;
; -0.265 ; Capture_Input_Controller:inst4|pix_count_int[1]     ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.034     ; 1.238      ;
; -0.243 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 1.264      ;
; -0.243 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 1.264      ;
; -0.243 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 1.264      ;
; -0.243 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 1.264      ;
; -0.243 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 1.264      ;
; -0.243 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 1.264      ;
; -0.243 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.544      ; 1.264      ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -0.401 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.146      ; 1.534      ;
; -0.401 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.146      ; 1.534      ;
; -0.382 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.150      ; 1.519      ;
; -0.382 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.150      ; 1.519      ;
; -0.377 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.235     ; 1.129      ;
; -0.377 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.235     ; 1.129      ;
; -0.370 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.235     ; 1.122      ;
; -0.369 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.235     ; 1.121      ;
; -0.368 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.235     ; 1.120      ;
; -0.367 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.235     ; 1.119      ;
; -0.362 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.235     ; 1.114      ;
; -0.361 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.235     ; 1.113      ;
; -0.358 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.235     ; 1.110      ;
; -0.351 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.239     ; 1.099      ;
; -0.344 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.235     ; 1.096      ;
; -0.332 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.027      ; 1.346      ;
; -0.302 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.146      ; 1.435      ;
; -0.302 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.146      ; 1.435      ;
; -0.265 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.150      ; 1.402      ;
; -0.265 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.150      ; 1.402      ;
; -0.236 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.148      ; 1.371      ;
; -0.236 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.148      ; 1.371      ;
; -0.233 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.146      ; 1.366      ;
; -0.233 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.146      ; 1.366      ;
; -0.223 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.146      ; 1.356      ;
; -0.223 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.146      ; 1.356      ;
; -0.202 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.235     ; 0.954      ;
; -0.197 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.235     ; 0.949      ;
; -0.197 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.235     ; 0.949      ;
; -0.190 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.235     ; 0.942      ;
; -0.189 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.235     ; 0.941      ;
; -0.188 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.235     ; 0.940      ;
; -0.187 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.235     ; 0.939      ;
; -0.183 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.217      ; 1.387      ;
; -0.183 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.217      ; 1.387      ;
; -0.182 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.235     ; 0.934      ;
; -0.181 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.235     ; 0.933      ;
; -0.180 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.027      ; 1.194      ;
; -0.178 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.235     ; 0.930      ;
; -0.171 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.239     ; 0.919      ;
; -0.164 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.235     ; 0.916      ;
; -0.144 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.027      ; 1.158      ;
; -0.127 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.217      ; 1.331      ;
; -0.127 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.217      ; 1.331      ;
; -0.126 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.146      ; 1.259      ;
; -0.126 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.146      ; 1.259      ;
; -0.044 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 1.062      ;
; -0.028 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 1.046      ;
; -0.022 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.235     ; 0.774      ;
; 0.005  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.217      ; 1.199      ;
; 0.005  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.217      ; 1.199      ;
; 0.008  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.027      ; 1.006      ;
; 0.028  ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.040     ; 0.919      ;
; 0.077  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.029      ; 0.939      ;
; 0.077  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.029      ; 0.939      ;
; 0.077  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.029      ; 0.939      ;
; 0.117  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 0.901      ;
; 0.119  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 0.899      ;
; 0.121  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 0.897      ;
; 0.121  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 0.897      ;
; 0.122  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 0.896      ;
; 0.122  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 0.896      ;
; 0.122  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 0.896      ;
; 0.128  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 0.890      ;
; 0.128  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 0.890      ;
; 0.142  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 0.876      ;
; 0.160  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 0.858      ;
; 0.173  ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.040     ; 0.774      ;
; 0.199  ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.036     ; 0.752      ;
; 0.220  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.029      ; 0.796      ;
; 0.220  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.029      ; 0.796      ;
; 0.220  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.029      ; 0.796      ;
; 0.303  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 0.715      ;
; 0.304  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 0.714      ;
; 0.305  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 0.713      ;
; 0.307  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 0.711      ;
; 0.309  ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.040     ; 0.638      ;
; 0.309  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 0.709      ;
; 0.309  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 0.709      ;
; 0.309  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 0.709      ;
; 0.310  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 0.708      ;
; 0.310  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 0.708      ;
; 0.311  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.049     ; 0.627      ;
; 0.312  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.027      ; 0.702      ;
; 0.334  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.038     ; 0.615      ;
; 0.348  ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.040     ; 0.599      ;
; 0.362  ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.040     ; 0.585      ;
; 0.365  ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.580      ;
; 0.385  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.027      ; 0.629      ;
; 0.399  ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.040     ; 0.548      ;
; 0.405  ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.040     ; 0.542      ;
; 0.406  ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.539      ;
; 0.409  ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.040     ; 0.538      ;
; 0.415  ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.040     ; 0.532      ;
; 0.417  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.040     ; 0.530      ;
; 0.421  ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.040     ; 0.526      ;
; 0.435  ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.040     ; 0.512      ;
; 0.472  ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.473      ;
; 0.495  ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.040     ; 0.452      ;
; 0.579  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.049     ; 0.359      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CIC_SRAM_controller_UART:inst|clk_25'                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                ; Launch Clock                                                   ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.173 ; CIC_SRAM_controller_UART:inst|count_mem[2]                      ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.050      ; 0.307      ;
; 0.174 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1]          ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.049      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|count_mem[1]                      ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2]          ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|count_mem[0]                      ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|count_mem[3]                      ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|count_mem[4]                      ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|count_mem[5]                      ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|count_mem[6]                      ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|count_mem[7]                      ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|count_mem[8]                      ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|count_mem[9]                      ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|count_mem[10]                     ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|count_mem[11]                     ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|count_mem[12]                     ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|count_mem[13]                     ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|count_mem[14]                     ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|count_mem[15]                     ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|count_mem[17]                     ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|count_mem[16]                     ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|count_mem[18]                     ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|count_mem[19]                     ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|state.UART_mandando               ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; CIC_SRAM_controller_UART:inst|state.trigger_camara              ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|state.wait_done                   ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.200 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2]          ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.049      ; 0.333      ;
; 0.265 ; CIC_SRAM_controller_UART:inst|state.trigger_wait                ; CIC_SRAM_controller_UART:inst|state.trigger_interno    ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.390      ;
; 0.328 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1]          ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.049      ; 0.461      ;
; 0.329 ; CIC_SRAM_controller_UART:inst|state.wait_done                   ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.454      ;
; 0.333 ; Sram_CIC_3:inst1|state.fin                                      ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; Sram_CIC_3:inst1|clk_int                                       ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.052      ; 0.489      ;
; 0.360 ; CIC_SRAM_controller_UART:inst|state.trigger_camara              ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.486      ;
; 0.395 ; UART_TX:inst6|o_TX_Active                                       ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.134      ; 0.633      ;
; 0.405 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0]          ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.049      ; 0.538      ;
; 0.407 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0]          ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.049      ; 0.540      ;
; 0.423 ; CIC_SRAM_controller_UART:inst|state.trigger_wait                ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.548      ;
; 0.447 ; CIC_SRAM_controller_UART:inst|state.UART_send_start             ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.230      ; 0.761      ;
; 0.512 ; CIC_SRAM_controller_UART:inst|state.escritura                   ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.638      ;
; 0.518 ; UART_TX:inst6|r_TX_Done                                         ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.134      ; 0.756      ;
; 0.520 ; Sram_CIC_3:inst1|state.fin                                      ; CIC_SRAM_controller_UART:inst|state.escritura          ; Sram_CIC_3:inst1|clk_int                                       ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.053      ; 0.677      ;
; 0.520 ; Sram_CIC_3:inst1|state.fin                                      ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; Sram_CIC_3:inst1|clk_int                                       ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.054      ; 0.678      ;
; 0.526 ; UART_TX:inst6|r_TX_Done                                         ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.135      ; 0.765      ;
; 0.530 ; UART_TX:inst6|r_TX_Done                                         ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.135      ; 0.769      ;
; 0.539 ; CIC_SRAM_controller_UART:inst|count_mem[1]                      ; CIC_SRAM_controller_UART:inst|state.reset_state        ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.043      ; 0.666      ;
; 0.544 ; CIC_SRAM_controller_UART:inst|state.UART_terminado              ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.043      ; 0.671      ;
; 0.548 ; CIC_SRAM_controller_UART:inst|state.UART_terminado              ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.043      ; 0.675      ;
; 0.555 ; CIC_SRAM_controller_UART:inst|state.reset_state                 ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.681      ;
; 0.576 ; CIC_SRAM_controller_UART:inst|state.trigger_interno             ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.040      ; 0.700      ;
; 0.586 ; CIC_SRAM_controller_UART:inst|state.escritura                   ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.043      ; 0.713      ;
; 0.599 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2]          ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.049      ; 0.732      ;
; 0.628 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2]          ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.138     ; 0.574      ;
; 0.637 ; UART_TX:inst6|o_TX_Active                                       ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.134      ; 0.875      ;
; 0.642 ; UART_TX:inst6|r_TX_Done                                         ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.135      ; 0.881      ;
; 0.645 ; UART_TX:inst6|r_TX_Done                                         ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.134      ; 0.883      ;
; 0.647 ; CIC_SRAM_controller_UART:inst|state.UART_send_start             ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.246      ; 0.977      ;
; 0.652 ; CIC_SRAM_controller_UART:inst|count_mem[3]                      ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.777      ;
; 0.652 ; CIC_SRAM_controller_UART:inst|state.UART_send_start             ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.043      ; 0.779      ;
; 0.653 ; CIC_SRAM_controller_UART:inst|state.UART_terminado              ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.043      ; 0.780      ;
; 0.657 ; CIC_SRAM_controller_UART:inst|state.UART_send_start             ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.043      ; 0.784      ;
; 0.694 ; CIC_SRAM_controller_UART:inst|state.UART_terminado              ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.246      ; 1.024      ;
; 0.694 ; CIC_SRAM_controller_UART:inst|state.UART_send_start             ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.820      ;
; 0.694 ; CIC_SRAM_controller_UART:inst|state.UART_send_start             ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.820      ;
; 0.704 ; CIC_SRAM_controller_UART:inst|count_mem[7]                      ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.830      ;
; 0.713 ; UART_TX:inst6|r_TX_Done                                         ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.338      ; 1.155      ;
; 0.716 ; UART_TX:inst6|r_TX_Done                                         ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.134      ; 0.954      ;
; 0.716 ; UART_TX:inst6|r_TX_Done                                         ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.134      ; 0.954      ;
; 0.718 ; CIC_SRAM_controller_UART:inst|count_mem[8]                      ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.843      ;
; 0.720 ; CIC_SRAM_controller_UART:inst|count_mem[19]                     ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.845      ;
; 0.721 ; CIC_SRAM_controller_UART:inst|count_mem[18]                     ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.846      ;
; 0.724 ; CIC_SRAM_controller_UART:inst|state.UART_terminado              ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.850      ;
; 0.725 ; CIC_SRAM_controller_UART:inst|state.UART_terminado              ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.851      ;
; 0.730 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0]          ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.049      ; 0.863      ;
; 0.738 ; CIC_SRAM_controller_UART:inst|state.UART_mandando               ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.246      ; 1.068      ;
; 0.742 ; CIC_SRAM_controller_UART:inst|count_mem[9]                      ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.868      ;
; 0.742 ; UART_TX:inst6|r_TX_Done                                         ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.135      ; 0.981      ;
; 0.743 ; CIC_SRAM_controller_UART:inst|state.UART_mandando               ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.043      ; 0.870      ;
; 0.744 ; UART_TX:inst6|r_TX_Done                                         ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.135      ; 0.983      ;
; 0.745 ; CIC_SRAM_controller_UART:inst|state.UART_terminado              ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.043      ; 0.872      ;
; 0.745 ; CIC_SRAM_controller_UART:inst|state.UART_terminado              ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.043      ; 0.872      ;
; 0.745 ; UART_TX:inst6|r_TX_Done                                         ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.135      ; 0.984      ;
; 0.748 ; CIC_SRAM_controller_UART:inst|state.UART_terminado              ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.043      ; 0.875      ;
; 0.748 ; CIC_SRAM_controller_UART:inst|state.UART_mandando               ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.043      ; 0.875      ;
; 0.748 ; UART_TX:inst6|r_TX_Done                                         ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.135      ; 0.987      ;
; 0.749 ; Programador_controlador_block:inst5|controlador:inst|state.done ; CIC_SRAM_controller_UART:inst|state.wait_done          ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.017     ; 0.836      ;
; 0.750 ; CIC_SRAM_controller_UART:inst|state.UART_terminado              ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.043      ; 0.877      ;
; 0.750 ; CIC_SRAM_controller_UART:inst|state.UART_terminado              ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.043      ; 0.877      ;
; 0.750 ; UART_TX:inst6|r_TX_Done                                         ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.135      ; 0.989      ;
; 0.750 ; UART_TX:inst6|r_TX_Done                                         ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.135      ; 0.989      ;
; 0.751 ; CIC_SRAM_controller_UART:inst|state.UART_terminado              ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.043      ; 0.878      ;
; 0.751 ; CIC_SRAM_controller_UART:inst|state.UART_terminado              ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.043      ; 0.878      ;
; 0.751 ; UART_TX:inst6|r_TX_Done                                         ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.135      ; 0.990      ;
; 0.752 ; CIC_SRAM_controller_UART:inst|state.UART_terminado              ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.043      ; 0.879      ;
; 0.752 ; UART_TX:inst6|r_TX_Done                                         ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.135      ; 0.991      ;
; 0.755 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2]          ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.138     ; 0.701      ;
; 0.759 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.884      ;
; 0.761 ; CIC_SRAM_controller_UART:inst|count_mem[2]                      ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; -0.154     ; 0.691      ;
; 0.768 ; CIC_SRAM_controller_UART:inst|count_mem[12]                     ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.893      ;
; 0.772 ; CIC_SRAM_controller_UART:inst|state.UART_send_start             ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.043      ; 0.899      ;
; 0.772 ; CIC_SRAM_controller_UART:inst|state.errase                      ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.040      ; 0.896      ;
; 0.773 ; CIC_SRAM_controller_UART:inst|state.UART_send_start             ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.043      ; 0.900      ;
+-------+-----------------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.174 ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.049      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.314      ;
; 0.191 ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.316      ;
; 0.211 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.336      ;
; 0.253 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.029     ; 0.328      ;
; 0.256 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.029     ; 0.331      ;
; 0.263 ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.388      ;
; 0.265 ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.390      ;
; 0.265 ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.043      ; 0.392      ;
; 0.267 ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.392      ;
; 0.267 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.043      ; 0.394      ;
; 0.267 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.392      ;
; 0.267 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.043      ; 0.394      ;
; 0.270 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.395      ;
; 0.275 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.400      ;
; 0.298 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.246      ; 0.628      ;
; 0.312 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.437      ;
; 0.325 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.450      ;
; 0.328 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.027     ; 0.405      ;
; 0.329 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.027     ; 0.406      ;
; 0.333 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.458      ;
; 0.336 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.461      ;
; 0.385 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.029     ; 0.460      ;
; 0.385 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.029     ; 0.460      ;
; 0.392 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.029     ; 0.467      ;
; 0.397 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.029     ; 0.472      ;
; 0.421 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.031     ; 0.494      ;
; 0.422 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.039      ; 0.545      ;
; 0.424 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.039      ; 0.547      ;
; 0.424 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.039      ; 0.547      ;
; 0.430 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.043      ; 0.557      ;
; 0.452 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.039      ; 0.575      ;
; 0.457 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.029     ; 0.532      ;
; 0.458 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.029     ; 0.533      ;
; 0.474 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.029     ; 0.549      ;
; 0.480 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.027     ; 0.557      ;
; 0.493 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.025     ; 0.572      ;
; 0.521 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.043      ; 0.648      ;
; 0.539 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.029     ; 0.614      ;
; 0.549 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.043      ; 0.676      ;
; 0.551 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.031     ; 0.624      ;
; 0.554 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.031     ; 0.627      ;
; 0.567 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.043      ; 0.694      ;
; 0.571 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.246      ; 0.901      ;
; 0.586 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.027     ; 0.663      ;
; 0.590 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.025     ; 0.669      ;
; 0.606 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.025     ; 0.685      ;
; 0.612 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.029     ; 0.687      ;
; 0.630 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.029     ; 0.705      ;
; 0.635 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.176      ; 0.915      ;
; 0.644 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.029     ; 0.719      ;
; 0.645 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.043      ; 0.772      ;
; 0.647 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.043      ; 0.774      ;
; 0.652 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.777      ;
; 0.658 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.039      ; 0.781      ;
; 0.663 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.788      ;
; 0.664 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.029     ; 0.739      ;
; 0.664 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.178      ; 0.946      ;
; 0.669 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.039      ; 0.792      ;
; 0.674 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.178      ; 0.956      ;
; 0.683 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.025     ; 0.762      ;
; 0.723 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.039      ; 0.846      ;
; 0.723 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.039      ; 0.846      ;
; 0.723 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.039      ; 0.846      ;
; 0.727 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.174      ; 1.005      ;
; 0.737 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.174      ; 1.015      ;
; 0.748 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.025     ; 0.827      ;
; 0.760 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.029     ; 0.835      ;
; 0.765 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.029     ; 0.840      ;
; 0.766 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.025     ; 0.845      ;
; 0.778 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.029     ; 0.853      ;
; 0.783 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.029     ; 0.858      ;
; 0.797 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.029     ; 0.872      ;
; 0.800 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.174      ; 1.078      ;
; 0.825 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.033     ; 0.896      ;
; 0.835 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.033     ; 0.906      ;
; 0.866 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.174      ; 1.144      ;
; 0.868 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.033     ; 0.939      ;
; 0.872 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.033     ; 0.943      ;
; 0.877 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.031     ; 0.950      ;
; 0.881 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.031     ; 0.954      ;
; 0.889 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.031     ; 0.962      ;
; 0.889 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.031     ; 0.962      ;
; 0.889 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.031     ; 0.962      ;
; 0.898 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.033     ; 0.969      ;
; 0.918 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.033     ; 0.989      ;
; 0.923 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.031     ; 0.996      ;
; 0.938 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.178      ; 1.220      ;
; 0.950 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.043      ; 1.077      ;
; 0.950 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.043      ; 1.077      ;
; 0.950 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.043      ; 1.077      ;
; 0.950 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.043      ; 1.077      ;
; 0.950 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.043      ; 1.077      ;
; 0.959 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.174      ; 1.237      ;
; 0.964 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.033     ; 1.035      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.174 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.049      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.049      ; 0.314      ;
; 0.183 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.307      ;
; 0.239 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.175      ; 0.518      ;
; 0.273 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.038      ; 0.395      ;
; 0.276 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.400      ;
; 0.292 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.416      ;
; 0.301 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.239      ; 0.624      ;
; 0.301 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.425      ;
; 0.308 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.432      ;
; 0.309 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.433      ;
; 0.310 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.434      ;
; 0.312 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.436      ;
; 0.316 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.440      ;
; 0.326 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.237      ; 0.647      ;
; 0.335 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.175      ; 0.614      ;
; 0.348 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.038      ; 0.470      ;
; 0.365 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.489      ;
; 0.369 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.038      ; 0.491      ;
; 0.374 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.498      ;
; 0.379 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.505      ;
; 0.381 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.049      ; 0.514      ;
; 0.388 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.179      ; 0.671      ;
; 0.388 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.179      ; 0.671      ;
; 0.389 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.179      ; 0.672      ;
; 0.390 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.179      ; 0.673      ;
; 0.391 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.179      ; 0.674      ;
; 0.391 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.179      ; 0.674      ;
; 0.392 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.179      ; 0.675      ;
; 0.395 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.519      ;
; 0.395 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.179      ; 0.678      ;
; 0.396 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.179      ; 0.679      ;
; 0.453 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.179      ; 0.736      ;
; 0.453 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.179      ; 0.736      ;
; 0.454 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.179      ; 0.737      ;
; 0.455 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.179      ; 0.738      ;
; 0.456 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.179      ; 0.739      ;
; 0.456 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.179      ; 0.739      ;
; 0.457 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.179      ; 0.740      ;
; 0.460 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.179      ; 0.743      ;
; 0.461 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.179      ; 0.744      ;
; 0.495 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.044      ; 0.623      ;
; 0.497 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.235      ; 0.816      ;
; 0.498 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.235      ; 0.817      ;
; 0.502 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.177      ; 0.783      ;
; 0.502 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.177      ; 0.783      ;
; 0.502 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.177      ; 0.783      ;
; 0.510 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.179      ; 0.793      ;
; 0.528 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.179      ; 0.811      ;
; 0.538 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.662      ;
; 0.559 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.235      ; 0.878      ;
; 0.560 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.235      ; 0.879      ;
; 0.575 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.179      ; 0.858      ;
; 0.593 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.179      ; 0.876      ;
; 0.609 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.237      ; 0.930      ;
; 0.609 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.235      ; 0.928      ;
; 0.610 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.235      ; 0.929      ;
; 0.612 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.177      ; 0.893      ;
; 0.612 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.177      ; 0.893      ;
; 0.612 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.177      ; 0.893      ;
; 0.634 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.239      ; 0.957      ;
; 0.652 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.776      ;
; 0.663 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.175      ; 0.942      ;
; 0.672 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.235      ; 0.991      ;
; 0.673 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.235      ; 0.992      ;
; 0.726 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.146     ; 0.664      ;
; 0.728 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.175      ; 1.007      ;
; 0.735 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.374      ; 1.213      ;
; 0.735 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.374      ; 1.213      ;
; 0.745 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.374      ; 1.223      ;
; 0.745 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.374      ; 1.223      ;
; 0.751 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.239      ; 1.074      ;
; 0.752 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.239      ; 1.075      ;
; 0.770 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.175      ; 1.049      ;
; 0.772 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.235      ; 1.091      ;
; 0.773 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.235      ; 1.092      ;
; 0.802 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.374      ; 1.280      ;
; 0.802 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.374      ; 1.280      ;
; 0.831 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.150     ; 0.765      ;
; 0.833 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.146     ; 0.771      ;
; 0.834 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.146     ; 0.772      ;
; 0.835 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.175      ; 1.114      ;
; 0.836 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.146     ; 0.774      ;
; 0.837 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.146     ; 0.775      ;
; 0.837 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.146     ; 0.775      ;
; 0.839 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.146     ; 0.777      ;
; 0.845 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; -0.146     ; 0.783      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.180 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; UART_TX:inst6|o_TX_Serial                                            ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_Bit_Index[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; UART_TX:inst6|o_TX_Active                                            ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.307      ;
; 0.188 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.314      ;
; 0.210 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[9]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.337      ;
; 0.253 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.379      ;
; 0.288 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.415      ;
; 0.288 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.415      ;
; 0.292 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.419      ;
; 0.292 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.419      ;
; 0.293 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.420      ;
; 0.295 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.421      ;
; 0.297 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.424      ;
; 0.298 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.000        ; 1.498      ; 2.006      ;
; 0.301 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.000        ; 1.498      ; 2.008      ;
; 0.303 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.430      ;
; 0.304 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.431      ;
; 0.304 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.431      ;
; 0.304 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[7]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.431      ;
; 0.314 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int ; 0.000        ; 0.006      ; 0.424      ;
; 0.317 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int ; 0.000        ; 0.006      ; 0.427      ;
; 0.321 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.448      ;
; 0.332 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.459      ;
; 0.340 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|r_TX_Done                                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.467      ;
; 0.351 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.478      ;
; 0.366 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.493      ;
; 0.369 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.046      ; 0.499      ;
; 0.370 ; sram:inst3|DATA_OUT[1]                                               ; UART_TX:inst6|r_TX_Data[1]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.102     ; 0.382      ;
; 0.381 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.508      ;
; 0.383 ; sram:inst3|DATA_OUT[5]                                               ; UART_TX:inst6|r_TX_Data[5]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.100     ; 0.397      ;
; 0.390 ; sram:inst3|DATA_OUT[2]                                               ; UART_TX:inst6|r_TX_Data[2]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.100     ; 0.404      ;
; 0.395 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.040      ; 0.519      ;
; 0.416 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.543      ;
; 0.419 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.546      ;
; 0.425 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.552      ;
; 0.437 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.564      ;
; 0.439 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.565      ;
; 0.441 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.568      ;
; 0.441 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.568      ;
; 0.446 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.573      ;
; 0.446 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.573      ;
; 0.449 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.576      ;
; 0.449 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.576      ;
; 0.451 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.578      ;
; 0.453 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.579      ;
; 0.453 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.580      ;
; 0.454 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.581      ;
; 0.455 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.582      ;
; 0.455 ; sram:inst3|DATA_OUT[3]                                               ; UART_TX:inst6|r_TX_Data[3]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.100     ; 0.469      ;
; 0.457 ; sram:inst3|DATA_OUT[7]                                               ; UART_TX:inst6|r_TX_Data[7]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.102     ; 0.469      ;
; 0.458 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.585      ;
; 0.462 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[9]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.589      ;
; 0.466 ; sram:inst3|DATA_OUT[6]                                               ; UART_TX:inst6|r_TX_Data[6]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.100     ; 0.480      ;
; 0.467 ; sram:inst3|DATA_OUT[4]                                               ; UART_TX:inst6|r_TX_Data[4]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.100     ; 0.481      ;
; 0.471 ; sram:inst3|DATA_OUT[0]                                               ; UART_TX:inst6|r_TX_Data[0]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.100     ; 0.485      ;
; 0.476 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.603      ;
; 0.480 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.606      ;
; 0.480 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.046      ; 0.610      ;
; 0.480 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.607      ;
; 0.481 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.607      ;
; 0.481 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.607      ;
; 0.484 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.611      ;
; 0.484 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[9]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.611      ;
; 0.484 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[7]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.611      ;
; 0.484 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.611      ;
; 0.484 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.611      ;
; 0.484 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.611      ;
; 0.484 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.611      ;
; 0.484 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.611      ;
; 0.484 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.611      ;
; 0.484 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.611      ;
; 0.485 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.612      ;
; 0.486 ; UART_TX:inst6|r_TX_Data[3]                                           ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.613      ;
; 0.489 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.046      ; 0.619      ;
; 0.490 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_TX_Done                                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.617      ;
; 0.494 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.621      ;
; 0.500 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.627      ;
; 0.501 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.038      ; 0.623      ;
; 0.503 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.048      ; 0.635      ;
; 0.503 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.630      ;
; 0.504 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.630      ;
; 0.504 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[7]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.631      ;
; 0.504 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.631      ;
; 0.507 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.634      ;
; 0.507 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.634      ;
; 0.511 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.638      ;
; 0.512 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.639      ;
; 0.512 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.043      ; 0.639      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                ;
+-------+---------------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.181 ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sram_CIC_3:inst1|state.idle           ; Sram_CIC_3:inst1|state.idle           ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sram_CIC_3:inst1|state.fin            ; Sram_CIC_3:inst1|state.fin            ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.200 ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.325      ;
; 0.298 ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.427      ;
; 0.375 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.501      ;
; 0.448 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.574      ;
; 0.450 ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.575      ;
; 0.455 ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.043      ; 0.582      ;
; 0.457 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.583      ;
; 0.458 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.043      ; 0.585      ;
; 0.459 ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.584      ;
; 0.460 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.586      ;
; 0.461 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.587      ;
; 0.462 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.587      ;
; 0.472 ; Sram_CIC_3:inst1|state.escritura      ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.597      ;
; 0.497 ; Sram_CIC_3:inst1|state.escritura      ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.621      ;
; 0.510 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.043      ; 0.637      ;
; 0.511 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.637      ;
; 0.512 ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.637      ;
; 0.512 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.637      ;
; 0.513 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.043      ; 0.640      ;
; 0.513 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.638      ;
; 0.513 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.638      ;
; 0.514 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.640      ;
; 0.515 ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.640      ;
; 0.515 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.641      ;
; 0.515 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.641      ;
; 0.515 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.640      ;
; 0.516 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.641      ;
; 0.520 ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.039      ; 0.643      ;
; 0.521 ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.043      ; 0.648      ;
; 0.522 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.043      ; 0.649      ;
; 0.524 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.650      ;
; 0.524 ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.043      ; 0.651      ;
; 0.525 ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.650      ;
; 0.525 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.651      ;
; 0.525 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.043      ; 0.652      ;
; 0.525 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.650      ;
; 0.525 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.650      ;
; 0.527 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.653      ;
; 0.527 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.653      ;
; 0.528 ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.653      ;
; 0.528 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.654      ;
; 0.528 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.653      ;
; 0.530 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.656      ;
; 0.576 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.043      ; 0.703      ;
; 0.577 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.043      ; 0.704      ;
; 0.577 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.703      ;
; 0.578 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.704      ;
; 0.578 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.703      ;
; 0.579 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.043      ; 0.706      ;
; 0.579 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.704      ;
; 0.579 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.704      ;
; 0.580 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.043      ; 0.707      ;
; 0.580 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.706      ;
; 0.581 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.707      ;
; 0.581 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.706      ;
; 0.582 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.707      ;
; 0.587 ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.043      ; 0.714      ;
; 0.588 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.043      ; 0.715      ;
; 0.589 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.043      ; 0.716      ;
; 0.590 ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.043      ; 0.717      ;
; 0.591 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.717      ;
; 0.591 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.043      ; 0.718      ;
; 0.591 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.716      ;
; 0.591 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.716      ;
; 0.592 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.043      ; 0.719      ;
; 0.593 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.719      ;
; 0.594 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.042      ; 0.720      ;
+-------+---------------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk_50'                                                                                                                                                              ;
+-------+-----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                              ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.182 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[1]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[0]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.314      ;
; 0.195 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.320      ;
; 0.197 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[1]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.322      ;
; 0.199 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[0]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.324      ;
; 0.203 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.328      ;
; 0.210 ; CIC_SRAM_controller_UART:inst|clk_25                ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 1.664      ; 2.093      ;
; 0.254 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.379      ;
; 0.274 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[7]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.170      ; 0.558      ;
; 0.274 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[3]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.170      ; 0.558      ;
; 0.274 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[2]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.170      ; 0.558      ;
; 0.283 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[17]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.170      ; 0.567      ;
; 0.284 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.170      ; 0.568      ;
; 0.295 ; Sram_CIC_3:inst1|add_count[7]                       ; sram:inst3|SRAM_ADDR[7]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.154      ; 0.563      ;
; 0.295 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.170      ; 0.579      ;
; 0.296 ; Sram_CIC_3:inst1|add_count[2]                       ; sram:inst3|SRAM_ADDR[2]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.154      ; 0.564      ;
; 0.299 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.424      ;
; 0.301 ; Sram_CIC_3:inst1|add_count[3]                       ; sram:inst3|SRAM_ADDR[3]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.154      ; 0.569      ;
; 0.310 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[1]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.168      ; 0.592      ;
; 0.329 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[19]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.165      ; 0.608      ;
; 0.329 ; CIC_SRAM_controller_UART:inst|count_mem[4]          ; sram:inst3|SRAM_ADDR[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.615      ;
; 0.329 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.454      ;
; 0.332 ; CIC_SRAM_controller_UART:inst|count_mem[6]          ; sram:inst3|SRAM_ADDR[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.170      ; 0.616      ;
; 0.335 ; Sram_CIC_3:inst1|add_count[12]                      ; sram:inst3|SRAM_ADDR[12]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.156      ; 0.605      ;
; 0.335 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[0]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.041      ; 0.460      ;
; 0.340 ; Sram_CIC_3:inst1|add_count[18]                      ; sram:inst3|SRAM_ADDR[18]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.156      ; 0.610      ;
; 0.340 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[18]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.174      ; 0.628      ;
; 0.341 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.627      ;
; 0.344 ; Sram_CIC_3:inst1|clk_int                            ; Sram_CIC_3:inst1|clk_int             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 1.664      ; 2.227      ;
; 0.347 ; Sram_CIC_3:inst1|add_count[17]                      ; sram:inst3|SRAM_ADDR[17]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.156      ; 0.617      ;
; 0.349 ; Sram_CIC_3:inst1|add_count[6]                       ; sram:inst3|SRAM_ADDR[6]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.154      ; 0.617      ;
; 0.364 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[9]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.170      ; 0.648      ;
; 0.371 ; CIC_SRAM_controller_UART:inst|count_mem[14]         ; sram:inst3|SRAM_ADDR[14]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.174      ; 0.659      ;
; 0.371 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[12]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.174      ; 0.659      ;
; 0.379 ; Sram_CIC_3:inst1|add_count[1]                       ; sram:inst3|SRAM_ADDR[1]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.154      ; 0.647      ;
; 0.383 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[16]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.669      ;
; 0.383 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[0]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.669      ;
; 0.385 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[14]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.671      ;
; 0.392 ; Sram_CIC_3:inst1|add_count[4]                       ; sram:inst3|SRAM_ADDR[4]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.156      ; 0.662      ;
; 0.395 ; Sram_CIC_3:inst1|add_count[10]                      ; sram:inst3|SRAM_ADDR[10]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.149      ; 0.658      ;
; 0.396 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[9]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.682      ;
; 0.398 ; Sram_CIC_3:inst1|add_count[13]                      ; sram:inst3|SRAM_ADDR[13]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.149      ; 0.661      ;
; 0.399 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[6]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.153      ; 0.666      ;
; 0.399 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[17]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.685      ;
; 0.406 ; CIC_SRAM_controller_UART:inst|count_mem[5]          ; sram:inst3|SRAM_ADDR[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.170      ; 0.690      ;
; 0.409 ; Sram_CIC_3:inst1|add_count[9]                       ; sram:inst3|SRAM_ADDR[9]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.156      ; 0.679      ;
; 0.409 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[7]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.170      ; 0.693      ;
; 0.409 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[3]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.170      ; 0.693      ;
; 0.409 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.695      ;
; 0.409 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int                ; divisor:inst2|clk_int                ; Clk_50      ; 0.000        ; 1.646      ; 2.274      ;
; 0.410 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[2]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.170      ; 0.694      ;
; 0.410 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.170      ; 0.694      ;
; 0.411 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[2]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.697      ;
; 0.411 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[12]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.174      ; 0.699      ;
; 0.412 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[10]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.167      ; 0.693      ;
; 0.414 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|S_ACTION                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.699      ;
; 0.414 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[0]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.700      ;
; 0.417 ; CIC_SRAM_controller_UART:inst|count_mem[12]         ; sram:inst3|SRAM_ADDR[12]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.174      ; 0.705      ;
; 0.423 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[17]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.709      ;
; 0.428 ; Sram_CIC_3:inst1|add_count[14]                      ; sram:inst3|SRAM_ADDR[14]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.156      ; 0.698      ;
; 0.429 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[13]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.167      ; 0.710      ;
; 0.438 ; Sram_CIC_3:inst1|add_count[0]                       ; sram:inst3|SRAM_ADDR[0]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.155      ; 0.707      ;
; 0.444 ; Sram_CIC_3:inst1|add_count[11]                      ; sram:inst3|SRAM_ADDR[11]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.149      ; 0.707      ;
; 0.447 ; Sram_CIC_3:inst1|add_count[8]                       ; sram:inst3|SRAM_ADDR[8]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.151      ; 0.712      ;
; 0.447 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[18]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.174      ; 0.735      ;
; 0.449 ; Sram_CIC_3:inst1|add_count[16]                      ; sram:inst3|SRAM_ADDR[16]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.156      ; 0.719      ;
; 0.452 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[8]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.165      ; 0.731      ;
; 0.452 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.165      ; 0.731      ;
; 0.453 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[15]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.165      ; 0.732      ;
; 0.455 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[10]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.167      ; 0.736      ;
; 0.461 ; CIC_SRAM_controller_UART:inst|count_mem[18]         ; sram:inst3|SRAM_ADDR[18]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.174      ; 0.749      ;
; 0.464 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[9]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.750      ;
; 0.474 ; CIC_SRAM_controller_UART:inst|count_mem[11]         ; sram:inst3|SRAM_ADDR[11]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.169      ; 0.757      ;
; 0.475 ; Sram_CIC_3:inst1|data_reg[3]                        ; sram:inst3|SRAM_DQ[3]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.157      ; 0.746      ;
; 0.479 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_DQ[2]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.765      ;
; 0.481 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.168      ; 0.763      ;
; 0.482 ; CIC_SRAM_controller_UART:inst|count_mem[16]         ; sram:inst3|SRAM_ADDR[16]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.176      ; 0.772      ;
; 0.482 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_DQ[0]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.768      ;
; 0.487 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[1]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.170      ; 0.771      ;
; 0.491 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[3]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.168      ; 0.773      ;
; 0.492 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[12]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.778      ;
; 0.494 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[1]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.170      ; 0.778      ;
; 0.503 ; Sram_CIC_3:inst1|add_count[5]                       ; sram:inst3|SRAM_ADDR[5]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.151      ; 0.768      ;
; 0.503 ; CIC_SRAM_controller_UART:inst|count_mem[17]         ; sram:inst3|SRAM_ADDR[17]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.174      ; 0.791      ;
; 0.505 ; Sram_CIC_3:inst1|add_count[15]                      ; sram:inst3|SRAM_ADDR[15]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.149      ; 0.768      ;
; 0.508 ; Sram_CIC_3:inst1|data_reg[5]                        ; sram:inst3|SRAM_DQ[5]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.157      ; 0.779      ;
; 0.512 ; Sram_CIC_3:inst1|data_reg[0]                        ; sram:inst3|SRAM_DQ[0]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.152      ; 0.778      ;
; 0.513 ; Sram_CIC_3:inst1|data_reg[4]                        ; sram:inst3|SRAM_DQ[4]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.157      ; 0.784      ;
; 0.517 ; CIC_SRAM_controller_UART:inst|count_mem[7]          ; sram:inst3|SRAM_ADDR[7]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.802      ;
; 0.519 ; Sram_CIC_3:inst1|data_reg[1]                        ; sram:inst3|SRAM_DQ[1]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.157      ; 0.790      ;
; 0.520 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[13]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.167      ; 0.801      ;
; 0.522 ; Sram_CIC_3:inst1|data_reg[7]                        ; sram:inst3|SRAM_DQ[7]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.157      ; 0.793      ;
; 0.526 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[7]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.177      ; 0.817      ;
; 0.526 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[18]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.172      ; 0.812      ;
; 0.527 ; CIC_SRAM_controller_UART:inst|count_mem[19]         ; sram:inst3|SRAM_ADDR[19]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.167      ; 0.808      ;
; 0.528 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[1]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.177      ; 0.819      ;
; 0.528 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[4]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.177      ; 0.819      ;
; 0.528 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[5]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.177      ; 0.819      ;
; 0.530 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[16]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.175      ; 0.819      ;
+-------+-----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Pix_clk'                                                                                                                                                                      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.229 ; Capture_Input_Controller:inst4|pix_count_int[20] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.337      ;
; 0.316 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.424      ;
; 0.318 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.426      ;
; 0.321 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.429      ;
; 0.322 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.430      ;
; 0.322 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.430      ;
; 0.322 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.430      ;
; 0.323 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.431      ;
; 0.323 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.431      ;
; 0.324 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.432      ;
; 0.326 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.434      ;
; 0.327 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.435      ;
; 0.327 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.435      ;
; 0.327 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.435      ;
; 0.329 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.437      ;
; 0.330 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.438      ;
; 0.331 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.439      ;
; 0.381 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.489      ;
; 0.383 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.491      ;
; 0.386 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.067      ; 0.537      ;
; 0.395 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.503      ;
; 0.403 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.097      ; 0.584      ;
; 0.406 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.097      ; 0.587      ;
; 0.458 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.097      ; 0.639      ;
; 0.458 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.051      ; 0.593      ;
; 0.459 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.573      ;
; 0.464 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.578      ;
; 0.465 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.579      ;
; 0.465 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.579      ;
; 0.466 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.097      ; 0.647      ;
; 0.469 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.583      ;
; 0.469 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.097      ; 0.650      ;
; 0.469 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.097      ; 0.650      ;
; 0.470 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.584      ;
; 0.472 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.097      ; 0.653      ;
; 0.473 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.587      ;
; 0.474 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.588      ;
; 0.475 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.589      ;
; 0.475 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.589      ;
; 0.475 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.589      ;
; 0.476 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.590      ;
; 0.477 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.591      ;
; 0.478 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.592      ;
; 0.478 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.592      ;
; 0.478 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.592      ;
; 0.479 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.593      ;
; 0.479 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.593      ;
; 0.481 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.097      ; 0.662      ;
; 0.482 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.596      ;
; 0.482 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.596      ;
; 0.483 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.597      ;
; 0.486 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.600      ;
; 0.521 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.097      ; 0.702      ;
; 0.522 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.636      ;
; 0.524 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.097      ; 0.705      ;
; 0.526 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.640      ;
; 0.527 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.641      ;
; 0.528 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.642      ;
; 0.528 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.642      ;
; 0.530 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.644      ;
; 0.531 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.645      ;
; 0.531 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.645      ;
; 0.532 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.646      ;
; 0.532 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.097      ; 0.713      ;
; 0.533 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.647      ;
; 0.534 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.097      ; 0.715      ;
; 0.535 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.649      ;
; 0.535 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.097      ; 0.716      ;
; 0.535 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.097      ; 0.716      ;
; 0.536 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.650      ;
; 0.536 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.650      ;
; 0.538 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.097      ; 0.719      ;
; 0.538 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.652      ;
; 0.539 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.067      ; 0.690      ;
; 0.540 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.654      ;
; 0.541 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.655      ;
; 0.541 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.655      ;
; 0.541 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.655      ;
; 0.542 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.067      ; 0.693      ;
; 0.543 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.657      ;
; 0.544 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.658      ;
; 0.544 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.097      ; 0.725      ;
; 0.544 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.658      ;
; 0.545 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.659      ;
; 0.545 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.659      ;
; 0.547 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.097      ; 0.728      ;
; 0.548 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.662      ;
; 0.549 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.663      ;
; 0.551 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.097      ; 0.732      ;
; 0.552 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.666      ;
; 0.562 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.673      ; 0.849      ;
; 0.587 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.097      ; 0.768      ;
; 0.589 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.703      ;
; 0.590 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.097      ; 0.771      ;
; 0.592 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.706      ;
; 0.593 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.707      ;
; 0.594 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.708      ;
; 0.594 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.708      ;
; 0.596 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.097      ; 0.777      ;
; 0.596 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.030      ; 0.710      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                                       ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock                         ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; -0.353 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.056     ; 1.284      ;
; -0.353 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.056     ; 1.284      ;
; -0.353 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.056     ; 1.284      ;
; -0.353 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.056     ; 1.284      ;
; -0.353 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.056     ; 1.284      ;
; -0.353 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.056     ; 1.284      ;
; -0.353 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.056     ; 1.284      ;
; -0.353 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.056     ; 1.284      ;
; -0.353 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.056     ; 1.284      ;
; -0.215 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura      ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.053     ; 1.149      ;
; -0.215 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.055     ; 1.147      ;
; -0.184 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.058     ; 1.113      ;
; -0.184 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.058     ; 1.113      ;
; -0.184 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.058     ; 1.113      ;
; -0.184 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.058     ; 1.113      ;
; -0.184 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.058     ; 1.113      ;
; -0.184 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.058     ; 1.113      ;
; -0.184 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.058     ; 1.113      ;
; -0.184 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.058     ; 1.113      ;
; -0.184 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.058     ; 1.113      ;
; -0.184 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.058     ; 1.113      ;
; -0.169 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle           ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.054     ; 1.102      ;
; -0.169 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.054     ; 1.102      ;
; -0.169 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin            ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.054     ; 1.102      ;
; -0.169 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.054     ; 1.102      ;
; -0.169 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.054     ; 1.102      ;
; -0.169 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.054     ; 1.102      ;
; -0.169 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.054     ; 1.102      ;
; -0.169 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.054     ; 1.102      ;
; -0.169 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.054     ; 1.102      ;
; -0.169 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.054     ; 1.102      ;
; -0.169 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.054     ; 1.102      ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Pix_clk'                                                                                                                                                                      ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -0.111 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.149      ;
; -0.111 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.149      ;
; -0.111 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.149      ;
; -0.111 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.149      ;
; -0.111 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.149      ;
; -0.111 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.149      ;
; -0.111 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.149      ;
; -0.111 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.149      ;
; -0.111 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.149      ;
; -0.111 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.561      ; 1.149      ;
; 0.054  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.530      ; 0.953      ;
; 0.054  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.530      ; 0.953      ;
; 0.054  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.530      ; 0.953      ;
; 0.054  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.530      ; 0.953      ;
; 0.054  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.530      ; 0.953      ;
; 0.054  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.530      ; 0.953      ;
; 0.054  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.530      ; 0.953      ;
; 0.054  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.530      ; 0.953      ;
; 0.054  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.530      ; 0.953      ;
; 0.054  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.530      ; 0.953      ;
; 0.139  ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 0.528      ; 0.866      ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.019 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.175     ; 0.793      ;
; 0.019 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.175     ; 0.793      ;
; 0.019 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.175     ; 0.793      ;
; 0.101 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 0.709      ;
; 0.101 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 0.709      ;
; 0.101 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 0.709      ;
; 0.101 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 0.709      ;
; 0.101 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 0.709      ;
; 0.101 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 0.709      ;
; 0.101 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 0.709      ;
; 0.101 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 0.709      ;
; 0.101 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 0.709      ;
; 0.101 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 0.709      ;
; 0.101 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 0.709      ;
; 0.101 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.177     ; 0.709      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.029 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.027      ; 0.985      ;
; 0.029 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.027      ; 0.985      ;
; 0.029 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.027      ; 0.985      ;
; 0.029 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.027      ; 0.985      ;
; 0.087 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 0.931      ;
; 0.087 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 0.931      ;
; 0.087 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 0.931      ;
; 0.087 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 0.931      ;
; 0.087 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 0.931      ;
; 0.087 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 0.931      ;
; 0.087 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 0.931      ;
; 0.087 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 0.931      ;
; 0.087 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 0.931      ;
; 0.087 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 0.931      ;
; 0.087 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 0.931      ;
; 0.129 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.029      ; 0.887      ;
; 0.129 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.029      ; 0.887      ;
; 0.129 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.029      ; 0.887      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Clk_50'                                                                                                                                           ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                   ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.058 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_LB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 0.957      ;
; 0.058 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.038      ; 0.957      ;
; 0.174 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_UB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.036      ; 0.839      ;
; 0.174 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[0]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.036      ; 0.839      ;
; 0.174 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[1]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.036      ; 0.839      ;
; 0.174 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[2]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.036      ; 0.839      ;
; 0.174 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[3]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.036      ; 0.839      ;
; 0.174 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[4]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.036      ; 0.839      ;
; 0.174 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[5]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.036      ; 0.839      ;
; 0.174 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[6]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.036      ; 0.839      ;
; 0.174 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[7]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.036      ; 0.839      ;
; 0.174 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[8]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.036      ; 0.839      ;
; 0.174 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[11]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.036      ; 0.839      ;
; 0.174 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[12]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.036      ; 0.839      ;
; 0.174 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[13]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.036      ; 0.839      ;
; 0.174 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[14]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.036      ; 0.839      ;
; 0.174 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[15]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.036      ; 0.839      ;
; 0.218 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.035      ; 0.794      ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Clk_50'                                                                                                                                            ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                   ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.402 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.169      ; 0.685      ;
; 0.427 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_UB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.712      ;
; 0.427 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[0]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.712      ;
; 0.427 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[1]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.712      ;
; 0.427 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[2]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.712      ;
; 0.427 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[3]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.712      ;
; 0.427 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[4]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.712      ;
; 0.427 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[5]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.712      ;
; 0.427 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[6]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.712      ;
; 0.427 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[7]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.712      ;
; 0.427 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[8]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.712      ;
; 0.427 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[11]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.712      ;
; 0.427 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[12]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.712      ;
; 0.427 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[13]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.712      ;
; 0.427 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[14]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.712      ;
; 0.427 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[15]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.171      ; 0.712      ;
; 0.539 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_LB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.173      ; 0.826      ;
; 0.539 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.173      ; 0.826      ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Pix_clk'                                                                                                                                                                      ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.494 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.673      ; 0.781      ;
; 0.564 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.676      ; 0.854      ;
; 0.564 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.676      ; 0.854      ;
; 0.564 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.676      ; 0.854      ;
; 0.564 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.676      ; 0.854      ;
; 0.564 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.676      ; 0.854      ;
; 0.564 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.676      ; 0.854      ;
; 0.564 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.676      ; 0.854      ;
; 0.564 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.676      ; 0.854      ;
; 0.564 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.676      ; 0.854      ;
; 0.564 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.676      ; 0.854      ;
; 0.690 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.708      ; 1.012      ;
; 0.690 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.708      ; 1.012      ;
; 0.690 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.708      ; 1.012      ;
; 0.690 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.708      ; 1.012      ;
; 0.690 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.708      ; 1.012      ;
; 0.690 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.708      ; 1.012      ;
; 0.690 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.708      ; 1.012      ;
; 0.690 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.708      ; 1.012      ;
; 0.690 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.708      ; 1.012      ;
; 0.690 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 0.708      ; 1.012      ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.510 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.177      ; 0.791      ;
; 0.510 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.177      ; 0.791      ;
; 0.510 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.177      ; 0.791      ;
; 0.556 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.179      ; 0.839      ;
; 0.556 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.179      ; 0.839      ;
; 0.556 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.179      ; 0.839      ;
; 0.556 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.179      ; 0.839      ;
; 0.556 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.179      ; 0.839      ;
; 0.556 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.179      ; 0.839      ;
; 0.556 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.179      ; 0.839      ;
; 0.556 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.179      ; 0.839      ;
; 0.556 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.179      ; 0.839      ;
; 0.556 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.179      ; 0.839      ;
; 0.556 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.179      ; 0.839      ;
; 0.596 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.175      ; 0.875      ;
; 0.596 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.175      ; 0.875      ;
; 0.596 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.175      ; 0.875      ;
; 0.596 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.175      ; 0.875      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.543 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.029     ; 0.618      ;
; 0.543 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.029     ; 0.618      ;
; 0.543 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.029     ; 0.618      ;
; 0.543 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.029     ; 0.618      ;
; 0.543 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.029     ; 0.618      ;
; 0.543 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.029     ; 0.618      ;
; 0.543 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.029     ; 0.618      ;
; 0.543 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.029     ; 0.618      ;
; 0.543 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.029     ; 0.618      ;
; 0.543 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.029     ; 0.618      ;
; 0.543 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.029     ; 0.618      ;
; 0.543 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.029     ; 0.618      ;
; 0.614 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.027     ; 0.691      ;
; 0.614 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.027     ; 0.691      ;
; 0.614 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.027     ; 0.691      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                                       ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock                         ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; 0.788 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle           ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.091      ; 0.983      ;
; 0.788 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.091      ; 0.983      ;
; 0.788 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin            ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.091      ; 0.983      ;
; 0.788 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.091      ; 0.983      ;
; 0.788 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.091      ; 0.983      ;
; 0.788 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.091      ; 0.983      ;
; 0.788 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.091      ; 0.983      ;
; 0.788 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.091      ; 0.983      ;
; 0.788 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.091      ; 0.983      ;
; 0.788 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.091      ; 0.983      ;
; 0.788 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.091      ; 0.983      ;
; 0.792 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.087      ; 0.983      ;
; 0.792 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.087      ; 0.983      ;
; 0.792 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.087      ; 0.983      ;
; 0.792 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.087      ; 0.983      ;
; 0.792 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.087      ; 0.983      ;
; 0.792 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.087      ; 0.983      ;
; 0.792 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.087      ; 0.983      ;
; 0.792 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.087      ; 0.983      ;
; 0.792 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.087      ; 0.983      ;
; 0.792 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.087      ; 0.983      ;
; 0.816 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura      ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.092      ; 1.012      ;
; 0.818 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.090      ; 1.012      ;
; 0.938 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.088      ; 1.130      ;
; 0.938 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.088      ; 1.130      ;
; 0.938 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.088      ; 1.130      ;
; 0.938 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.088      ; 1.130      ;
; 0.938 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.088      ; 1.130      ;
; 0.938 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.088      ; 1.130      ;
; 0.938 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.088      ; 1.130      ;
; 0.938 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.088      ; 1.130      ;
; 0.938 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.088      ; 1.130      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.579 ns




+-------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                           ;
+-----------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                           ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                ; -5.473   ; 0.173 ; -1.644   ; 0.402   ; -3.000              ;
;  CIC_SRAM_controller_UART:inst|clk_25                           ; -3.912   ; 0.173 ; N/A      ; N/A     ; -1.285              ;
;  Clk_50                                                         ; -2.111   ; 0.182 ; -0.877   ; 0.402   ; -3.000              ;
;  Pix_clk                                                        ; -2.147   ; 0.229 ; -1.389   ; 0.494   ; -3.000              ;
;  Programador_controlador_block:inst5|controlador:inst|clk_int   ; -2.475   ; 0.174 ; -0.971   ; 0.543   ; -1.285              ;
;  Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.935   ; 0.174 ; -0.918   ; 0.510   ; -1.285              ;
;  Sram_CIC_3:inst1|clk_int                                       ; -5.473   ; 0.181 ; -1.644   ; 0.788   ; -1.285              ;
;  divisor:inst2|clk_int                                          ; -3.095   ; 0.180 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                                 ; -633.946 ; 0.0   ; -111.401 ; 0.0     ; -351.665            ;
;  CIC_SRAM_controller_UART:inst|clk_25                           ; -102.954 ; 0.000 ; N/A      ; N/A     ; -42.405             ;
;  Clk_50                                                         ; -92.072  ; 0.000 ; -12.662  ; 0.000   ; -92.950             ;
;  Pix_clk                                                        ; -58.908  ; 0.000 ; -25.879  ; 0.000   ; -40.311             ;
;  Programador_controlador_block:inst5|controlador:inst|clk_int   ; -27.747  ; 0.000 ; -12.717  ; 0.000   ; -30.840             ;
;  Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -30.147  ; 0.000 ; -14.797  ; 0.000   ; -25.700             ;
;  Sram_CIC_3:inst1|clk_int                                       ; -265.045 ; 0.000 ; -45.346  ; 0.000   ; -68.105             ;
;  divisor:inst2|clk_int                                          ; -57.073  ; 0.000 ; N/A      ; N/A     ; -51.400             ;
+-----------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Clk_camara     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Sca            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Reset_camara   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_errase     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_lectura    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; trigger_camara ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Led_SDA        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TX        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_estado[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_estado[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_estado[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_estado[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Sda            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Sda                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clk_50                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Line_valid              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Frame_valid             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Trigger                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Start                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Clk_camara     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Sca            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Reset_camara   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_CE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_OE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_WE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_UB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_LB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_errase     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_lectura    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; trigger_camara ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Led_SDA        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; UART_TX        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Data_sram[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Data_sram[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_estado[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_estado[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_estado[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; led_estado[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Sda            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Clk_camara     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Sca            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Reset_camara   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_LB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_errase     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_lectura    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; trigger_camara ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Led_SDA        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; UART_TX        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Data_sram[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Data_sram[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; led_estado[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Sda            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Clk_camara     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Sca            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Reset_camara   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_LB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_errase     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_lectura    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; trigger_camara ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Led_SDA        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; UART_TX        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Data_sram[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Data_sram[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; led_estado[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_add[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SRAM_add[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_add[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_add[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Sda            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                             ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25                           ; 2308     ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25                           ; 44       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; CIC_SRAM_controller_UART:inst|clk_25                           ; 2        ; 0        ; 0        ; 0        ;
; Sram_CIC_3:inst1|clk_int                                       ; CIC_SRAM_controller_UART:inst|clk_25                           ; 3        ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Clk_50                                                         ; 273      ; 1        ; 0        ; 0        ;
; Clk_50                                                         ; Clk_50                                                         ; 12       ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; Clk_50                                                         ; 1        ; 1        ; 0        ; 0        ;
; Sram_CIC_3:inst1|clk_int                                       ; Clk_50                                                         ; 37       ; 1        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int                                          ; 10       ; 0        ; 0        ; 0        ;
; Clk_50                                                         ; divisor:inst2|clk_int                                          ; 8        ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int                                          ; 394      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Pix_clk                                                        ; 0        ; 0        ; 124      ; 0        ;
; Pix_clk                                                        ; Pix_clk                                                        ; 0        ; 0        ; 0        ; 231      ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 60       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 109      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 40       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 91       ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Sram_CIC_3:inst1|clk_int                                       ; 29       ; 0        ; 0        ; 0        ;
; Pix_clk                                                        ; Sram_CIC_3:inst1|clk_int                                       ; 0        ; 1793     ; 0        ; 0        ;
; Sram_CIC_3:inst1|clk_int                                       ; Sram_CIC_3:inst1|clk_int                                       ; 916      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                              ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25                           ; 2308     ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25                           ; 44       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; CIC_SRAM_controller_UART:inst|clk_25                           ; 2        ; 0        ; 0        ; 0        ;
; Sram_CIC_3:inst1|clk_int                                       ; CIC_SRAM_controller_UART:inst|clk_25                           ; 3        ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Clk_50                                                         ; 273      ; 1        ; 0        ; 0        ;
; Clk_50                                                         ; Clk_50                                                         ; 12       ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; Clk_50                                                         ; 1        ; 1        ; 0        ; 0        ;
; Sram_CIC_3:inst1|clk_int                                       ; Clk_50                                                         ; 37       ; 1        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int                                          ; 10       ; 0        ; 0        ; 0        ;
; Clk_50                                                         ; divisor:inst2|clk_int                                          ; 8        ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int                                          ; 394      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Pix_clk                                                        ; 0        ; 0        ; 124      ; 0        ;
; Pix_clk                                                        ; Pix_clk                                                        ; 0        ; 0        ; 0        ; 231      ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 60       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 109      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 40       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 91       ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Sram_CIC_3:inst1|clk_int                                       ; 29       ; 0        ; 0        ; 0        ;
; Pix_clk                                                        ; Sram_CIC_3:inst1|clk_int                                       ; 0        ; 1793     ; 0        ; 0        ;
; Sram_CIC_3:inst1|clk_int                                       ; Sram_CIC_3:inst1|clk_int                                       ; 916      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                          ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; Clk_50                                                         ; 18       ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Pix_clk                                                        ; 0        ; 0        ; 21       ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 15       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 18       ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Sram_CIC_3:inst1|clk_int                                       ; 32       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                           ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; Clk_50                                                         ; 18       ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Pix_clk                                                        ; 0        ; 0        ; 21       ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 15       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 18       ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Sram_CIC_3:inst1|clk_int                                       ; 32       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 30    ; 30   ;
; Unconstrained Input Port Paths  ; 228   ; 228  ;
; Unconstrained Output Ports      ; 76    ; 76   ;
; Unconstrained Output Port Paths ; 121   ; 121  ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                 ;
+----------------------------------------------------------------+----------------------------------------------------------------+------+-------------+
; Target                                                         ; Clock                                                          ; Type ; Status      ;
+----------------------------------------------------------------+----------------------------------------------------------------+------+-------------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25                           ; Base ; Constrained ;
; Clk_50                                                         ; Clk_50                                                         ; Base ; Constrained ;
; Pix_clk                                                        ; Pix_clk                                                        ; Base ; Constrained ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Base ; Constrained ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Base ; Constrained ;
; Sram_CIC_3:inst1|clk_int                                       ; Sram_CIC_3:inst1|clk_int                                       ; Base ; Constrained ;
; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int                                          ; Base ; Constrained ;
+----------------------------------------------------------------+----------------------------------------------------------------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; Frame_valid ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Line_valid  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Reset       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sda         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Start       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Trigger     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; Clk_camara     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Led_SDA        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_LB        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_OE        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_UB        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sca            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sda            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TX        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_errase     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_lectura    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; trigger_camara ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; Frame_valid ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Line_valid  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Pix_data[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Reset       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sda         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Start       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Trigger     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; Clk_camara     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Led_SDA        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_LB        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_OE        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_UB        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sca            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sda            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TX        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_errase     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_lectura    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; trigger_camara ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Tue Sep  3 17:57:34 2024
Info: Command: quartus_sta Sram_CIC -c Sram_CIC
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Sram_CIC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Sram_CIC_3:inst1|clk_int Sram_CIC_3:inst1|clk_int
    Info (332105): create_clock -period 1.000 -name Pix_clk Pix_clk
    Info (332105): create_clock -period 1.000 -name CIC_SRAM_controller_UART:inst|clk_25 CIC_SRAM_controller_UART:inst|clk_25
    Info (332105): create_clock -period 1.000 -name divisor:inst2|clk_int divisor:inst2|clk_int
    Info (332105): create_clock -period 1.000 -name Clk_50 Clk_50
    Info (332105): create_clock -period 1.000 -name Programador_controlador_block:inst5|controlador:inst|clk_int_2 Programador_controlador_block:inst5|controlador:inst|clk_int_2
    Info (332105): create_clock -period 1.000 -name Programador_controlador_block:inst5|controlador:inst|clk_int Programador_controlador_block:inst5|controlador:inst|clk_int
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.473
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.473            -265.045 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -3.912            -102.954 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):    -3.095             -57.073 divisor:inst2|clk_int 
    Info (332119):    -2.475             -27.747 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -2.147             -58.908 Pix_clk 
    Info (332119):    -2.111             -92.072 Clk_50 
    Info (332119):    -1.935             -30.147 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
Info (332146): Worst-case hold slack is 0.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.385               0.000 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):     0.387               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.387               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     0.402               0.000 Clk_50 
    Info (332119):     0.402               0.000 Sram_CIC_3:inst1|clk_int 
    Info (332119):     0.402               0.000 divisor:inst2|clk_int 
    Info (332119):     0.502               0.000 Pix_clk 
Info (332146): Worst-case recovery slack is -1.644
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.644             -45.346 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -1.389             -25.879 Pix_clk 
    Info (332119):    -0.971             -12.717 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -0.918             -14.797 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):    -0.877             -12.662 Clk_50 
Info (332146): Worst-case removal slack is 0.987
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.987               0.000 Clk_50 
    Info (332119):     1.081               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     1.185               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     1.321               0.000 Pix_clk 
    Info (332119):     1.689               0.000 Sram_CIC_3:inst1|clk_int 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -92.950 Clk_50 
    Info (332119):    -3.000             -40.265 Pix_clk 
    Info (332119):    -1.285             -68.105 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -1.285             -51.400 divisor:inst2|clk_int 
    Info (332119):    -1.285             -42.405 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):    -1.285             -30.840 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -1.285             -25.700 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.991
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.991            -241.024 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -3.491             -90.809 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):    -2.747             -48.335 divisor:inst2|clk_int 
    Info (332119):    -2.205             -23.809 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -1.948             -53.147 Pix_clk 
    Info (332119):    -1.788             -77.040 Clk_50 
    Info (332119):    -1.687             -25.354 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
Info (332146): Worst-case hold slack is 0.339
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.339               0.000 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):     0.339               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.339               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     0.353               0.000 divisor:inst2|clk_int 
    Info (332119):     0.354               0.000 Clk_50 
    Info (332119):     0.354               0.000 Sram_CIC_3:inst1|clk_int 
    Info (332119):     0.452               0.000 Pix_clk 
Info (332146): Worst-case recovery slack is -1.387
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.387             -37.664 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -1.180             -21.792 Pix_clk 
    Info (332119):    -0.793             -10.035 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -0.717             -11.441 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):    -0.682              -9.083 Clk_50 
Info (332146): Worst-case removal slack is 0.882
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.882               0.000 Clk_50 
    Info (332119):     0.976               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     1.079               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     1.218               0.000 Pix_clk 
    Info (332119):     1.555               0.000 Sram_CIC_3:inst1|clk_int 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -92.950 Clk_50 
    Info (332119):    -3.000             -40.265 Pix_clk 
    Info (332119):    -1.285             -68.105 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -1.285             -51.400 divisor:inst2|clk_int 
    Info (332119):    -1.285             -42.405 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):    -1.285             -30.840 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -1.285             -25.700 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.742
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.742            -132.953 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -1.424             -34.805 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):    -0.998              -8.902 divisor:inst2|clk_int 
    Info (332119):    -0.654              -5.622 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -0.549             -11.230 Clk_50 
    Info (332119):    -0.503             -12.078 Pix_clk 
    Info (332119):    -0.401              -5.340 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
Info (332146): Worst-case hold slack is 0.173
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.173               0.000 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):     0.174               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.174               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     0.180               0.000 divisor:inst2|clk_int 
    Info (332119):     0.181               0.000 Sram_CIC_3:inst1|clk_int 
    Info (332119):     0.182               0.000 Clk_50 
    Info (332119):     0.229               0.000 Pix_clk 
Info (332146): Worst-case recovery slack is -0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.353              -7.306 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -0.111              -1.110 Pix_clk 
    Info (332119):     0.019               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.029               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     0.058               0.000 Clk_50 
Info (332146): Worst-case removal slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 Clk_50 
    Info (332119):     0.494               0.000 Pix_clk 
    Info (332119):     0.510               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     0.543               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.788               0.000 Sram_CIC_3:inst1|clk_int 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -77.397 Clk_50 
    Info (332119):    -3.000             -40.311 Pix_clk 
    Info (332119):    -1.000             -53.000 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -1.000             -40.000 divisor:inst2|clk_int 
    Info (332119):    -1.000             -33.000 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):    -1.000             -24.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -1.000             -20.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.579 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4832 megabytes
    Info: Processing ended: Tue Sep  3 17:57:40 2024
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


