<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z010clg400-1" LaunchTime="1691569079" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/synth_1/system_wrapper.dcp">
  <File Type="PA-TCL" Name="Differental_Phasemeter_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="Differental_Phasemeter_wrapper_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="Differental_Phasemeter_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="Differental_Phasemeter_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="Differental_Phasemeter_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="Differental_Phasemeter_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="Differental_Phasemeter_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="Differental_Phasemeter_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="Differental_Phasemeter_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../VHDL_Modules/Logic.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../VHDL_Modules/AXI4_Stream_Infastructure.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../VHDL_Modules/CIC32.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../VHDL_Modules/Controllers.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../VHDL_Modules/NCO.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../VHDL_Modules/Main.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../VHDL_Modules/Debuging.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/Differental_Phasemeter/Differental_Phasemeter.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/Differental_Phasemeter/hdl/Differental_Phasemeter_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/AXI4_Stream_Reader.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../1_led_blink.srcs/sources_1/new/AXI4_Stream_Reader.vhd"/>
        <Attr Name="ImportTime" Val="1678774021"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../VHDL_Modules/LFSR.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../VHDL_Modules/LFSR2008.vhd">
      <FileInfo SFType="VHDL2008">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sim_1/new/Delay_Package.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/system/system.bd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../1_led_blink.srcs/sources_1/bd/system/system.bd"/>
        <Attr Name="ImportTime" Val="1678849505"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/system_wrapper.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../1_led_blink.gen/sources_1/bd/system/hdl/system_wrapper.v"/>
        <Attr Name="ImportTime" Val="1678780743"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Differental_Phasemeter_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/cfg/clocks.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="E:/Libraries/Documents/UNIFPGA/redpitaya_guide/cfg/clocks.xdc"/>
        <Attr Name="ImportTime" Val="1678533567"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/imports/cfg/ports.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="E:/Libraries/Documents/UNIFPGA/redpitaya_guide/cfg/ports.xdc"/>
        <Attr Name="ImportTime" Val="1678533567"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/system_wrapper.dcp">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../1_led_blink.srcs/utils_1/imports/synth_1/system_wrapper.dcp"/>
        <Attr Name="ImportTime" Val="1678780736"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Flow_PerfOptimized_high" Flow="Vivado Synthesis 2022"/>
    <Step Id="synth_design">
      <Option Id="Directive">7</Option>
      <Option Id="ResourceSharing">2</Option>
      <Option Id="KeepEquivalentRegisters">1</Option>
      <Option Id="ShregMinSize">5</Option>
      <Option Id="NoCombineLuts">1</Option>
      <Option Id="FsmExtraction">1</Option>
      <Option Id="IncrementalMode">3</Option>
    </Step>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="system_xbar_2"/>
  <BlockFileSet Type="BlockSrcs" Name="system_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Differental_Phasemeter_inverter_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Differental_Phasemeter_axis_data_fifo_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_xbar_7"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axi_protocol_convert_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Differental_Phasemeter_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axis_switch_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Differental_Phasemeter_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Differental_Phasemeter_axis_broadcaster_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Differental_Phasemeter_Subtractor_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Differental_Phasemeter_Phase_Locked_Loop_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Differental_Phasemeter_Phase_Locked_Loop_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="Differental_Phasemeter_Subtractor_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Differental_Phasemeter_Subtractor_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="Differental_Phasemeter_Reset_Latch_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Differental_Phasemeter_AXI4_Stream_Writer_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Differental_Phasemeter_Test_Sequence_Gen_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Differental_Phasemeter_xbar_0"/>
</GenRun>
