// Seed: 132018142
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    output supply1 id_2,
    output wor id_3,
    input wor id_4,
    output uwire id_5,
    input tri1 id_6,
    output supply1 id_7,
    input wire id_8
);
  assign id_5 = id_4;
  wire id_10;
  assign id_3 = id_10;
endmodule
macromodule module_1 (
    input supply0 id_0,
    output wire id_1,
    output wor id_2,
    output uwire id_3,
    output tri id_4
);
  assign id_3 = id_0;
  not (id_3, id_0);
  module_0(
      id_0, id_0, id_4, id_3, id_0, id_1, id_0, id_4, id_0
  );
endmodule
