#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Dec 23 22:33:16 2022
# Process ID: 20060
# Current directory: D:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.runs/system_axi_stream_loop_0_0_synth_1
# Command line: vivado.exe -log system_axi_stream_loop_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_stream_loop_0_0.tcl
# Log file: D:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.runs/system_axi_stream_loop_0_0_synth_1/system_axi_stream_loop_0_0.vds
# Journal file: D:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.runs/system_axi_stream_loop_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_axi_stream_loop_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top system_axi_stream_loop_0_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16924 
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_stream_loop_v3_0_M_AXIS with formal parameter declaration list [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_M_AXIS.v:68]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_stream_loop_v3_0_S_AXIS with formal parameter declaration list [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_S_AXIS.v:58]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 482.352 ; gain = 109.195
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_axi_stream_loop_0_0' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_stream_loop_0_0/synth/system_axi_stream_loop_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_stream_loop_v3_0' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0.v:4]
	Parameter C_ctr_AXIlite_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ctr_AXIlite_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter bit_num bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_stream_loop_v3_0_ctr_AXIlite' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_ctr_AXIlite.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_ctr_AXIlite.v:232]
INFO: [Synth 8-226] default block is never used [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_ctr_AXIlite.v:373]
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_loop_v3_0_ctr_AXIlite' (1#1) [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_ctr_AXIlite.v:4]
INFO: [Synth 8-6157] synthesizing module 'axi_stream_loop_v3_0_S_AXIS' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_S_AXIS.v:4]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_S_AXIS.v:45]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_S_AXIS.v:45]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_S_AXIS.v:45]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter NUMBER_OF_INPUT_WORDS bound to: 8 - type: integer 
	Parameter bit_num bound to: 3 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE_FIFO bound to: 2'b01 
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_S_AXIS.v:45]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_S_AXIS.v:45]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_S_AXIS.v:45]
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_loop_v3_0_S_AXIS' (2#1) [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_S_AXIS.v:4]
INFO: [Synth 8-6157] synthesizing module 'axi_stream_loop_v3_0_M_AXIS' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_M_AXIS.v:4]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_M_AXIS.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_M_AXIS.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_M_AXIS.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_M_AXIS.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_M_AXIS.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_M_AXIS.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_M_AXIS.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_M_AXIS.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_M_AXIS.v:50]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
	Parameter NUMBER_OF_OUTPUT_WORDS bound to: 8 - type: integer 
	Parameter WAIT_COUNT_BITS bound to: 5 - type: integer 
	Parameter bit_num bound to: 4 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_COUNTER bound to: 2'b01 
	Parameter SEND_STREAM bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_M_AXIS.v:111]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_M_AXIS.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_M_AXIS.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_M_AXIS.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_M_AXIS.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_M_AXIS.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_M_AXIS.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_M_AXIS.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_M_AXIS.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_M_AXIS.v:50]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_M_AXIS.v:108]
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_loop_v3_0_M_AXIS' (3#1) [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0_M_AXIS.v:4]
WARNING: [Synth 8-3848] Net read_pointer in module/entity axi_stream_loop_v3_0 does not have driver. [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0.v:105]
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_loop_v3_0' (4#1) [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_stream_loop_0_0' (5#1) [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ip/system_axi_stream_loop_0_0/synth/system_axi_stream_loop_0_0.v:57]
WARNING: [Synth 8-3331] design axi_stream_loop_v3_0_S_AXIS has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design axi_stream_loop_v3_0_S_AXIS has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design axi_stream_loop_v3_0_S_AXIS has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design axi_stream_loop_v3_0_S_AXIS has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design axi_stream_loop_v3_0_ctr_AXIlite has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_stream_loop_v3_0_ctr_AXIlite has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_stream_loop_v3_0_ctr_AXIlite has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_stream_loop_v3_0_ctr_AXIlite has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_stream_loop_v3_0_ctr_AXIlite has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_stream_loop_v3_0_ctr_AXIlite has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 517.047 ; gain = 143.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin axi_stream_loop_v3_0_M_AXIS_inst:read_pointer[2] to constant 0 [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0.v:127]
WARNING: [Synth 8-3295] tying undriven pin axi_stream_loop_v3_0_M_AXIS_inst:read_pointer[1] to constant 0 [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0.v:127]
WARNING: [Synth 8-3295] tying undriven pin axi_stream_loop_v3_0_M_AXIS_inst:read_pointer[0] to constant 0 [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.srcs/sources_1/bd/system/ipshared/e507/hdl/axi_stream_loop_v3_0.v:127]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 517.047 ; gain = 143.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 517.047 ; gain = 143.891
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 864.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 864.152 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 866.742 ; gain = 2.590
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 866.742 ; gain = 493.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 866.742 ; gain = 493.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 866.742 ; gain = 493.586
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'axi_stream_loop_v3_0_M_AXIS'
INFO: [Synth 8-5544] ROM "tx_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
             SEND_STREAM |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'axi_stream_loop_v3_0_M_AXIS'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 866.742 ; gain = 493.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_stream_loop_v3_0_ctr_AXIlite 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module axi_stream_loop_v3_0_S_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_stream_loop_v3_0_M_AXIS 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_stream_loop_v3_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design system_axi_stream_loop_0_0 has port m_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design system_axi_stream_loop_0_0 has port m_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design system_axi_stream_loop_0_0 has port m_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design system_axi_stream_loop_0_0 has port m_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-3331] design system_axi_stream_loop_0_0 has unconnected port ctr_axilite_awprot[2]
WARNING: [Synth 8-3331] design system_axi_stream_loop_0_0 has unconnected port ctr_axilite_awprot[1]
WARNING: [Synth 8-3331] design system_axi_stream_loop_0_0 has unconnected port ctr_axilite_awprot[0]
WARNING: [Synth 8-3331] design system_axi_stream_loop_0_0 has unconnected port ctr_axilite_arprot[2]
WARNING: [Synth 8-3331] design system_axi_stream_loop_0_0 has unconnected port ctr_axilite_arprot[1]
WARNING: [Synth 8-3331] design system_axi_stream_loop_0_0 has unconnected port ctr_axilite_arprot[0]
WARNING: [Synth 8-3331] design system_axi_stream_loop_0_0 has unconnected port s_axis_tstrb[3]
WARNING: [Synth 8-3331] design system_axi_stream_loop_0_0 has unconnected port s_axis_tstrb[2]
WARNING: [Synth 8-3331] design system_axi_stream_loop_0_0 has unconnected port s_axis_tstrb[1]
WARNING: [Synth 8-3331] design system_axi_stream_loop_0_0 has unconnected port s_axis_tstrb[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_stream_loop_v3_0_M_AXIS_inst/tx_done_reg )
INFO: [Synth 8-3886] merging instance 'inst/axi_stream_loop_v3_0_ctr_AXIlite_inst/axi_rresp_reg[0]' (FDRE) to 'inst/axi_stream_loop_v3_0_ctr_AXIlite_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_stream_loop_v3_0_ctr_AXIlite_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/axi_stream_loop_v3_0_ctr_AXIlite_inst/axi_bresp_reg[0]' (FDRE) to 'inst/axi_stream_loop_v3_0_ctr_AXIlite_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_stream_loop_v3_0_ctr_AXIlite_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 866.742 ; gain = 493.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 877.496 ; gain = 504.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 877.648 ; gain = 504.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 888.957 ; gain = 515.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 888.957 ; gain = 515.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 888.957 ; gain = 515.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 888.957 ; gain = 515.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 888.957 ; gain = 515.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 888.957 ; gain = 515.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 888.957 ; gain = 515.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     4|
|3     |LUT2   |     2|
|4     |LUT3   |     2|
|5     |LUT4   |    25|
|6     |LUT5   |     2|
|7     |LUT6   |    37|
|8     |FDRE   |   207|
|9     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------------+---------------------------------+------+
|      |Instance                                  |Module                           |Cells |
+------+------------------------------------------+---------------------------------+------+
|1     |top                                       |                                 |   288|
|2     |  inst                                    |axi_stream_loop_v3_0             |   288|
|3     |    axi_stream_loop_v3_0_M_AXIS_inst      |axi_stream_loop_v3_0_M_AXIS      |    36|
|4     |    axi_stream_loop_v3_0_S_AXIS_inst      |axi_stream_loop_v3_0_S_AXIS      |    11|
|5     |    axi_stream_loop_v3_0_ctr_AXIlite_inst |axi_stream_loop_v3_0_ctr_AXIlite |   231|
+------+------------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 888.957 ; gain = 515.801
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 888.957 ; gain = 166.105
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 888.957 ; gain = 515.801
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 902.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 902.848 ; gain = 541.184
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 902.848 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.runs/system_axi_stream_loop_0_0_synth_1/system_axi_stream_loop_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_axi_stream_loop_0_0, cache-ID = 3ab86b29350a0c39
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 902.848 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/ex12_AXI_DMA.runs/system_axi_stream_loop_0_0_synth_1/system_axi_stream_loop_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_axi_stream_loop_0_0_utilization_synth.rpt -pb system_axi_stream_loop_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 23 22:33:46 2022...
