Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (win64) Build 5266912 Sun Dec 15 09:03:24 MST 2024
| Date         : Thu Apr 17 19:11:26 2025
| Host         : WR_Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Normal_code_control_sets_placed.rpt
| Design       : Normal_code
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    65 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              87 |           23 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              48 |           15 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------------+-------------------------------+------------------+----------------+--------------+
|     Clock Signal     |            Enable Signal            |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-------------------------------------+-------------------------------+------------------+----------------+--------------+
|  clk_div_u2/clkout_r |                                     | drv_mcp3202_u0/ap_vaild_reg_0 |                1 |              1 |         1.00 |
|  clk_div_u2/clkout_r |                                     | rst_btn_IBUF                  |                1 |              1 |         1.00 |
| ~clk_div_u3/CLK_ADC  | drv_mcp3202_u0/port_dout_i_1_n_0    | rst_btn_IBUF                  |                1 |              1 |         1.00 |
|  clk_div_u3/CLK_ADC  |                                     | rst_btn_IBUF                  |                1 |              3 |         3.00 |
|  clk_div_u3/CLK_ADC  | drv_mcp3202_u0/fsm_statu[0]         | rst_btn_IBUF                  |                1 |              4 |         4.00 |
| ~clk_div_u3/CLK_ADC  |                                     | rst_btn_IBUF                  |                1 |              4 |         4.00 |
|  CLK500Hz_BUFG       | led_game_ctrl_u0/captured_pattern_1 | rst_btn_IBUF                  |                3 |              9 |         3.00 |
|  CLK500Hz_BUFG       | led_game_ctrl_u0/led_vec[8]_i_1_n_0 | rst_btn_IBUF                  |                3 |              9 |         3.00 |
|  CLK500Hz_BUFG       | led_game_ctrl_u0/user_input_0       | rst_btn_IBUF                  |                2 |              9 |         4.50 |
|  CLK500Hz_BUFG       |                                     | rst_btn_IBUF                  |                5 |             12 |         2.40 |
|  CLK500Hz_BUFG       | led_game_ctrl_u0/counter            | rst_btn_IBUF                  |                5 |             16 |         3.20 |
|  sysclk_IBUF_BUFG    |                                     | rst_btn_IBUF                  |                4 |             18 |         4.50 |
|  CLK500Hz_BUFG       |                                     | prng_u0/lfsr2[15]_i_1_n_0     |               10 |             48 |         4.80 |
+----------------------+-------------------------------------+-------------------------------+------------------+----------------+--------------+


