{"version":"1.1.0","info":[["/Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu_tb.v",[[[[[["alu",["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[0,0],[6,2]]],["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[0,7],[0,10]]],[],["module"]],["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[35,9]]],[[["x",["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[1,4],[1,18]]],["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[1,17],[1,18]]],["alu"],["port","input"]],["y",["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[1,20],[1,21]]],["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[1,20],[1,21]]],["alu"],["port","x"]],["zero_x",["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[2,4],[2,16]]],["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[2,10],[2,16]]],["alu"],["port","input"]],["zero_y",["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[2,18],[2,24]]],["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[2,18],[2,24]]],["alu"],["port","zero_x"]],["negate_output",["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[2,26],[2,39]]],["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[2,26],[2,39]]],["alu"],["port","zero_y"]],["clk",["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[2,41],[2,44]]],["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[2,41],[2,44]]],["alu"],["port","negate_output"]],["opcode",["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[3,4],[3,22]]],["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[3,16],[3,22]]],["alu"],["port","input"]],["output_result",["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[4,4],[4,36]]],["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[4,23],[4,36]]],["alu"],["port","wire"]],["is_zero",["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[5,4],[5,18]]],["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[5,11],[5,18]]],["alu"],["port","output"]],["is_negative",["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[5,20],[5,31]]],["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[5,20],[5,31]]],["alu"],["port","is_zero"]],["effective_x",["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[8,0],[8,23]]],["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[8,12],[8,23]]],["alu"],["variable","wire"]],["effective_y",["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[8,0],[8,36]]],["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[8,25],[8,36]]],["alu"],["variable","effective_x"]],["internal_output",["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[10,0],[10,26]]],["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[10,11],[10,26]]],["alu"],["variable","reg"]],["OPCODE_OR",["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[19,0],[19,29]]],["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[19,11],[19,20]]],["alu"],["localparam"]],["OPCODE_AND",["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[20,0],[20,29]]],["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[20,11],[20,21]]],["alu"],["localparam"]],["OPCODE_ADD",["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[21,0],[21,29]]],["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[21,11],[21,21]]],["alu"],["localparam"]],["OPCODE_SUB",["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[22,0],[22,29]]],["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[22,11],[22,21]]],["alu"],["localparam"]]]]],[[["alu_tb",[[3,0],[3,14]],[[3,7],[3,13]],[],["module"]],[62,9]],[[["x",[[4,4],[4,16]],[[4,15],[4,16]],["alu_tb"],["variable","reg"]],["y",[[4,4],[4,19]],[[4,18],[4,19]],["alu_tb"],["variable","x"]],["zero_x",[[5,4],[5,14]],[[5,8],[5,14]],["alu_tb"],["variable","reg"]],["zero_y",[[5,4],[5,22]],[[5,16],[5,22]],["alu_tb"],["variable","zero_x"]],["negate_output",[[5,4],[5,37]],[[5,24],[5,37]],["alu_tb"],["variable","zero_y"]],["clk",[[6,4],[6,15]],[[6,8],[6,11]],["alu_tb"],["variable","reg"]],["opcode",[[7,4],[7,20]],[[7,14],[7,20]],["alu_tb"],["variable","reg"]],["output_result",[[8,4],[8,29]],[[8,16],[8,29]],["alu_tb"],["variable","wire"]],["is_zero",[[9,4],[9,16]],[[9,9],[9,16]],["alu_tb"],["variable","wire"]],["is_negative",[[9,4],[9,29]],[[9,18],[9,29]],["alu_tb"],["variable","is_zero"]],["uut",[[11,4],[22,5]],[[11,8],[11,11]],["alu_tb"],["instance","alu"]]]]]],["/Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v"]],null,0]],["/Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/alu.v",[[[[[["control_unit",[[0,0],[12,2]],[[0,7],[0,19]],[],["module"]],[57,9]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["control_unit"],["port","input"]],["instr",[[2,4],[2,22]],[[2,17],[2,22]],["control_unit"],["port","input"]],["reg_a_in",[[3,4],[3,25]],[[3,17],[3,25]],["control_unit"],["port","input"]],["reg_d_in",[[3,27],[3,35]],[[3,27],[3,35]],["control_unit"],["port","reg_a_in"]],["reg_m_in",[[3,37],[3,45]],[[3,37],[3,45]],["control_unit"],["port","reg_d_in"]],["is_negative",[[4,4],[4,21]],[[4,10],[4,21]],["control_unit"],["port","input"]],["is_zero",[[4,23],[4,30]],[[4,23],[4,30]],["control_unit"],["port","is_negative"]],["addr_in",[[5,4],[5,24]],[[5,17],[5,24]],["control_unit"],["port","input"]],["addr_out",[[6,4],[6,26]],[[6,18],[6,26]],["control_unit"],["port","output"]],["instr_type",[[7,4],[7,21]],[[7,11],[7,21]],["control_unit"],["port","output"]],["reg_a_en",[[8,4],[8,19]],[[8,11],[8,19]],["control_unit"],["port","output"]],["reg_d_en",[[8,21],[8,29]],[[8,21],[8,29]],["control_unit"],["port","reg_a_en"]],["reg_m_en",[[8,31],[8,39]],[[8,31],[8,39]],["control_unit"],["port","reg_d_en"]],["set_pc",[[9,4],[9,17]],[[9,11],[9,17]],["control_unit"],["port","output"]],["x",[[10,4],[10,23]],[[10,22],[10,23]],["control_unit"],["port","reg"]],["y",[[10,25],[10,26]],[[10,25],[10,26]],["control_unit"],["port","x"]],["opcode",[[11,4],[11,23]],[[11,17],[11,23]],["control_unit"],["port","output"]],["reg_selects",[[13,4],[13,26]],[[13,15],[13,26]],["control_unit"],["variable","wire"]],["dest_selects",[[14,4],[14,27]],[[14,15],[14,27]],["control_unit"],["variable","wire"]],["flags",[[15,4],[15,20]],[[15,15],[15,20]],["control_unit"],["variable","wire"]],["jump_condition",[[16,4],[16,29]],[[16,15],[16,29]],["control_unit"],["variable","wire"]]]]]]],null,0]],["/Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/memory_tb.v",[[[[[["memory",["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/memory.v",[[0,0],[10,2]]],["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/memory.v",[[0,7],[0,13]]],[],["module"]],["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/memory.v",[39,9]]],[[["clk",["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/memory.v",[[1,4],[1,13]]],["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/memory.v",[[1,10],[1,13]]],["memory"],["port","input"]],["addr",["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/memory.v",[[2,4],[2,21]]],["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/memory.v",[[2,17],[2,21]]],["memory"],["port","input"]],["reg_a_en",["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/memory.v",[[3,4],[3,18]]],["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/memory.v",[[3,10],[3,18]]],["memory"],["port","input"]],["reg_d_en",["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/memory.v",[[4,4],[4,18]]],["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/memory.v",[[4,10],[4,18]]],["memory"],["port","input"]],["reg_m_en",["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/memory.v",[[5,4],[5,18]]],["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/memory.v",[[5,10],[5,18]]],["memory"],["port","input"]],["data_in",["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/memory.v",[[6,4],[6,24]]],["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/memory.v",[[6,17],[6,24]]],["memory"],["port","input"]],["reg_a_out",["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/memory.v",[[7,4],[7,27]]],["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/memory.v",[[7,18],[7,27]]],["memory"],["port","output"]],["reg_d_out",["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/memory.v",[[8,4],[8,27]]],["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/memory.v",[[8,18],[8,27]]],["memory"],["port","output"]],["reg_m_out",["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/memory.v",[[9,4],[9,27]]],["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/memory.v",[[9,18],[9,27]]],["memory"],["port","output"]],["reg_a",["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/memory.v",[[12,0],[12,16]]],["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/memory.v",[[12,11],[12,16]]],["memory"],["variable","reg"]],["reg_d",["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/memory.v",[[13,0],[13,16]]],["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/memory.v",[[13,11],[13,16]]],["memory"],["variable","reg"]],["mem",["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/memory.v",[[20,26],[20,49]]],["file:///Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/memory.v",[[20,37],[20,40]]],["memory"],["variable","reg"]]]]],[[["memory_tb",[[3,0],[3,17]],[[3,7],[3,16]],[],["module"]],[91,9]],[[["clk",[[6,4],[6,11]],[[6,8],[6,11]],["memory_tb"],["variable","reg"]],["addr",[[7,4],[7,19]],[[7,15],[7,19]],["memory_tb"],["variable","reg"]],["reg_a_en",[[8,4],[8,16]],[[8,8],[8,16]],["memory_tb"],["variable","reg"]],["reg_d_en",[[9,4],[9,16]],[[9,8],[9,16]],["memory_tb"],["variable","reg"]],["reg_m_en",[[10,4],[10,16]],[[10,8],[10,16]],["memory_tb"],["variable","reg"]],["data_in",[[11,4],[11,22]],[[11,15],[11,22]],["memory_tb"],["variable","reg"]],["reg_a_out",[[12,4],[12,25]],[[12,16],[12,25]],["memory_tb"],["variable","wire"]],["reg_d_out",[[13,4],[13,25]],[[13,16],[13,25]],["memory_tb"],["variable","wire"]],["reg_m_out",[[14,4],[14,25]],[[14,16],[14,25]],["memory_tb"],["variable","wire"]],["uut",[[17,4],[27,5]],[[17,11],[17,14]],["memory_tb"],["instance","memory"]]]]]],["/Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/memory.v"]],null,0]],["/Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/memory.v",[[[[[["control_unit",[[0,0],[12,2]],[[0,7],[0,19]],[],["module"]],[57,9]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["control_unit"],["port","input"]],["instr",[[2,4],[2,22]],[[2,17],[2,22]],["control_unit"],["port","input"]],["reg_a_in",[[3,4],[3,25]],[[3,17],[3,25]],["control_unit"],["port","input"]],["reg_d_in",[[3,27],[3,35]],[[3,27],[3,35]],["control_unit"],["port","reg_a_in"]],["reg_m_in",[[3,37],[3,45]],[[3,37],[3,45]],["control_unit"],["port","reg_d_in"]],["is_negative",[[4,4],[4,21]],[[4,10],[4,21]],["control_unit"],["port","input"]],["is_zero",[[4,23],[4,30]],[[4,23],[4,30]],["control_unit"],["port","is_negative"]],["addr_in",[[5,4],[5,24]],[[5,17],[5,24]],["control_unit"],["port","input"]],["addr_out",[[6,4],[6,26]],[[6,18],[6,26]],["control_unit"],["port","output"]],["instr_type",[[7,4],[7,21]],[[7,11],[7,21]],["control_unit"],["port","output"]],["reg_a_en",[[8,4],[8,19]],[[8,11],[8,19]],["control_unit"],["port","output"]],["reg_d_en",[[8,21],[8,29]],[[8,21],[8,29]],["control_unit"],["port","reg_a_en"]],["reg_m_en",[[8,31],[8,39]],[[8,31],[8,39]],["control_unit"],["port","reg_d_en"]],["set_pc",[[9,4],[9,17]],[[9,11],[9,17]],["control_unit"],["port","output"]],["x",[[10,4],[10,23]],[[10,22],[10,23]],["control_unit"],["port","reg"]],["y",[[10,25],[10,26]],[[10,25],[10,26]],["control_unit"],["port","x"]],["opcode",[[11,4],[11,23]],[[11,17],[11,23]],["control_unit"],["port","output"]],["reg_selects",[[13,4],[13,26]],[[13,15],[13,26]],["control_unit"],["variable","wire"]],["dest_selects",[[14,4],[14,27]],[[14,15],[14,27]],["control_unit"],["variable","wire"]],["flags",[[15,4],[15,20]],[[15,15],[15,20]],["control_unit"],["variable","wire"]],["jump_condition",[[16,4],[16,29]],[[16,15],[16,29]],["control_unit"],["variable","wire"]]]]]]],null,0]],["/Users/christiansmith/dev/logisim/digital_computer/hardware/hdl/control_unit.v",[[[[[["control_unit",[[0,0],[12,2]],[[0,7],[0,19]],[],["module"]],[57,9]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["control_unit"],["port","input"]],["instr",[[2,4],[2,22]],[[2,17],[2,22]],["control_unit"],["port","input"]],["reg_a_in",[[3,4],[3,25]],[[3,17],[3,25]],["control_unit"],["port","input"]],["reg_d_in",[[3,27],[3,35]],[[3,27],[3,35]],["control_unit"],["port","reg_a_in"]],["reg_m_in",[[3,37],[3,45]],[[3,37],[3,45]],["control_unit"],["port","reg_d_in"]],["is_negative",[[4,4],[4,21]],[[4,10],[4,21]],["control_unit"],["port","input"]],["is_zero",[[4,23],[4,30]],[[4,23],[4,30]],["control_unit"],["port","is_negative"]],["addr_in",[[5,4],[5,24]],[[5,17],[5,24]],["control_unit"],["port","input"]],["addr_out",[[6,4],[6,26]],[[6,18],[6,26]],["control_unit"],["port","output"]],["instr_type",[[7,4],[7,21]],[[7,11],[7,21]],["control_unit"],["port","output"]],["reg_a_en",[[8,4],[8,19]],[[8,11],[8,19]],["control_unit"],["port","output"]],["reg_d_en",[[8,21],[8,29]],[[8,21],[8,29]],["control_unit"],["port","reg_a_en"]],["reg_m_en",[[8,31],[8,39]],[[8,31],[8,39]],["control_unit"],["port","reg_d_en"]],["set_pc",[[9,4],[9,17]],[[9,11],[9,17]],["control_unit"],["port","output"]],["x",[[10,4],[10,23]],[[10,22],[10,23]],["control_unit"],["port","reg"]],["y",[[10,25],[10,26]],[[10,25],[10,26]],["control_unit"],["port","x"]],["opcode",[[11,4],[11,23]],[[11,17],[11,23]],["control_unit"],["port","output"]],["reg_selects",[[13,4],[13,26]],[[13,15],[13,26]],["control_unit"],["variable","wire"]],["dest_selects",[[14,4],[14,27]],[[14,15],[14,27]],["control_unit"],["variable","wire"]],["flags",[[15,4],[15,20]],[[15,15],[15,20]],["control_unit"],["variable","wire"]],["jump_condition",[[16,4],[16,29]],[[16,15],[16,29]],["control_unit"],["variable","wire"]]]]]]],null,0]]]}