

================================================================
== Vivado HLS Report for 'circ_buff_write_128'
================================================================
* Date:           Sat Apr  3 20:05:42 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        estream_write
* Solution:       circ_buff_write_128
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     3.154|        0.42|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-------+----------+-----------+-----------+-----------+----------+
        |              |   Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        |   Loop Name  | min |  max  |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------+-----+-------+----------+-----------+-----------+-----------+----------+
        |- fifo_read   |    ?|      ?|         2|          -|          -|          ?|    no    |
        |- gmem_write  |    0|  32773|         8|          1|          1| 0 ~ 32767 |    yes   |
        +--------------+-----+-------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    597|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        8|      -|     701|    907|    -|
|Memory           |        3|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    298|    -|
|Register         |        0|      -|     635|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       11|      0|    1336|   1834|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+
    |               Instance               |               Module               | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+
    |circ_buff_write_128_control_s_axi_U   |circ_buff_write_128_control_s_axi   |        0|      0|   88|  120|
    |circ_buff_write_128_gmem_out_m_axi_U  |circ_buff_write_128_gmem_out_m_axi  |        8|      0|  613|  787|
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+
    |Total                                 |                                    |        8|      0|  701|  907|
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+----------------------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |           Module           | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------------+---------+---+----+------+-----+------+-------------+
    |data_V_U  |circ_buff_write_128_data_V  |        3|  0|   0|   512|   96|     1|        49152|
    +----------+----------------------------+---------+---+----+------+-----+------+-------------+
    |Total     |                            |        3|  0|   0|   512|   96|     1|        49152|
    +----------+----------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |h_1_fu_377_p2                         |     +    |      0|  0|  22|          15|           1|
    |h_2_fu_463_p2                         |     +    |      0|  0|  22|          15|           1|
    |output_V2_sum3_fu_509_p2              |     +    |      0|  0|  36|          29|          10|
    |output_V2_sum4_fu_478_p2              |     +    |      0|  0|  36|          29|          29|
    |output_V2_sum_fu_271_p2               |     +    |      0|  0|  36|          29|          10|
    |p_neg1_pn_fu_356_p2                   |     +    |      0|  0|  16|          16|          16|
    |ret_V_2_cast6_fu_301_p2               |     +    |      0|  0|  16|           9|           1|
    |ret_V_fu_295_p2                       |     +    |      0|  0|  17|          10|           1|
    |tmp_16_fu_483_p2                      |     +    |      0|  0|  16|           9|           1|
    |tmp_18_fu_444_p2                      |     +    |      0|  0|  16|           9|           9|
    |bytes_to_write_fu_362_p2              |     -    |      0|  0|  16|          16|          16|
    |ap_block_pp0_stage0_01001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_state15_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state16_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state21_pp0_stage0_iter7     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state29                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_485                      |    and   |      0|  0|   2|           1|           1|
    |ap_condition_495                      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op141_writeresp_state29  |    and   |      0|  0|   2|           1|           1|
    |tmp_12_fu_457_p2                      |   icmp   |      0|  0|  13|          16|          16|
    |tmp_4_fu_315_p2                       |   icmp   |      0|  0|  71|         129|         129|
    |tmp_6_fu_325_p2                       |   icmp   |      0|  0|  71|         129|         129|
    |tmp_7_fu_337_p2                       |   icmp   |      0|  0|  50|         128|         128|
    |tmp_9_fu_426_p2                       |   icmp   |      0|  0|  13|          16|           1|
    |tmp_fu_265_p2                         |   icmp   |      0|  0|  11|           8|           1|
    |tmp_s_fu_372_p2                       |   icmp   |      0|  0|  13|          16|          16|
    |ap_block_pp0_stage0_11001             |    or    |      0|  0|   2|           1|           1|
    |or_cond_fu_331_p2                     |    or    |      0|  0|   2|           1|           1|
    |tmp_3_fu_397_p2                       |    or    |      0|  0|  64|          64|          64|
    |p_neg1_pn_v_cast_cast_fu_348_p3       |  select  |      0|  0|   9|           1|           2|
    |tmp_17_fu_436_p3                      |  select  |      0|  0|   9|           1|           9|
    |ap_enable_pp0                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1               |    xor   |      0|  0|   2|           2|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 597|         707|         603|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                        |  109|         23|    1|         23|
    |ap_enable_reg_pp0_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7          |    9|          2|    1|          2|
    |ap_phi_mux_t_V_phi_fu_234_p4     |    9|          2|    9|         18|
    |ap_sig_ioackin_gmem_out_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem_out_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem_out_WREADY   |    9|          2|    1|          2|
    |bytes_to_write_1_reg_221         |    9|          2|   16|         32|
    |data_V_address0                  |   15|          3|    9|         27|
    |gmem_out_AWADDR                  |   15|          3|   32|         96|
    |gmem_out_WDATA                   |   15|          3|  128|        384|
    |gmem_out_blk_n_AR                |    9|          2|    1|          2|
    |gmem_out_blk_n_AW                |    9|          2|    1|          2|
    |gmem_out_blk_n_B                 |    9|          2|    1|          2|
    |gmem_out_blk_n_R                 |    9|          2|    1|          2|
    |gmem_out_blk_n_W                 |    9|          2|    1|          2|
    |h1_reg_240                       |    9|          2|   15|         30|
    |h_reg_209                        |    9|          2|   15|         30|
    |stream_in_V_TDATA_blk_n          |    9|          2|    1|          2|
    |t_V_reg_231                      |    9|          2|    9|         18|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  298|         64|  245|        680|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+-----+----+-----+-----------+
    |               Name              |  FF | LUT| Bits| Const Bits|
    +---------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                        |   22|   0|   22|          0|
    |ap_enable_reg_pp0_iter0          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7          |    1|   0|    1|          0|
    |ap_reg_ioackin_gmem_out_ARREADY  |    1|   0|    1|          0|
    |ap_reg_ioackin_gmem_out_AWREADY  |    1|   0|    1|          0|
    |ap_reg_ioackin_gmem_out_WREADY   |    1|   0|    1|          0|
    |bytes_to_write_1_reg_221         |   16|   0|   16|          0|
    |bytes_to_write_reg_570           |   16|   0|   16|          0|
    |data_V_load_reg_626              |   96|   0|   96|          0|
    |h1_reg_240                       |   15|   0|   15|          0|
    |h_1_reg_584                      |   15|   0|   15|          0|
    |h_reg_209                        |   15|   0|   15|          0|
    |or_cond_reg_566                  |    1|   0|    1|          0|
    |output_V2_sum3_reg_637           |   29|   0|   29|          0|
    |output_V2_sum4_reg_616           |   29|   0|   29|          0|
    |output_V2_sum_reg_534            |   29|   0|   29|          0|
    |ret_V_reg_560                    |   10|   0|   10|          0|
    |stream_head_V                    |    9|   0|    9|          0|
    |stream_head_V_load_reg_552       |    9|   0|    9|          0|
    |stream_tail_V_reg_545            |  128|   0|  128|          0|
    |t_V_reg_231                      |    9|   0|    9|          0|
    |tmp_12_reg_602                   |    1|   0|    1|          0|
    |tmp_16_reg_621                   |    9|   0|    9|          0|
    |tmp_17_cast_reg_524              |   28|   0|   29|          1|
    |tmp_19_reg_597                   |    9|   0|  128|        119|
    |tmp_22_reg_592                   |   64|   0|   64|          0|
    |tmp_reg_530                      |    1|   0|    1|          0|
    |tmp_12_reg_602                   |   64|  32|    1|          0|
    +---------------------------------+-----+----+-----+-----------+
    |Total                            |  635|  32|  692|        120|
    +---------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------------+-----+-----+------------+---------------------+--------------+
|s_axi_control_AWVALID    |  in |    1|    s_axi   |       control       |    pointer   |
|s_axi_control_AWREADY    | out |    1|    s_axi   |       control       |    pointer   |
|s_axi_control_AWADDR     |  in |    5|    s_axi   |       control       |    pointer   |
|s_axi_control_WVALID     |  in |    1|    s_axi   |       control       |    pointer   |
|s_axi_control_WREADY     | out |    1|    s_axi   |       control       |    pointer   |
|s_axi_control_WDATA      |  in |   32|    s_axi   |       control       |    pointer   |
|s_axi_control_WSTRB      |  in |    4|    s_axi   |       control       |    pointer   |
|s_axi_control_ARVALID    |  in |    1|    s_axi   |       control       |    pointer   |
|s_axi_control_ARREADY    | out |    1|    s_axi   |       control       |    pointer   |
|s_axi_control_ARADDR     |  in |    5|    s_axi   |       control       |    pointer   |
|s_axi_control_RVALID     | out |    1|    s_axi   |       control       |    pointer   |
|s_axi_control_RREADY     |  in |    1|    s_axi   |       control       |    pointer   |
|s_axi_control_RDATA      | out |   32|    s_axi   |       control       |    pointer   |
|s_axi_control_RRESP      | out |    2|    s_axi   |       control       |    pointer   |
|s_axi_control_BVALID     | out |    1|    s_axi   |       control       |    pointer   |
|s_axi_control_BREADY     |  in |    1|    s_axi   |       control       |    pointer   |
|s_axi_control_BRESP      | out |    2|    s_axi   |       control       |    pointer   |
|ap_clk                   |  in |    1| ap_ctrl_hs | circ_buff_write_128 | return value |
|ap_rst_n                 |  in |    1| ap_ctrl_hs | circ_buff_write_128 | return value |
|interrupt                | out |    1| ap_ctrl_hs | circ_buff_write_128 | return value |
|m_axi_gmem_out_AWVALID   | out |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_AWREADY   |  in |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_AWADDR    | out |   32|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_AWID      | out |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_AWLEN     | out |    8|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_AWSIZE    | out |    3|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_AWBURST   | out |    2|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_AWLOCK    | out |    2|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_AWCACHE   | out |    4|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_AWPROT    | out |    3|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_AWQOS     | out |    4|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_AWREGION  | out |    4|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_AWUSER    | out |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_WVALID    | out |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_WREADY    |  in |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_WDATA     | out |  128|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_WSTRB     | out |   16|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_WLAST     | out |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_WID       | out |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_WUSER     | out |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_ARVALID   | out |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_ARREADY   |  in |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_ARADDR    | out |   32|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_ARID      | out |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_ARLEN     | out |    8|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_ARSIZE    | out |    3|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_ARBURST   | out |    2|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_ARLOCK    | out |    2|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_ARCACHE   | out |    4|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_ARPROT    | out |    3|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_ARQOS     | out |    4|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_ARREGION  | out |    4|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_ARUSER    | out |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_RVALID    |  in |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_RREADY    | out |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_RDATA     |  in |  128|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_RLAST     |  in |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_RID       |  in |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_RUSER     |  in |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_RRESP     |  in |    2|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_BVALID    |  in |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_BREADY    | out |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_BRESP     |  in |    2|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_BID       |  in |    1|    m_axi   |       gmem_out      |    pointer   |
|m_axi_gmem_out_BUSER     |  in |    1|    m_axi   |       gmem_out      |    pointer   |
|stream_in_V_TDATA        |  in |   64|    axis    |     stream_in_V     |    pointer   |
|stream_in_V_TVALID       |  in |    1|    axis    |     stream_in_V     |    pointer   |
|stream_in_V_TREADY       | out |    1|    axis    |     stream_in_V     |    pointer   |
+-------------------------+-----+-----+------------+---------------------+--------------+

