EDA Netlist Writer report for g31_SIG_CH_MAJ
Fri Mar  1 16:51:29 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Fri Mar  1 16:51:29 2024 ;
; Revision Name             ; g31_SIG_CH_MAJ                        ;
; Top-level Entity Name     ; g31_SIG_CH_MAJ                        ;
; Family                    ; Cyclone V                             ;
+---------------------------+---------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition
    Info: Processing started: Fri Mar  1 16:51:28 2024
Info: Command: quartus_eda --read_settings_files=on --write_settings_files=off g31_SIG_CH_MAJ -c g31_SIG_CH_MAJ --gen_testbench
Info (119006): Selected device 5CSEMA5F31C6 for design "g31_SIG_CH_MAJ"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (201002): Generated VHDL Test Bench File H:/My Documents/ECSE325/lab2/simulation/questa/g31_SIG_CH_MAJ.vht for simulation
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4732 megabytes
    Info: Processing ended: Fri Mar  1 16:51:29 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


