#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jan 22 15:35:08 2025
# Process ID: 29172
# Current directory: D:/Vivado project/Desine/BusControlBoard_top
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11972 D:\Vivado project\Desine\BusControlBoard_top\BusControlBoard_top.xpr
# Log file: D:/Vivado project/Desine/BusControlBoard_top/vivado.log
# Journal file: D:/Vivado project/Desine/BusControlBoard_top\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'edge_detect_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj edge_detect_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/edge_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/edge_detect_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detect_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 413f1ddcb9a549a49fcb01e9590d3903 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot edge_detect_tb_behav xil_defaultlib.edge_detect_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/edge_detect.v" Line 1. Module edge_detect doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_detect
Compiling module xil_defaultlib.edge_detect_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot edge_detect_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "edge_detect_tb_behav -key {Behavioral:sim_1:Functional:edge_detect_tb} -tclbatch {edge_detect_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source edge_detect_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'edge_detect_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 942.695 ; gain = 14.312
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'edge_detect_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj edge_detect_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/edge_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/edge_detect_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detect_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 413f1ddcb9a549a49fcb01e9590d3903 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot edge_detect_tb_behav xil_defaultlib.edge_detect_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/edge_detect.v" Line 1. Module edge_detect doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_detect
Compiling module xil_defaultlib.edge_detect_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot edge_detect_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "edge_detect_tb_behav -key {Behavioral:sim_1:Functional:edge_detect_tb} -tclbatch {edge_detect_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source edge_detect_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'edge_detect_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/edge_detect_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/StoPControl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/edge_detect.v:]
close [ open {D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/sync_detect.v} w ]
add_files {{D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/sync_detect.v}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/sync_detect_tb.v} w ]
add_files -fileset sim_1 {{D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/sync_detect_tb.v}}
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'edge_detect_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj edge_detect_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/edge_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/edge_detect_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detect_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 413f1ddcb9a549a49fcb01e9590d3903 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot edge_detect_tb_behav xil_defaultlib.edge_detect_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/edge_detect.v" Line 5. Module edge_detect doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_detect
Compiling module xil_defaultlib.edge_detect_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot edge_detect_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "edge_detect_tb_behav -key {Behavioral:sim_1:Functional:edge_detect_tb} -tclbatch {edge_detect_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time resolution is 1 ps
source edge_detect_tb.tcl
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top DownholeSPAndPSControl [current_fileset]
update_compile_order -fileset sources_1
set_property top sync_detect_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sync_detect_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sync_detect_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/sync_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/sync_detect_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_detect_tb
ERROR: [VRFC 10-3640] port 'sync_success_t' is not defined [D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/sync_detect_tb.v:31]
ERROR: [VRFC 10-2865] module 'sync_detect_tb' ignored due to previous errors [D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/sync_detect_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sync_detect_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sync_detect_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sources_1/new/sync_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/sync_detect_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_detect_tb
ERROR: [VRFC 10-3640] port 'sync_success_t' is not defined [D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/sync_detect_tb.v:31]
ERROR: [VRFC 10-2865] module 'sync_detect_tb' ignored due to previous errors [D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.srcs/sim_1/new/sync_detect_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado project/Desine/BusControlBoard_top/BusControlBoard_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 22 23:29:58 2025...
