<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 139 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr2842185.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2842185.v</a>
defines: 
time_elapsed: 0.420s
ram usage: 28740 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpcttf7yzg/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr2842185.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2842185.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr2842185.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr2842185.v:1</a>: No timescale set for &#34;pr2842185&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr2842185.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr2842185.v:1</a>: Compile module &#34;work@pr2842185&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr2842185.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr2842185.v:1</a>: Top level module &#34;work@pr2842185&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpcttf7yzg/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_pr2842185
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpcttf7yzg/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpcttf7yzg/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@pr2842185)
 |vpiName:work@pr2842185
 |uhdmallPackages:
 \_package: builtin, parent:work@pr2842185
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@pr2842185, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2842185.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2842185.v</a>, line:1, parent:work@pr2842185
   |vpiDefName:work@pr2842185
   |vpiFullName:work@pr2842185
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_task_call: (MyTask), line:18
       |vpiName:MyTask
       |vpiTask:
       \_task: (MyTask), line:8
         |vpiName:MyTask
         |vpiFullName:work@pr2842185.MyTask
         |vpiStmt:
         \_begin: , parent:MyTask
           |vpiFullName:work@pr2842185.MyTask
           |vpiStmt:
           \_assign_stmt: 
             |vpiLhs:
             \_int_var: (i), line:10
               |vpiName:i
               |vpiFullName:work@pr2842185.MyTask.i
           |vpiStmt:
           \_begin: , line:12
             |vpiFullName:work@pr2842185.MyTask
             |vpiStmt:
             \_sys_func_call: ($display), line:13
               |vpiName:$display
               |vpiArgument:
               \_constant: , line:13
                 |vpiConstType:6
                 |vpiDecompile:&#34;PASSED&#34;
                 |vpiSize:8
                 |STRING:&#34;PASSED&#34;
   |vpiTaskFunc:
   \_task: (MyTask), line:8
   |vpiNet:
   \_logic_net: (i), line:10
     |vpiName:i
     |vpiFullName:work@pr2842185.i
 |uhdmtopModules:
 \_module: work@pr2842185 (work@pr2842185), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2842185.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2842185.v</a>, line:1
   |vpiDefName:work@pr2842185
   |vpiName:work@pr2842185
   |vpiNet:
   \_logic_net: (i), line:10, parent:work@pr2842185
     |vpiName:i
     |vpiFullName:work@pr2842185.i
Object: \work_pr2842185 of type 3000
Object: \work_pr2842185 of type 32
Object: \i of type 36
Object: \work_pr2842185 of type 32
Object:  of type 24
Object: \MyTask of type 60
Object: \i of type 36
Object: \MyTask of type 59
Object:  of type 4
Object:  of type 2
Object: \i of type 612
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \builtin of type 600
Generating RTLIL representation for module `\work_pr2842185&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x370a9a0] str=&#39;\work_pr2842185&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2842185.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2842185.v:10</a>.0-10.0&gt; [0x370ac40] str=&#39;\i&#39;
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x370cbe0]
        AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2842185.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr2842185.v:18</a>.0-18.0&gt; [0x36ff2d0] str=&#39;\MyTask&#39;
      AST_TASK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2842185.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr2842185.v:8</a>.0-8.0&gt; [0x36ff850] str=&#39;\MyTask&#39;
        AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3713810] str=&#39;\i&#39;
        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x370cdf0]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2842185.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/pr2842185.v:12</a>.0-12.0&gt; [0x3713600]
            AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2842185.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/pr2842185.v:13</a>.0-13.0&gt; [0x3713170] str=&#39;$display&#39;
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2842185.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/pr2842185.v:13</a>.0-13.0&gt; [0x3713b30] str=&#39;&#34;PASSED&#34;&#39; bits=&#39;0010001001010000010000010101001101010011010001010100010000100010&#39;(64) range=[63:0] int=1397048354
Segmentation fault

</pre>
</body>