##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for Clock_3
		4.4::Critical Path Report for Clock_4
		4.5::Critical Path Report for Clock_5
		4.6::Critical Path Report for CyBUS_CLK
		4.7::Critical Path Report for UART_1_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_3:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.5::Critical Path Report for (Clock_3:R vs. Clock_3:R)
		5.6::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
		5.7::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.8::Critical Path Report for (Clock_5:R vs. Clock_5:R)
		5.9::Critical Path Report for (Clock_4:R vs. Clock_4:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 14
Clock: Clock_1                      | Frequency: 38.55 MHz   | Target: 1.00 MHz   | 
Clock: Clock_1(fixed-function)      | N/A                    | Target: 1.00 MHz   | 
Clock: Clock_2                      | Frequency: 28.83 MHz   | Target: 0.10 MHz   | 
Clock: Clock_3                      | Frequency: 56.27 MHz   | Target: 1.00 MHz   | 
Clock: Clock_4                      | Frequency: 115.00 MHz  | Target: 0.00 MHz   | 
Clock: Clock_5                      | Frequency: 44.88 MHz   | Target: 0.05 MHz   | 
Clock: Clock_burst                  | N/A                    | Target: 0.01 MHz   | 
Clock: Clock_burst(fixed-function)  | N/A                    | Target: 0.01 MHz   | 
Clock: CyBUS_CLK                    | Frequency: 33.82 MHz   | Target: 24.00 MHz  | 
Clock: CyILO                        | N/A                    | Target: 0.00 MHz   | 
Clock: CyIMO                        | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                 | N/A                    | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                    | N/A                    | Target: 24.00 MHz  | 
Clock: UART_1_IntClock              | Frequency: 53.56 MHz   | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1          Clock_1          1e+006           974057       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2          Clock_2          1e+007           9965313      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3          Clock_3          1e+006           982228       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_4          Clock_4          1e+010           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
Clock_5          Clock_5          2e+007           19977718     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        Clock_2          41666.7          12094        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        Clock_3          41666.7          25395        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        UART_1_IntClock  41666.7          22995        N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock  UART_1_IntClock  2.16667e+006     2148109      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                   Setup to Clk  Clock Name:Phase  
--------------------------  ------------  ----------------  
Count(0)_PAD                42054         Clock_2:R         
Echo_BACK(0)_PAD            24750         Clock_3:R         
Echo_FLEFT(0)_PAD           25390         Clock_3:R         
Echo_FRIGHT(0)_PAD          22984         Clock_3:R         
Echo_LEFT(0)_PAD            24221         Clock_3:R         
Echo_RIGHT(0)_PAD           28127         Clock_3:R         
IR_Sensor_LEFT(0)_PAD       16006         Clock_4:R         
IR_Sensor_RIGHT(0)_PAD      16101         Clock_4:R         
MOTOR_LEFT_PHASE_A(0)_PAD   17168         Clock_1:R         
MOTOR_LEFT_PHASE_B(0)_PAD   17593         Clock_1:R         
MOTOR_RIGHT_PHASE_A(0)_PAD  17810         Clock_1:R         
MOTOR_RIGHT_PHASE_B(0)_PAD  16494         Clock_1:R         
Trigger(0)_PAD              24077         Clock_3:R         


                       3.2::Clock to Out
                       -----------------

Port Name                 Clock to Out  Clock Name:Phase           
------------------------  ------------  -------------------------  
MOTOR_EN_LEFT(0)_PAD      24862         Clock_1(fixed-function):R  
MOTOR_EN_RIGHT(0)_PAD     24438         Clock_1(fixed-function):R  
MOTOR_GRIPPER(0)_PAD      22871         Clock_5:R                  
MOTOR_GRIPPER_ARM(0)_PAD  23216         Clock_5:R                  
MOTOR_LIFTER(0)_PAD       25314         Clock_5:R                  
MOTOR_TRUNK(0)_PAD        24249         Clock_5:R                  
Tx_1(0)_PAD               30752         UART_1_IntClock:R          


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 38.55 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 974057p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21713
-------------------------------------   ----- 
End-of-path arrival time (ps)           21713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q                                    macrocell62     1250   1250  974057  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/main_0                macrocell2      9448  10698  974057  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  14048  974057  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2535  16583  974057  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  21713  974057  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  21713  974057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 28.83 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9965313p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30457
-------------------------------------   ----- 
End-of-path arrival time (ps)           30457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sCTRLReg:ctrlreg\/clock   controlcell3        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell3    1210   1210  9965313  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/main_0          macrocell20     6350   7560  9965313  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/q               macrocell20     3350  10910  9965313  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell5   7817  18727  9965313  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  23857  9965313  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  23857  9965313  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  27157  9965313  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  27157  9965313  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3300  30457  9965313  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  30457  9965313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 56.27 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/clock
Path slack     : 982228p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17272
-------------------------------------   ----- 
End-of-path arrival time (ps)           17272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    760    760  982228  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    760  982228  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   2740   3500  982228  RISE       1
\Timer_Ultrasonic:TimerUDB:status_tc\/main_1         macrocell31      4790   8290  982228  RISE       1
\Timer_Ultrasonic:TimerUDB:status_tc\/q              macrocell31      3350  11640  982228  RISE       1
\Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/status_0   statusicell9     5632  17272  982228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/clock            statusicell9        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Clock_4
*************************************
Clock: Clock_4
Frequency: 115.00 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1134/q
Path End       : \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999991305p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5185
-------------------------------------   ---- 
End-of-path arrival time (ps)           5185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1134/clock_0                                           macrocell113        0      0  RISE       1

Data path
pin name                                          model name    delay     AT       slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ----------  ----  ------
Net_1134/q                                        macrocell113   1250   1250  9999991305  RISE       1
\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/main_0  macrocell114   3935   5185  9999991305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/clock_0          macrocell114        0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for Clock_5
*************************************
Clock: Clock_5
Frequency: 44.88 MHz | Target: 0.05 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19977718p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21782
-------------------------------------   ----- 
End-of-path arrival time (ps)           21782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell22    760    760  19977718  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell23      0    760  19977718  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell23   2740   3500  19977718  RISE       1
\PWM_Servo_Trunk:PWMUDB:status_2\/main_1          macrocell38      7919  11419  19977718  RISE       1
\PWM_Servo_Trunk:PWMUDB:status_2\/q               macrocell38      3350  14769  19977718  RISE       1
\PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/status_2  statusicell13    7013  21782  19977718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/clock              statusicell13       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 33.82 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 12094p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25343
-------------------------------------   ----- 
End-of-path arrival time (ps)           25343
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     4043   6093  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   9443  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   4169  13613  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  18743  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  18743  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  22043  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  22043  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3300  25343  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  25343  12094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8       0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 53.56 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22995p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15202
-------------------------------------   ----- 
End-of-path arrival time (ps)           15202
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell12         2009   2009  22995  RISE       1
\UART_1:BUART:rx_postpoll\/main_0         macrocell27      7548   9557  22995  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell27      3350  12907  22995  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell13   2295  15202  22995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell13      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_3:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 25395p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12762
-------------------------------------   ----- 
End-of-path arrival time (ps)           12762
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2     controlcell6   2050   2050  25395  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/main_2    macrocell30    3221   5271  25395  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/q         macrocell30    3350   8621  25395  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_3  macrocell108   4141  12762  25395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0       macrocell108        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
*****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22995p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15202
-------------------------------------   ----- 
End-of-path arrival time (ps)           15202
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell12         2009   2009  22995  RISE       1
\UART_1:BUART:rx_postpoll\/main_0         macrocell27      7548   9557  22995  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell27      3350  12907  22995  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell13   2295  15202  22995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell13      0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 12094p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25343
-------------------------------------   ----- 
End-of-path arrival time (ps)           25343
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     4043   6093  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   9443  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   4169  13613  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  18743  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  18743  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  22043  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  22043  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3300  25343  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  25343  12094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8       0      0  RISE       1


5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 974057p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21713
-------------------------------------   ----- 
End-of-path arrival time (ps)           21713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q                                    macrocell62     1250   1250  974057  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/main_0                macrocell2      9448  10698  974057  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  14048  974057  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2535  16583  974057  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  21713  974057  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  21713  974057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell2       0      0  RISE       1


5.5::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/clock
Path slack     : 982228p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17272
-------------------------------------   ----- 
End-of-path arrival time (ps)           17272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    760    760  982228  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    760  982228  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   2740   3500  982228  RISE       1
\Timer_Ultrasonic:TimerUDB:status_tc\/main_1         macrocell31      4790   8290  982228  RISE       1
\Timer_Ultrasonic:TimerUDB:status_tc\/q              macrocell31      3350  11640  982228  RISE       1
\Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/status_0   statusicell9     5632  17272  982228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/clock            statusicell9        0      0  RISE       1


5.6::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2148109p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18058
-------------------------------------   ----- 
End-of-path arrival time (ps)           18058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_load_fifo\/q      macrocell97    1250   1250  2148109  RISE       1
\UART_1:BUART:rx_status_4\/main_0  macrocell28    6645   7895  2148109  RISE       1
\UART_1:BUART:rx_status_4\/q       macrocell28    3350  11245  2148109  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4  statusicell8   6813  18058  2148109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell8        0      0  RISE       1


5.7::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9965313p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30457
-------------------------------------   ----- 
End-of-path arrival time (ps)           30457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sCTRLReg:ctrlreg\/clock   controlcell3        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell3    1210   1210  9965313  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/main_0          macrocell20     6350   7560  9965313  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/q               macrocell20     3350  10910  9965313  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell5   7817  18727  9965313  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  23857  9965313  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  23857  9965313  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  27157  9965313  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  27157  9965313  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3300  30457  9965313  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  30457  9965313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8       0      0  RISE       1


5.8::Critical Path Report for (Clock_5:R vs. Clock_5:R)
*******************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19977718p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21782
-------------------------------------   ----- 
End-of-path arrival time (ps)           21782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell22    760    760  19977718  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell23      0    760  19977718  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell23   2740   3500  19977718  RISE       1
\PWM_Servo_Trunk:PWMUDB:status_2\/main_1          macrocell38      7919  11419  19977718  RISE       1
\PWM_Servo_Trunk:PWMUDB:status_2\/q               macrocell38      3350  14769  19977718  RISE       1
\PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/status_2  statusicell13    7013  21782  19977718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/clock              statusicell13       0      0  RISE       1


5.9::Critical Path Report for (Clock_4:R vs. Clock_4:R)
*******************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1134/q
Path End       : \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999991305p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5185
-------------------------------------   ---- 
End-of-path arrival time (ps)           5185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1134/clock_0                                           macrocell113        0      0  RISE       1

Data path
pin name                                          model name    delay     AT       slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ----------  ----  ------
Net_1134/q                                        macrocell113   1250   1250  9999991305  RISE       1
\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/main_0  macrocell114   3935   5185  9999991305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/clock_0          macrocell114        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 12094p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25343
-------------------------------------   ----- 
End-of-path arrival time (ps)           25343
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     4043   6093  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   9443  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   4169  13613  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  18743  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  18743  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  22043  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  22043  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3300  25343  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  25343  12094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 15394p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22043
-------------------------------------   ----- 
End-of-path arrival time (ps)           22043
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     4043   6093  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   9443  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   4169  13613  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  18743  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  18743  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  22043  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  22043  15394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/clock  datapathcell7       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 18694p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18743
-------------------------------------   ----- 
End-of-path arrival time (ps)           18743
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     4043   6093  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   9443  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   4169  13613  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  18743  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  18743  18694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/cs_addr_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 21860p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13616
-------------------------------------   ----- 
End-of-path arrival time (ps)           13616
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     4043   6093  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   9443  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/cs_addr_0  datapathcell6   4173  13616  21860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 21864p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13613
-------------------------------------   ----- 
End-of-path arrival time (ps)           13613
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     4043   6093  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   9443  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   4169  13613  21864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/cs_addr_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 22949p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12528
-------------------------------------   ----- 
End-of-path arrival time (ps)           12528
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     4043   6093  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   9443  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/cs_addr_0  datapathcell7   3084  12528  22949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/clock  datapathcell7       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/cs_addr_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 22953p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12524
-------------------------------------   ----- 
End-of-path arrival time (ps)           12524
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     4043   6093  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   9443  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/cs_addr_0  datapathcell8   3081  12524  22953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22995p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15202
-------------------------------------   ----- 
End-of-path arrival time (ps)           15202
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell12         2009   2009  22995  RISE       1
\UART_1:BUART:rx_postpoll\/main_0         macrocell27      7548   9557  22995  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell27      3350  12907  22995  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell13   2295  15202  22995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell13      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24099p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13338
-------------------------------------   ----- 
End-of-path arrival time (ps)           13338
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0  controlcell5     2050   2050  12094  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_0   datapathcell9    6158   8208  24099  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/co_msb      datapathcell9    5130  13338  24099  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/ci          datapathcell10      0  13338  24099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell10      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 25395p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12762
-------------------------------------   ----- 
End-of-path arrival time (ps)           12762
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2     controlcell6   2050   2050  25395  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/main_2    macrocell30    3221   5271  25395  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/q         macrocell30    3350   8621  25395  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_3  macrocell108   4141  12762  25395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0       macrocell108        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2
Path End       : \Timer_Ultrasonic:TimerUDB:timer_enable\/main_4
Capture Clock  : \Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0
Path slack     : 26180p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11977
-------------------------------------   ----- 
End-of-path arrival time (ps)           11977
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2       controlcell6   2050   2050  25395  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable_split\/main_2  macrocell136   4292   6342  26180  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable_split\/q       macrocell136   3350   9692  26180  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/main_4        macrocell111   2284  11977  26180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0           macrocell111        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 26317p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11840
-------------------------------------   ----- 
End-of-path arrival time (ps)           11840
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2     controlcell6   2050   2050  25395  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/main_2    macrocell30    3221   5271  25395  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/q         macrocell30    3350   8621  25395  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_3  macrocell109   3219  11840  26317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0       macrocell109        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2
Path End       : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0
Path slack     : 26317p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11840
-------------------------------------   ----- 
End-of-path arrival time (ps)           11840
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2   controlcell6   2050   2050  25395  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/main_2  macrocell30    3221   5271  25395  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/q       macrocell30    3350   8621  25395  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_3   macrocell110   3219  11840  26317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0          macrocell110        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2
Path End       : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 26509p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3130
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12028
-------------------------------------   ----- 
End-of-path arrival time (ps)           12028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2     controlcell6     2050   2050  25395  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/main_2    macrocell30      3221   5271  25395  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/q         macrocell30      3350   8621  25395  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell14   3407  12028  26509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2
Path End       : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 26510p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3130
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12027
-------------------------------------   ----- 
End-of-path arrival time (ps)           12027
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2     controlcell6     2050   2050  25395  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/main_2    macrocell30      3221   5271  25395  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/q         macrocell30      3350   8621  25395  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell15   3406  12027  26510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock          datapathcell15      0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 26972p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8635
-------------------------------------   ---- 
End-of-path arrival time (ps)           8635
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0  controlcell5     2050   2050  12094  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cs_addr_0   datapathcell10   6585   8635  26972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell10      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 27399p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8208
-------------------------------------   ---- 
End-of-path arrival time (ps)           8208
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0  controlcell5    2050   2050  12094  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_0   datapathcell9   6158   8208  27399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:disable_run_i\/main_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0
Path slack     : 29597p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8560
-------------------------------------   ---- 
End-of-path arrival time (ps)           8560
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0      controlcell5   2050   2050  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/main_0  macrocell81    6510   8560  29597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0    macrocell81         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_1\/main_0
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 30156p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8001
-------------------------------------   ---- 
End-of-path arrival time (ps)           8001
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell12       2009   2009  22995  RISE       1
\UART_1:BUART:pollcount_1\/main_0  macrocell102   5992   8001  30156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_0\/main_0
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 30156p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8001
-------------------------------------   ---- 
End-of-path arrival time (ps)           8001
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell12       2009   2009  22995  RISE       1
\UART_1:BUART:pollcount_0\/main_0  macrocell103   5992   8001  30156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell103        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 30996p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7161
-------------------------------------   ---- 
End-of-path arrival time (ps)           7161
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell12      2009   2009  22995  RISE       1
\UART_1:BUART:rx_state_2\/main_0  macrocell99   5152   7161  30996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_last\/main_0
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 30996p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7161
-------------------------------------   ---- 
End-of-path arrival time (ps)           7161
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell12       2009   2009  22995  RISE       1
\UART_1:BUART:rx_last\/main_0  macrocell105   5152   7161  30996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell105        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 31005p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7152
-------------------------------------   ---- 
End-of-path arrival time (ps)           7152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell12      2009   2009  22995  RISE       1
\UART_1:BUART:rx_state_0\/main_0  macrocell96   5143   7152  31005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 31005p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7152
-------------------------------------   ---- 
End-of-path arrival time (ps)           7152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell12       2009   2009  22995  RISE       1
\UART_1:BUART:rx_status_3\/main_0  macrocell104   5143   7152  31005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 31592p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10075
-------------------------------------   ----- 
End-of-path arrival time (ps)           10075
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0      controlcell5   2050   2050  12094  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/reset  statusicell5   8025  10075  31592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock     statusicell5        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2
Path End       : \Timer_Ultrasonic:TimerUDB:timer_enable\/main_1
Capture Clock  : \Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0
Path slack     : 31801p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6356
-------------------------------------   ---- 
End-of-path arrival time (ps)           6356
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2  controlcell6   2050   2050  25395  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/main_1   macrocell111   4306   6356  31801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0           macrocell111        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_0
Path End       : \Timer_Ultrasonic:TimerUDB:capture_last\/main_4
Capture Clock  : \Timer_Ultrasonic:TimerUDB:capture_last\/clock_0
Path slack     : 31960p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6197
-------------------------------------   ---- 
End-of-path arrival time (ps)           6197
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_0  controlcell6   2050   2050  25406  RISE       1
\Timer_Ultrasonic:TimerUDB:capture_last\/main_4   macrocell106   4147   6197  31960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capture_last\/clock_0           macrocell106        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2
Path End       : \Timer_Ultrasonic:TimerUDB:capture_last\/main_2
Capture Clock  : \Timer_Ultrasonic:TimerUDB:capture_last\/clock_0
Path slack     : 32126p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6031
-------------------------------------   ---- 
End-of-path arrival time (ps)           6031
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2  controlcell6   2050   2050  25395  RISE       1
\Timer_Ultrasonic:TimerUDB:capture_last\/main_2   macrocell106   3981   6031  32126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capture_last\/clock_0           macrocell106        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:timer_enable\/main_2
Capture Clock  : \Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0
Path slack     : 32140p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6017
-------------------------------------   ---- 
End-of-path arrival time (ps)           6017
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1  controlcell6   2050   2050  25737  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/main_2   macrocell111   3967   6017  32140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0           macrocell111        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:capture_last\/main_3
Capture Clock  : \Timer_Ultrasonic:TimerUDB:capture_last\/clock_0
Path slack     : 32291p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1  controlcell6   2050   2050  25737  RISE       1
\Timer_Ultrasonic:TimerUDB:capture_last\/main_3   macrocell106   3816   5866  32291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capture_last\/clock_0           macrocell106        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/reset
Capture Clock  : \PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/clock
Path slack     : 32475p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9191
-------------------------------------   ---- 
End-of-path arrival time (ps)           9191
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0  controlcell5   2050   2050  12094  RISE       1
\PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/reset      statusicell6   7141   9191  32475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/clock             statusicell6        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \PWM_Color_Sensor:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0
Path slack     : 32475p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9191
-------------------------------------   ---- 
End-of-path arrival time (ps)           9191
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0  controlcell5   2050   2050  12094  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/ar_0       macrocell85    7141   9191  32475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \PWM_Color_Sensor:PWMUDB:trig_disable\/ar_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0
Path slack     : 32475p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9191
-------------------------------------   ---- 
End-of-path arrival time (ps)           9191
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0  controlcell5   2050   2050  12094  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/ar_0         macrocell86    7141   9191  32475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0             macrocell86         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \PWM_Color_Sensor:PWMUDB:status_0\/ar_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:status_0\/clock_0
Path slack     : 32475p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9191
-------------------------------------   ---- 
End-of-path arrival time (ps)           9191
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0  controlcell5   2050   2050  12094  RISE       1
\PWM_Color_Sensor:PWMUDB:status_0\/ar_0             macrocell88    7141   9191  32475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:status_0\/clock_0                 macrocell88         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_0
Path End       : \Timer_Ultrasonic:TimerUDB:run_mode\/main_4
Capture Clock  : \Timer_Ultrasonic:TimerUDB:run_mode\/clock_0
Path slack     : 32852p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5304
-------------------------------------   ---- 
End-of-path arrival time (ps)           5304
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_0  controlcell6   2050   2050  25406  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/main_4       macrocell107   3254   5304  32852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/clock_0               macrocell107        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2
Path End       : \Timer_Ultrasonic:TimerUDB:run_mode\/main_2
Capture Clock  : \Timer_Ultrasonic:TimerUDB:run_mode\/clock_0
Path slack     : 32865p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5291
-------------------------------------   ---- 
End-of-path arrival time (ps)           5291
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2  controlcell6   2050   2050  25395  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/main_2       macrocell107   3241   5291  32865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/clock_0               macrocell107        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:run_mode\/main_3
Capture Clock  : \Timer_Ultrasonic:TimerUDB:run_mode\/clock_0
Path slack     : 33186p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1  controlcell6   2050   2050  25737  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/main_3       macrocell107   2921   4971  33186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/clock_0               macrocell107        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 974057p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21713
-------------------------------------   ----- 
End-of-path arrival time (ps)           21713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q                                    macrocell62     1250   1250  974057  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/main_0                macrocell2      9448  10698  974057  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  14048  974057  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2535  16583  974057  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  21713  974057  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  21713  974057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell2       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 976460p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19310
-------------------------------------   ----- 
End-of-path arrival time (ps)           19310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q                                    macrocell76     1250   1250  976460  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:reload\/main_0                macrocell9      6496   7746  976460  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  11096  976460  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3084  14180  976460  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  19310  976460  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  19310  976460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell4       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_1\/q
Path End       : \QuadDec_RIGHT:Net_1251\/main_7
Capture Clock  : \QuadDec_RIGHT:Net_1251\/clock_0
Path slack     : 976643p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19847
-------------------------------------   ----- 
End-of-path arrival time (ps)           19847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_1\/q     macrocell64   1250   1250  976643  RISE       1
\QuadDec_RIGHT:Net_1251_split\/main_5  macrocell57   9085  10335  976643  RISE       1
\QuadDec_RIGHT:Net_1251_split\/q       macrocell57   3350  13685  976643  RISE       1
\QuadDec_RIGHT:Net_1251\/main_7        macrocell52   6162  19847  976643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 977357p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16583
-------------------------------------   ----- 
End-of-path arrival time (ps)           16583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q                                    macrocell62     1250   1250  974057  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/main_0                macrocell2      9448  10698  974057  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  14048  974057  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2535  16583  977357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 977360p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16580
-------------------------------------   ----- 
End-of-path arrival time (ps)           16580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q                                    macrocell62     1250   1250  974057  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/main_0                macrocell2      9448  10698  974057  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  14048  974057  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   2532  16580  977360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell2       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 979760p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14180
-------------------------------------   ----- 
End-of-path arrival time (ps)           14180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q                                    macrocell76     1250   1250  976460  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:reload\/main_0                macrocell9      6496   7746  976460  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  11096  976460  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3084  14180  979760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 979761p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14179
-------------------------------------   ----- 
End-of-path arrival time (ps)           14179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q                                    macrocell76     1250   1250  976460  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:reload\/main_0                macrocell9      6496   7746  976460  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  11096  976460  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   3083  14179  979761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell4       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1203\/q
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 979902p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14038
-------------------------------------   ----- 
End-of-path arrival time (ps)           14038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1203\/q                                    macrocell73     1250   1250  977572  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     3395   4645  977572  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350   7995  977572  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4   6043  14038  979902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell4       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_0\/q
Path End       : \QuadDec_RIGHT:Net_1203\/main_5
Capture Clock  : \QuadDec_RIGHT:Net_1203\/clock_0
Path slack     : 980655p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15835
-------------------------------------   ----- 
End-of-path arrival time (ps)           15835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_0\/q     macrocell65   1250   1250  980226  RISE       1
\QuadDec_RIGHT:Net_1203_split\/main_6  macrocell71   8937  10187  980655  RISE       1
\QuadDec_RIGHT:Net_1203_split\/q       macrocell71   3350  13537  980655  RISE       1
\QuadDec_RIGHT:Net_1203\/main_5        macrocell59   2298  15835  980655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1203\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_LEFT:Net_1251\/main_7
Capture Clock  : \QuadDec_LEFT:Net_1251\/clock_0
Path slack     : 980684p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15806
-------------------------------------   ----- 
End-of-path arrival time (ps)           15806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_filt\/q  macrocell75   1250   1250  980684  RISE       1
\QuadDec_LEFT:Net_1251_split\/main_3   macrocell1    8917  10167  980684  RISE       1
\QuadDec_LEFT:Net_1251_split\/q        macrocell1    3350  13517  980684  RISE       1
\QuadDec_LEFT:Net_1251\/main_7         macrocell66   2289  15806  980684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:error\/q
Path End       : \QuadDec_LEFT:Net_1203\/main_5
Capture Clock  : \QuadDec_LEFT:Net_1203\/clock_0
Path slack     : 980692p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15798
-------------------------------------   ----- 
End-of-path arrival time (ps)           15798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:error\/q       macrocell77    1250   1250  980692  RISE       1
\QuadDec_LEFT:Net_1203_split\/main_4  macrocell137   8894  10144  980692  RISE       1
\QuadDec_LEFT:Net_1203_split\/q       macrocell137   3350  13494  980692  RISE       1
\QuadDec_LEFT:Net_1203\/main_5        macrocell73    2304  15798  980692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1203\/q
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 980872p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13068
-------------------------------------   ----- 
End-of-path arrival time (ps)           13068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1203\/q                                    macrocell73     1250   1250  977572  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     3395   4645  977572  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350   7995  977572  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   5073  13068  980872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1203\/q
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 981454p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12486
-------------------------------------   ----- 
End-of-path arrival time (ps)           12486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1203\/clock_0                           macrocell59         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1203\/q                                    macrocell59     1250   1250  978684  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      3626   4876  978684  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   8226  978684  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   4260  12486  981454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell2       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1203\/q
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 981984p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11956
-------------------------------------   ----- 
End-of-path arrival time (ps)           11956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1203\/clock_0                           macrocell59         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1203\/q                                    macrocell59     1250   1250  978684  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      3626   4876  978684  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   8226  978684  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   3730  11956  981984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/clock
Path slack     : 982228p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17272
-------------------------------------   ----- 
End-of-path arrival time (ps)           17272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    760    760  982228  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    760  982228  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   2740   3500  982228  RISE       1
\Timer_Ultrasonic:TimerUDB:status_tc\/main_1         macrocell31      4790   8290  982228  RISE       1
\Timer_Ultrasonic:TimerUDB:status_tc\/q              macrocell31      3350  11640  982228  RISE       1
\Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/status_0   statusicell9     5632  17272  982228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/clock            statusicell9        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 982343p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17157
-------------------------------------   ----- 
End-of-path arrival time (ps)           17157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  976907  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  976907  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  976907  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:status_3\/main_0            macrocell12     5041   8541  982343  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:status_3\/q                 macrocell12     3350  11891  982343  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    5266  17157  982343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell3        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 982897p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12873
-------------------------------------   ----- 
End-of-path arrival time (ps)           12873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  982228  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  982228  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  982228  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell14   4243   7743  982897  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell14   5130  12873  982897  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/ci         datapathcell15      0  12873  982897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock          datapathcell15      0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 983458p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16042
-------------------------------------   ----- 
End-of-path arrival time (ps)           16042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  976560  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  976560  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  976560  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:status_3\/main_0            macrocell5      3791   7291  983458  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  10641  983458  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    5400  16042  983458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell1        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 984158p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15342
-------------------------------------   ----- 
End-of-path arrival time (ps)           15342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  984158  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  984158  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  984158  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:status_0\/main_0             macrocell3      3583   7213  984158  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350  10563  984158  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    4778  15342  984158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell1        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:error\/clock_0
Path slack     : 985377p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11113
-------------------------------------   ----- 
End-of-path arrival time (ps)           11113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q             macrocell76   1250   1250  976460  RISE       1
\QuadDec_LEFT:bQuadDec:error\/main_0  macrocell77   9863  11113  985377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_0\/clock_0
Path slack     : 985377p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11113
-------------------------------------   ----- 
End-of-path arrival time (ps)           11113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q               macrocell76   1250   1250  976460  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/main_0  macrocell79   9863  11113  985377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:error\/q
Path End       : \QuadDec_LEFT:Net_1260\/main_1
Capture Clock  : \QuadDec_LEFT:Net_1260\/clock_0
Path slack     : 985378p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11112
-------------------------------------   ----- 
End-of-path arrival time (ps)           11112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:error\/q  macrocell77   1250   1250  980692  RISE       1
\QuadDec_LEFT:Net_1260\/main_1   macrocell76   9862  11112  985378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1251\/q
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 985604p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8336
-------------------------------------   ---- 
End-of-path arrival time (ps)           8336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1251\/q                                    macrocell66     1250   1250  983321  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell4   7086   8336  985604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell4       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_LEFT:Net_1251\/main_3
Capture Clock  : \QuadDec_LEFT:Net_1251\/clock_0
Path slack     : 985769p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10721
-------------------------------------   ----- 
End-of-path arrival time (ps)           10721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_filt\/q  macrocell75   1250   1250  980684  RISE       1
\QuadDec_LEFT:Net_1251\/main_3         macrocell66   9471  10721  985769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1251\/q
Path End       : \QuadDec_RIGHT:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:Stsreg\/clock
Path slack     : 985860p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13640
-------------------------------------   ----- 
End-of-path arrival time (ps)           13640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1251\/q                macrocell52    1250   1250  978652  RISE       1
\QuadDec_RIGHT:Net_530\/main_1            macrocell7     6777   8027  985860  RISE       1
\QuadDec_RIGHT:Net_530\/q                 macrocell7     3350  11377  985860  RISE       1
\QuadDec_RIGHT:bQuadDec:Stsreg\/status_0  statusicell2   2263  13640  985860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:Stsreg\/clock                      statusicell2        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1251\/q
Path End       : \QuadDec_RIGHT:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_RIGHT:bQuadDec:Stsreg\/clock
Path slack     : 985862p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13638
-------------------------------------   ----- 
End-of-path arrival time (ps)           13638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1251\/q                macrocell52    1250   1250  978652  RISE       1
\QuadDec_RIGHT:Net_611\/main_1            macrocell8     6777   8027  985862  RISE       1
\QuadDec_RIGHT:Net_611\/q                 macrocell8     3350  11377  985862  RISE       1
\QuadDec_RIGHT:bQuadDec:Stsreg\/status_1  statusicell2   2260  13638  985862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:Stsreg\/clock                      statusicell2        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1251\/q
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 985925p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8015
-------------------------------------   ---- 
End-of-path arrival time (ps)           8015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1251\/q                                    macrocell52     1250   1250  978652  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   6765   8015  985925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell2       0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_RIGHT:Net_1251\/main_3
Capture Clock  : \QuadDec_RIGHT:Net_1251\/clock_0
Path slack     : 986183p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10307
-------------------------------------   ----- 
End-of-path arrival time (ps)           10307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/q  macrocell61   1250   1250  980758  RISE       1
\QuadDec_RIGHT:Net_1251\/main_3         macrocell52   9057  10307  986183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_RIGHT:Net_1203\/main_1
Capture Clock  : \QuadDec_RIGHT:Net_1203\/clock_0
Path slack     : 986183p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10307
-------------------------------------   ----- 
End-of-path arrival time (ps)           10307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/q  macrocell61   1250   1250  980758  RISE       1
\QuadDec_RIGHT:Net_1203\/main_1         macrocell59   9057  10307  986183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1203\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 986197p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7743
-------------------------------------   ---- 
End-of-path arrival time (ps)           7743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  982228  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  982228  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  982228  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell14   4243   7743  986197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_0\/q
Path End       : \QuadDec_RIGHT:Net_1251\/main_6
Capture Clock  : \QuadDec_RIGHT:Net_1251\/clock_0
Path slack     : 986287p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10203
-------------------------------------   ----- 
End-of-path arrival time (ps)           10203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_0\/q  macrocell65   1250   1250  980226  RISE       1
\QuadDec_RIGHT:Net_1251\/main_6     macrocell52   8953  10203  986287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_0\/q
Path End       : \QuadDec_RIGHT:Net_1203\/main_4
Capture Clock  : \QuadDec_RIGHT:Net_1203\/clock_0
Path slack     : 986287p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10203
-------------------------------------   ----- 
End-of-path arrival time (ps)           10203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_0\/q  macrocell65   1250   1250  980226  RISE       1
\QuadDec_RIGHT:Net_1203\/main_4     macrocell59   8953  10203  986287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1203\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:error\/q
Path End       : \QuadDec_LEFT:Net_1203\/main_2
Capture Clock  : \QuadDec_LEFT:Net_1203\/clock_0
Path slack     : 986310p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10180
-------------------------------------   ----- 
End-of-path arrival time (ps)           10180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:error\/q  macrocell77   1250   1250  980692  RISE       1
\QuadDec_LEFT:Net_1203\/main_2   macrocell73   8930  10180  986310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:error\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_1\/clock_0
Path slack     : 986310p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10180
-------------------------------------   ----- 
End-of-path arrival time (ps)           10180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:error\/q         macrocell77   1250   1250  980692  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/main_3  macrocell78   8930  10180  986310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1251\/q
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 986432p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7508
-------------------------------------   ---- 
End-of-path arrival time (ps)           7508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1251\/q                                    macrocell52     1250   1250  978652  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   6258   7508  986432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_RIGHT:Net_1251\/main_2
Capture Clock  : \QuadDec_RIGHT:Net_1251\/clock_0
Path slack     : 986540p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9950
-------------------------------------   ---- 
End-of-path arrival time (ps)           9950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/q  macrocell60   1250   1250  976676  RISE       1
\QuadDec_RIGHT:Net_1251\/main_2         macrocell52   8700   9950  986540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_RIGHT:Net_1203\/main_0
Capture Clock  : \QuadDec_RIGHT:Net_1203\/clock_0
Path slack     : 986540p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9950
-------------------------------------   ---- 
End-of-path arrival time (ps)           9950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/q  macrocell60   1250   1250  976676  RISE       1
\QuadDec_RIGHT:Net_1203\/main_0         macrocell59   8700   9950  986540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1203\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 986605p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7335
-------------------------------------   ---- 
End-of-path arrival time (ps)           7335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  982228  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  982228  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  982228  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell15   3835   7335  986605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock          datapathcell15      0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1251\/q
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 986621p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7319
-------------------------------------   ---- 
End-of-path arrival time (ps)           7319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1251\/q                                    macrocell66     1250   1250  983321  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3   6069   7319  986621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:timer_enable\/q
Path End       : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 986907p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7033
-------------------------------------   ---- 
End-of-path arrival time (ps)           7033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:timer_enable\/q             macrocell111     1250   1250  984154  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell15   5783   7033  986907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock          datapathcell15      0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:Net_1251\/main_1
Capture Clock  : \QuadDec_LEFT:Net_1251\/clock_0
Path slack     : 986970p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9520
-------------------------------------   ---- 
End-of-path arrival time (ps)           9520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q       macrocell76   1250   1250  976460  RISE       1
\QuadDec_LEFT:Net_1251\/main_1  macrocell66   8270   9520  986970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_1\/q
Path End       : \QuadDec_RIGHT:Net_1260\/main_2
Capture Clock  : \QuadDec_RIGHT:Net_1260\/clock_0
Path slack     : 987075p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9415
-------------------------------------   ---- 
End-of-path arrival time (ps)           9415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_1\/q  macrocell64   1250   1250  976643  RISE       1
\QuadDec_RIGHT:Net_1260\/main_2     macrocell62   8165   9415  987075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_1\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_0\/clock_0
Path slack     : 987075p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9415
-------------------------------------   ---- 
End-of-path arrival time (ps)           9415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_1\/q       macrocell64   1250   1250  976643  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/main_4  macrocell65   8165   9415  987075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_0\/clock_0
Path slack     : 987107p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9383
-------------------------------------   ---- 
End-of-path arrival time (ps)           9383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/q   macrocell60   1250   1250  976676  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/main_1  macrocell65   8133   9383  987107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_0\/q
Path End       : \QuadDec_LEFT:Net_1203\/main_4
Capture Clock  : \QuadDec_LEFT:Net_1203\/clock_0
Path slack     : 987144p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9346
-------------------------------------   ---- 
End-of-path arrival time (ps)           9346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_0\/q  macrocell79   1250   1250  981509  RISE       1
\QuadDec_LEFT:Net_1203\/main_4     macrocell73   8096   9346  987144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_0\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_1\/clock_0
Path slack     : 987144p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9346
-------------------------------------   ---- 
End-of-path arrival time (ps)           9346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_0\/q       macrocell79   1250   1250  981509  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/main_5  macrocell78   8096   9346  987144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:error\/q
Path End       : \QuadDec_LEFT:Net_1251\/main_4
Capture Clock  : \QuadDec_LEFT:Net_1251\/clock_0
Path slack     : 987226p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9264
-------------------------------------   ---- 
End-of-path arrival time (ps)           9264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:error\/q  macrocell77   1250   1250  980692  RISE       1
\QuadDec_LEFT:Net_1251\/main_4   macrocell66   8014   9264  987226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_0\/q
Path End       : \QuadDec_LEFT:Net_1260\/main_3
Capture Clock  : \QuadDec_LEFT:Net_1260\/clock_0
Path slack     : 987248p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9242
-------------------------------------   ---- 
End-of-path arrival time (ps)           9242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_0\/q  macrocell79   1250   1250  981509  RISE       1
\QuadDec_LEFT:Net_1260\/main_3     macrocell76   7992   9242  987248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 987295p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12205
-------------------------------------   ----- 
End-of-path arrival time (ps)           12205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  987295  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  987295  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  987295  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:status_0\/main_0             macrocell10     2901   6531  987295  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:status_0\/q                  macrocell10     3350   9881  987295  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    2323  12205  987295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell3        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_LEFT:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_LEFT:bQuadDec:error\/clock_0
Path slack     : 987324p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9166
-------------------------------------   ---- 
End-of-path arrival time (ps)           9166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_filt\/q  macrocell74   1250   1250  983028  RISE       1
\QuadDec_LEFT:bQuadDec:error\/main_1   macrocell77   7916   9166  987324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_0\/clock_0
Path slack     : 987324p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9166
-------------------------------------   ---- 
End-of-path arrival time (ps)           9166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_filt\/q   macrocell74   1250   1250  983028  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/main_1  macrocell79   7916   9166  987324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:error\/q
Path End       : \QuadDec_RIGHT:Net_1251\/main_4
Capture Clock  : \QuadDec_RIGHT:Net_1251\/clock_0
Path slack     : 987373p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9117
-------------------------------------   ---- 
End-of-path arrival time (ps)           9117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:error\/q  macrocell63   1250   1250  978278  RISE       1
\QuadDec_RIGHT:Net_1251\/main_4   macrocell52   7867   9117  987373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:error\/q
Path End       : \QuadDec_RIGHT:Net_1203\/main_2
Capture Clock  : \QuadDec_RIGHT:Net_1203\/clock_0
Path slack     : 987373p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9117
-------------------------------------   ---- 
End-of-path arrival time (ps)           9117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:error\/q  macrocell63   1250   1250  978278  RISE       1
\QuadDec_RIGHT:Net_1203\/main_2   macrocell59   7867   9117  987373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1203\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_1\/clock_0
Path slack     : 987405p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9085
-------------------------------------   ---- 
End-of-path arrival time (ps)           9085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q               macrocell76   1250   1250  976460  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/main_0  macrocell78   7835   9085  987405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_1\/q
Path End       : \QuadDec_RIGHT:Net_1251\/main_5
Capture Clock  : \QuadDec_RIGHT:Net_1251\/clock_0
Path slack     : 987439p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9051
-------------------------------------   ---- 
End-of-path arrival time (ps)           9051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_1\/q  macrocell64   1250   1250  976643  RISE       1
\QuadDec_RIGHT:Net_1251\/main_5     macrocell52   7801   9051  987439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_1\/q
Path End       : \QuadDec_RIGHT:Net_1203\/main_3
Capture Clock  : \QuadDec_RIGHT:Net_1203\/clock_0
Path slack     : 987439p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9051
-------------------------------------   ---- 
End-of-path arrival time (ps)           9051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_1\/q  macrocell64   1250   1250  976643  RISE       1
\QuadDec_RIGHT:Net_1203\/main_3     macrocell59   7801   9051  987439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1203\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:timer_enable\/q
Path End       : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987454p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6486
-------------------------------------   ---- 
End-of-path arrival time (ps)           6486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:timer_enable\/q             macrocell111     1250   1250  984154  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell14   5236   6486  987454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 987558p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11942
-------------------------------------   ----- 
End-of-path arrival time (ps)           11942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  977930  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  977930  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  977930  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:status_2\/main_0            macrocell11     2886   6276  987558  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:status_2\/q                 macrocell11     3350   9626  987558  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2316  11942  987558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell3        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:Net_1251\/main_1
Capture Clock  : \QuadDec_RIGHT:Net_1251\/clock_0
Path slack     : 987712p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8778
-------------------------------------   ---- 
End-of-path arrival time (ps)           8778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q       macrocell62   1250   1250  974057  RISE       1
\QuadDec_RIGHT:Net_1251\/main_1  macrocell52   7528   8778  987712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_RIGHT:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_RIGHT:bQuadDec:error\/clock_0
Path slack     : 987741p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8749
-------------------------------------   ---- 
End-of-path arrival time (ps)           8749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/q  macrocell61   1250   1250  980758  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/main_2   macrocell63   7499   8749  987741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_1\/clock_0
Path slack     : 987741p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8749
-------------------------------------   ---- 
End-of-path arrival time (ps)           8749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/q   macrocell61   1250   1250  980758  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/main_2  macrocell64   7499   8749  987741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_1\/q
Path End       : \QuadDec_LEFT:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_LEFT:bQuadDec:error\/clock_0
Path slack     : 987764p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8726
-------------------------------------   ---- 
End-of-path arrival time (ps)           8726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_1\/q     macrocell78   1250   1250  984848  RISE       1
\QuadDec_LEFT:bQuadDec:error\/main_4  macrocell77   7476   8726  987764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_1\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_0\/clock_0
Path slack     : 987764p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8726
-------------------------------------   ---- 
End-of-path arrival time (ps)           8726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_1\/q       macrocell78   1250   1250  984848  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/main_4  macrocell79   7476   8726  987764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:error\/q
Path End       : \QuadDec_LEFT:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_LEFT:bQuadDec:Stsreg\/clock
Path slack     : 987817p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11683
-------------------------------------   ----- 
End-of-path arrival time (ps)           11683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:error\/q          macrocell77    1250   1250  980692  RISE       1
\QuadDec_LEFT:bQuadDec:Stsreg\/status_3  statusicell4  10433  11683  987817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:Stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_0\/q
Path End       : \QuadDec_RIGHT:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_RIGHT:bQuadDec:error\/clock_0
Path slack     : 987866p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8624
-------------------------------------   ---- 
End-of-path arrival time (ps)           8624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_0\/q     macrocell65   1250   1250  980226  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/main_5  macrocell63   7374   8624  987866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_0\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_1\/clock_0
Path slack     : 987866p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8624
-------------------------------------   ---- 
End-of-path arrival time (ps)           8624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_0\/q       macrocell65   1250   1250  980226  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/main_5  macrocell64   7374   8624  987866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:error\/clock_0
Path slack     : 987881p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8609
-------------------------------------   ---- 
End-of-path arrival time (ps)           8609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q             macrocell62   1250   1250  974057  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/main_0  macrocell63   7359   8609  987881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_1\/clock_0
Path slack     : 987881p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8609
-------------------------------------   ---- 
End-of-path arrival time (ps)           8609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q               macrocell62   1250   1250  974057  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/main_0  macrocell64   7359   8609  987881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 987949p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8541
-------------------------------------   ---- 
End-of-path arrival time (ps)           8541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  976907  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  976907  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  976907  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell68     5041   8541  987949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:underflow_reg_i\/clock_0    macrocell68         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_LEFT:Net_1203\/main_0
Capture Clock  : \QuadDec_LEFT:Net_1203\/clock_0
Path slack     : 988102p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8388
-------------------------------------   ---- 
End-of-path arrival time (ps)           8388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_filt\/q  macrocell74   1250   1250  983028  RISE       1
\QuadDec_LEFT:Net_1203\/main_0         macrocell73   7138   8388  988102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_1\/clock_0
Path slack     : 988102p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8388
-------------------------------------   ---- 
End-of-path arrival time (ps)           8388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_filt\/q   macrocell74   1250   1250  983028  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/main_1  macrocell78   7138   8388  988102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_0\/q
Path End       : \QuadDec_LEFT:Net_1251\/main_6
Capture Clock  : \QuadDec_LEFT:Net_1251\/clock_0
Path slack     : 988167p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8323
-------------------------------------   ---- 
End-of-path arrival time (ps)           8323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_0\/q  macrocell79   1250   1250  981509  RISE       1
\QuadDec_LEFT:Net_1251\/main_6     macrocell66   7073   8323  988167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Ultrasonic:TimerUDB:trig_disable\/main_3
Capture Clock  : \Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0
Path slack     : 988200p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8290
-------------------------------------   ---- 
End-of-path arrival time (ps)           8290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    760    760  982228  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    760  982228  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   2740   3500  982228  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/main_3      macrocell112     4790   8290  988200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0           macrocell112        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_LEFT:Net_1203\/main_1
Capture Clock  : \QuadDec_LEFT:Net_1203\/clock_0
Path slack     : 988213p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8277
-------------------------------------   ---- 
End-of-path arrival time (ps)           8277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_filt\/q  macrocell75   1250   1250  980684  RISE       1
\QuadDec_LEFT:Net_1203\/main_1         macrocell73   7027   8277  988213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_1\/clock_0
Path slack     : 988213p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8277
-------------------------------------   ---- 
End-of-path arrival time (ps)           8277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_filt\/q   macrocell75   1250   1250  980684  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/main_2  macrocell78   7027   8277  988213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 988270p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11230
-------------------------------------   ----- 
End-of-path arrival time (ps)           11230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  979118  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  979118  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  979118  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:status_2\/main_0            macrocell4      2247   5637  988270  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350   8987  988270  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2243  11230  988270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell1        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_RIGHT:bQuadDec:Stsreg\/clock
Path slack     : 988275p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11225
-------------------------------------   ----- 
End-of-path arrival time (ps)           11225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q                macrocell62    1250   1250  974057  RISE       1
\QuadDec_RIGHT:bQuadDec:Stsreg\/status_2  statusicell2   9975  11225  988275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:Stsreg\/clock                      statusicell2        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_RIGHT:Net_1275\/main_0
Capture Clock  : \QuadDec_RIGHT:Net_1275\/clock_0
Path slack     : 988295p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8195
-------------------------------------   ---- 
End-of-path arrival time (ps)           8195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  976560  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  976560  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  976560  RISE       1
\QuadDec_RIGHT:Net_1275\/main_0                             macrocell55     4695   8195  988295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1275\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Ultrasonic:TimerUDB:run_mode\/main_8
Capture Clock  : \Timer_Ultrasonic:TimerUDB:run_mode\/clock_0
Path slack     : 988311p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8179
-------------------------------------   ---- 
End-of-path arrival time (ps)           8179
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   1210   1210  988311  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/main_8                     macrocell107   6969   8179  988311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/clock_0               macrocell107        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1251\/q
Path End       : \QuadDec_LEFT:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_LEFT:bQuadDec:Stsreg\/clock
Path slack     : 988547p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10953
-------------------------------------   ----- 
End-of-path arrival time (ps)           10953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1251\/q                macrocell66    1250   1250  983321  RISE       1
\QuadDec_LEFT:Net_611\/main_1            macrocell15    4021   5271  988547  RISE       1
\QuadDec_LEFT:Net_611\/q                 macrocell15    3350   8621  988547  RISE       1
\QuadDec_LEFT:bQuadDec:Stsreg\/status_1  statusicell4   2332  10953  988547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:Stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1251\/q
Path End       : \QuadDec_LEFT:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:Stsreg\/clock
Path slack     : 988567p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10933
-------------------------------------   ----- 
End-of-path arrival time (ps)           10933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1251\/q                macrocell66    1250   1250  983321  RISE       1
\QuadDec_LEFT:Net_530\/main_1            macrocell14    4021   5271  988567  RISE       1
\QuadDec_LEFT:Net_530\/q                 macrocell14    3350   8621  988567  RISE       1
\QuadDec_LEFT:bQuadDec:Stsreg\/status_0  statusicell4   2312  10933  988567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:Stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:error\/q
Path End       : \QuadDec_RIGHT:Net_1260\/main_1
Capture Clock  : \QuadDec_RIGHT:Net_1260\/clock_0
Path slack     : 988708p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7782
-------------------------------------   ---- 
End-of-path arrival time (ps)           7782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:error\/q  macrocell63   1250   1250  978278  RISE       1
\QuadDec_RIGHT:Net_1260\/main_1   macrocell62   6532   7782  988708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:error\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_0\/clock_0
Path slack     : 988708p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7782
-------------------------------------   ---- 
End-of-path arrival time (ps)           7782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:error\/q         macrocell63   1250   1250  978278  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/main_3  macrocell65   6532   7782  988708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_LEFT:Net_1251\/main_2
Capture Clock  : \QuadDec_LEFT:Net_1251\/clock_0
Path slack     : 988935p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7555
-------------------------------------   ---- 
End-of-path arrival time (ps)           7555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_filt\/q  macrocell74   1250   1250  983028  RISE       1
\QuadDec_LEFT:Net_1251\/main_2         macrocell66   6305   7555  988935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 988935p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7555
-------------------------------------   ---- 
End-of-path arrival time (ps)           7555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_filt\/q       macrocell74   1250   1250  983028  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/main_3  macrocell74   6305   7555  988935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 989036p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_0\/clock_0           macrocell49         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_delayed_0\/q       macrocell49   1250   1250  989036  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/main_0  macrocell50   6204   7454  989036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/clock_0           macrocell50         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 989036p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_0\/clock_0           macrocell49         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_delayed_0\/q  macrocell49   1250   1250  989036  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/main_0  macrocell75   6204   7454  989036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_LEFT:Net_1275\/main_0
Capture Clock  : \QuadDec_LEFT:Net_1275\/clock_0
Path slack     : 989191p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7299
-------------------------------------   ---- 
End-of-path arrival time (ps)           7299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  976907  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  976907  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  976907  RISE       1
\QuadDec_LEFT:Net_1275\/main_0                             macrocell69     3799   7299  989191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1275\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 989199p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7291
-------------------------------------   ---- 
End-of-path arrival time (ps)           7291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  976560  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  976560  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  976560  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell54     3791   7291  989199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:underflow_reg_i\/clock_0   macrocell54         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_1\/q
Path End       : \QuadDec_RIGHT:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_RIGHT:bQuadDec:error\/clock_0
Path slack     : 989263p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7227
-------------------------------------   ---- 
End-of-path arrival time (ps)           7227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_1\/q     macrocell64   1250   1250  976643  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/main_4  macrocell63   5977   7227  989263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_1\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_1\/clock_0
Path slack     : 989263p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7227
-------------------------------------   ---- 
End-of-path arrival time (ps)           7227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_1\/q       macrocell64   1250   1250  976643  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/main_4  macrocell64   5977   7227  989263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 989277p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7213
-------------------------------------   ---- 
End-of-path arrival time (ps)           7213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  984158  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  984158  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  984158  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:prevCompare\/main_0          macrocell56     3583   7213  989277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:prevCompare\/clock_0       macrocell56         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:error\/q
Path End       : \QuadDec_LEFT:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_LEFT:bQuadDec:error\/clock_0
Path slack     : 989304p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7186
-------------------------------------   ---- 
End-of-path arrival time (ps)           7186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:error\/q       macrocell77   1250   1250  980692  RISE       1
\QuadDec_LEFT:bQuadDec:error\/main_3  macrocell77   5936   7186  989304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:error\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_0\/clock_0
Path slack     : 989304p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7186
-------------------------------------   ---- 
End-of-path arrival time (ps)           7186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:error\/q         macrocell77   1250   1250  980692  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/main_3  macrocell79   5936   7186  989304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_1\/q
Path End       : \QuadDec_LEFT:Net_1260\/main_2
Capture Clock  : \QuadDec_LEFT:Net_1260\/clock_0
Path slack     : 989527p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6963
-------------------------------------   ---- 
End-of-path arrival time (ps)           6963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_1\/q  macrocell78   1250   1250  984848  RISE       1
\QuadDec_LEFT:Net_1260\/main_2     macrocell76   5713   6963  989527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:error\/q
Path End       : \QuadDec_RIGHT:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_RIGHT:bQuadDec:Stsreg\/clock
Path slack     : 989692p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9808
-------------------------------------   ---- 
End-of-path arrival time (ps)           9808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:error\/q          macrocell63    1250   1250  978278  RISE       1
\QuadDec_RIGHT:bQuadDec:Stsreg\/status_3  statusicell2   8558   9808  989692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:Stsreg\/clock                      statusicell2        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 989750p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10250
-------------------------------------   ----- 
End-of-path arrival time (ps)           10250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q                             macrocell62    1250   1250  974057  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   9000  10250  989750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell1        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 989924p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9576
-------------------------------------   ---- 
End-of-path arrival time (ps)           9576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  976560  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  976560  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  976560  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    6076   9576  989924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell1        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 989959p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6531
-------------------------------------   ---- 
End-of-path arrival time (ps)           6531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  987295  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  987295  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  987295  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\/main_0          macrocell70     2901   6531  989959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\/clock_0        macrocell70         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 990166p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6324
-------------------------------------   ---- 
End-of-path arrival time (ps)           6324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\/clock_0          macrocell43         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\/q  macrocell43   1250   1250  990166  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/main_0  macrocell61   5074   6324  990166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 990214p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6276
-------------------------------------   ---- 
End-of-path arrival time (ps)           6276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  977930  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  977930  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  977930  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell67     2886   6276  990214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:overflow_reg_i\/clock_0     macrocell67         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_LEFT:Net_1275\/main_1
Capture Clock  : \QuadDec_LEFT:Net_1275\/clock_0
Path slack     : 990214p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6276
-------------------------------------   ---- 
End-of-path arrival time (ps)           6276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  977930  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  977930  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  977930  RISE       1
\QuadDec_LEFT:Net_1275\/main_1                             macrocell69     2886   6276  990214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1275\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:timer_enable\/q
Path End       : \Timer_Ultrasonic:TimerUDB:trig_disable\/main_1
Capture Clock  : \Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0
Path slack     : 990410p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6080
-------------------------------------   ---- 
End-of-path arrival time (ps)           6080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:timer_enable\/q       macrocell111   1250   1250  984154  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/main_1  macrocell112   4830   6080  990410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0           macrocell112        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_LEFT:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_LEFT:bQuadDec:error\/clock_0
Path slack     : 990507p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5983
-------------------------------------   ---- 
End-of-path arrival time (ps)           5983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_filt\/q  macrocell75   1250   1250  980684  RISE       1
\QuadDec_LEFT:bQuadDec:error\/main_2   macrocell77   4733   5983  990507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_0\/clock_0
Path slack     : 990507p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5983
-------------------------------------   ---- 
End-of-path arrival time (ps)           5983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_filt\/q   macrocell75   1250   1250  980684  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/main_2  macrocell79   4733   5983  990507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_1\/q
Path End       : \QuadDec_LEFT:Net_1251\/main_5
Capture Clock  : \QuadDec_LEFT:Net_1251\/clock_0
Path slack     : 990520p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5970
-------------------------------------   ---- 
End-of-path arrival time (ps)           5970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_1\/q  macrocell78   1250   1250  984848  RISE       1
\QuadDec_LEFT:Net_1251\/main_5     macrocell66   4720   5970  990520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 990715p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5775
-------------------------------------   ---- 
End-of-path arrival time (ps)           5775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\/clock_0          macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\/q       macrocell43   1250   1250  990166  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/main_0  macrocell44   4525   5775  990715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/clock_0          macrocell44         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Ultrasonic:TimerUDB:timer_enable\/main_3
Capture Clock  : \Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0
Path slack     : 990722p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5768
-------------------------------------   ---- 
End-of-path arrival time (ps)           5768
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   1210   1210  988311  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/main_3                 macrocell111   4558   5768  990722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0           macrocell111        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 990829p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5661
-------------------------------------   ---- 
End-of-path arrival time (ps)           5661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/q       macrocell60   1250   1250  976676  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/main_3  macrocell60   4411   5661  990829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 990853p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5637
-------------------------------------   ---- 
End-of-path arrival time (ps)           5637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  979118  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  979118  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  979118  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell53     2247   5637  990853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:overflow_reg_i\/clock_0    macrocell53         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_RIGHT:Net_1275\/main_1
Capture Clock  : \QuadDec_RIGHT:Net_1275\/clock_0
Path slack     : 990853p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5637
-------------------------------------   ---- 
End-of-path arrival time (ps)           5637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  979118  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  979118  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  979118  RISE       1
\QuadDec_RIGHT:Net_1275\/main_1                             macrocell55     2247   5637  990853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1275\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_RIGHT:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_RIGHT:bQuadDec:error\/clock_0
Path slack     : 990855p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5635
-------------------------------------   ---- 
End-of-path arrival time (ps)           5635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/q  macrocell60   1250   1250  976676  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/main_1   macrocell63   4385   5635  990855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_1\/clock_0
Path slack     : 990855p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5635
-------------------------------------   ---- 
End-of-path arrival time (ps)           5635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/q   macrocell60   1250   1250  976676  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/main_1  macrocell64   4385   5635  990855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:run_mode\/q
Path End       : \Timer_Ultrasonic:TimerUDB:trig_disable\/main_2
Capture Clock  : \Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0
Path slack     : 990879p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5611
-------------------------------------   ---- 
End-of-path arrival time (ps)           5611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/clock_0               macrocell107        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:run_mode\/q           macrocell107   1250   1250  984560  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/main_2  macrocell112   4361   5611  990879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0           macrocell112        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_0\/clock_0
Path slack     : 991147p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5343
-------------------------------------   ---- 
End-of-path arrival time (ps)           5343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/q   macrocell61   1250   1250  980758  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/main_2  macrocell65   4093   5343  991147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 991186p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5304
-------------------------------------   ---- 
End-of-path arrival time (ps)           5304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/q       macrocell61   1250   1250  980758  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/main_3  macrocell61   4054   5304  991186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 991439p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_filt\/q       macrocell75   1250   1250  980684  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/main_3  macrocell75   3801   5051  991439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1251\/q
Path End       : \QuadDec_RIGHT:Net_1251\/main_0
Capture Clock  : \QuadDec_RIGHT:Net_1251\/clock_0
Path slack     : 991442p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1251\/q       macrocell52   1250   1250  978652  RISE       1
\QuadDec_RIGHT:Net_1251\/main_0  macrocell52   3798   5048  991442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:Net_1260\/main_0
Capture Clock  : \QuadDec_LEFT:Net_1260\/clock_0
Path slack     : 991470p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5020
-------------------------------------   ---- 
End-of-path arrival time (ps)           5020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q       macrocell76   1250   1250  976460  RISE       1
\QuadDec_LEFT:Net_1260\/main_0  macrocell76   3770   5020  991470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 991567p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_0\/clock_0           macrocell46         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_delayed_0\/q       macrocell46   1250   1250  991567  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/main_0  macrocell47   3673   4923  991567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/clock_0           macrocell47         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 991567p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_0\/clock_0           macrocell46         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_delayed_0\/q  macrocell46   1250   1250  991567  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/main_0  macrocell74   3673   4923  991567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1203\/q
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 991614p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4876
-------------------------------------   ---- 
End-of-path arrival time (ps)           4876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1203\/clock_0                           macrocell59         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1203\/q                              macrocell59   1250   1250  978684  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell58   3626   4876  991614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:count_stored_i\/clock_0    macrocell58         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 991621p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7879
-------------------------------------   ---- 
End-of-path arrival time (ps)           7879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  976907  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  976907  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  976907  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    4379   7879  991621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell3        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 991667p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8333
-------------------------------------   ---- 
End-of-path arrival time (ps)           8333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q                             macrocell76    1250   1250  976460  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   7083   8333  991667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell3        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_0\/q
Path End       : \QuadDec_LEFT:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_LEFT:bQuadDec:error\/clock_0
Path slack     : 991706p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_0\/q     macrocell79   1250   1250  981509  RISE       1
\QuadDec_LEFT:bQuadDec:error\/main_5  macrocell77   3534   4784  991706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_0\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_0\/clock_0
Path slack     : 991706p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_0\/q       macrocell79   1250   1250  981509  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/main_5  macrocell79   3534   4784  991706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_0\/q
Path End       : \QuadDec_RIGHT:Net_1260\/main_3
Capture Clock  : \QuadDec_RIGHT:Net_1260\/clock_0
Path slack     : 991823p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_0\/q  macrocell65   1250   1250  980226  RISE       1
\QuadDec_RIGHT:Net_1260\/main_3     macrocell62   3417   4667  991823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_0\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_0\/clock_0
Path slack     : 991823p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_0\/q       macrocell65   1250   1250  980226  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/main_5  macrocell65   3417   4667  991823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:Net_1260\/main_0
Capture Clock  : \QuadDec_RIGHT:Net_1260\/clock_0
Path slack     : 991839p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q       macrocell62   1250   1250  974057  RISE       1
\QuadDec_RIGHT:Net_1260\/main_0  macrocell62   3401   4651  991839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_0\/clock_0
Path slack     : 991839p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q               macrocell62   1250   1250  974057  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/main_0  macrocell65   3401   4651  991839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1203\/q
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 991845p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1203\/q                              macrocell73   1250   1250  977572  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell72   3395   4645  991845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:count_stored_i\/clock_0     macrocell72         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992019p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0       macrocell108        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/q       macrocell108   1250   1250  992019  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_4  macrocell109   3221   4471  992019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0       macrocell109        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992019p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0       macrocell108        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/q    macrocell108   1250   1250  992019  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_4  macrocell110   3221   4471  992019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0          macrocell110        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992025p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell7   1210   1210  992025  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_2             macrocell109   3255   4465  992025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0       macrocell109        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992025p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell7   1210   1210  992025  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_2                macrocell110   3255   4465  992025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0          macrocell110        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992041p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4449
-------------------------------------   ---- 
End-of-path arrival time (ps)           4449
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell7   1210   1210  992041  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_1             macrocell109   3239   4449  992041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0       macrocell109        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992041p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4449
-------------------------------------   ---- 
End-of-path arrival time (ps)           4449
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell7   1210   1210  992041  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_1                macrocell110   3239   4449  992041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0          macrocell110        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1251\/q
Path End       : \QuadDec_LEFT:Net_1251\/main_0
Capture Clock  : \QuadDec_LEFT:Net_1251\/clock_0
Path slack     : 992107p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1251\/q       macrocell66   1250   1250  983321  RISE       1
\QuadDec_LEFT:Net_1251\/main_0  macrocell66   3133   4383  992107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_LEFT:bQuadDec:Stsreg\/clock
Path slack     : 992226p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7274
-------------------------------------   ---- 
End-of-path arrival time (ps)           7274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q                macrocell76    1250   1250  976460  RISE       1
\QuadDec_LEFT:bQuadDec:Stsreg\/status_2  statusicell4   6024   7274  992226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:Stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_5
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992328p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0       macrocell109        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/q       macrocell109   1250   1250  992328  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_5  macrocell108   2912   4162  992328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0       macrocell108        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_1\/q
Path End       : \QuadDec_LEFT:Net_1203\/main_3
Capture Clock  : \QuadDec_LEFT:Net_1203\/clock_0
Path slack     : 992450p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_1\/q  macrocell78   1250   1250  984848  RISE       1
\QuadDec_LEFT:Net_1203\/main_3     macrocell73   2790   4040  992450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_1\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_1\/clock_0
Path slack     : 992450p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_1\/q       macrocell78   1250   1250  984848  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/main_4  macrocell78   2790   4040  992450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:trig_disable\/q
Path End       : \Timer_Ultrasonic:TimerUDB:trig_disable\/main_4
Capture Clock  : \Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0
Path slack     : 992614p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:trig_disable\/q       macrocell112   1250   1250  985466  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/main_4  macrocell112   2626   3876  992614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0           macrocell112        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992927p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_2\/clock_0           macrocell48         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_delayed_2\/q  macrocell48   1250   1250  992927  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/main_2  macrocell74   2313   3563  992927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 992932p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/clock_0          macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/q       macrocell41   1250   1250  992932  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\/main_0  macrocell42   2308   3558  992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\/clock_0          macrocell42         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992932p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/clock_0          macrocell41         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/q  macrocell41   1250   1250  992932  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/main_1  macrocell60   2308   3558  992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992935p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\/clock_0          macrocell45         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\/q  macrocell45   1250   1250  992935  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/main_2  macrocell61   2305   3555  992935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 992937p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\/clock_0          macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\/q       macrocell40   1250   1250  992937  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/main_0  macrocell41   2303   3553  992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/clock_0          macrocell41         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992937p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\/clock_0          macrocell40         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\/q  macrocell40   1250   1250  992937  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/main_0  macrocell60   2303   3553  992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992938p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_2\/clock_0           macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_delayed_2\/q  macrocell51   1250   1250  992938  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/main_2  macrocell75   2302   3552  992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:error\/q
Path End       : \QuadDec_RIGHT:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_RIGHT:bQuadDec:error\/clock_0
Path slack     : 992939p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:error\/q       macrocell63   1250   1250  978278  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/main_3  macrocell63   2301   3551  992939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:error\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_1\/clock_0
Path slack     : 992939p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:error\/q         macrocell63   1250   1250  978278  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/main_3  macrocell64   2301   3551  992939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992941p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0       macrocell108        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/q       macrocell108   1250   1250  992019  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_4  macrocell108   2299   3549  992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0       macrocell108        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992944p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\/clock_0          macrocell42         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\/q  macrocell42   1250   1250  992944  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/main_2  macrocell60   2296   3546  992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 992945p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/clock_0           macrocell47         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/q       macrocell47   1250   1250  992945  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_2\/main_0  macrocell48   2295   3545  992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_2\/clock_0           macrocell48         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992945p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/clock_0           macrocell47         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/q  macrocell47   1250   1250  992945  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/main_1  macrocell74   2295   3545  992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 992946p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/clock_0           macrocell50         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/q       macrocell50   1250   1250  992946  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_2\/main_0  macrocell51   2294   3544  992946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_2\/clock_0           macrocell51         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992946p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/clock_0           macrocell50         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/q  macrocell50   1250   1250  992946  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/main_1  macrocell75   2294   3544  992946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 992952p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/clock_0          macrocell44         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/q       macrocell44   1250   1250  992952  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\/main_0  macrocell45   2288   3538  992952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\/clock_0          macrocell45         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992952p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/clock_0          macrocell44         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/q  macrocell44   1250   1250  992952  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/main_1  macrocell61   2288   3538  992952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_5
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992952p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0       macrocell109        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/q       macrocell109   1250   1250  992328  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_5  macrocell109   2288   3538  992952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0       macrocell109        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992952p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0       macrocell109        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/q    macrocell109   1250   1250  992328  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_5  macrocell110   2288   3538  992952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0          macrocell110        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992956p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell7   1210   1210  992025  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_2             macrocell108   2324   3534  992956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0       macrocell108        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992970p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3520
-------------------------------------   ---- 
End-of-path arrival time (ps)           3520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell7   1210   1210  992041  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_1             macrocell108   2310   3520  992970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0       macrocell108        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/q
Path End       : \Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/clock
Path slack     : 994604p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0          macrocell110        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/q         macrocell110   1250   1250  994604  RISE       1
\Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/status_1  statusicell9   3646   4896  994604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/clock            statusicell9        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2148109p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18058
-------------------------------------   ----- 
End-of-path arrival time (ps)           18058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_load_fifo\/q      macrocell97    1250   1250  2148109  RISE       1
\UART_1:BUART:rx_status_4\/main_0  macrocell28    6645   7895  2148109  RISE       1
\UART_1:BUART:rx_status_4\/q       macrocell28    3350  11245  2148109  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4  statusicell8   6813  18058  2148109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell8        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2148551p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12755
-------------------------------------   ----- 
End-of-path arrival time (ps)           12755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell95         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q     macrocell95   1250   1250  2148551  RISE       1
\UART_1:BUART:rx_counter_load\/main_0  macrocell26   5276   6526  2148551  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell26   3350   9876  2148551  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2880  12755  2148551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2149698p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10958
-------------------------------------   ----- 
End-of-path arrival time (ps)           10958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell96      1250   1250  2148604  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell13   9708  10958  2149698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell13      0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2149884p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10593
-------------------------------------   ----- 
End-of-path arrival time (ps)           10593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell12    190    190  2149884  RISE       1
\UART_1:BUART:counter_load_not\/main_2           macrocell23      4179   4369  2149884  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell23      3350   7719  2149884  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell12   2873  10593  2149884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2152854p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7802
-------------------------------------   ---- 
End-of-path arrival time (ps)           7802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q          macrocell100     1250   1250  2152854  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell13   6552   7802  2152854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell13      0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153140p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7516
-------------------------------------   ---- 
End-of-path arrival time (ps)           7516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell95         0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q         macrocell95      1250   1250  2148551  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell13   6266   7516  2153140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell13      0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 2153460p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12707
-------------------------------------   ----- 
End-of-path arrival time (ps)           12707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell11   3580   3580  2153460  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell24      2840   6420  2153460  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell24      3350   9770  2153460  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell7     2937  12707  2153460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell7        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154265p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6391
-------------------------------------   ---- 
End-of-path arrival time (ps)           6391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell92      1250   1250  2149920  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell11   5141   6391  2154265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell11      0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154282p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6375
-------------------------------------   ---- 
End-of-path arrival time (ps)           6375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell91      1250   1250  2149889  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell11   5125   6375  2154282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell11      0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2155620p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7537
-------------------------------------   ---- 
End-of-path arrival time (ps)           7537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell96   1250   1250  2148604  RISE       1
\UART_1:BUART:rx_state_0\/main_2  macrocell96   6287   7537  2155620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2155620p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7537
-------------------------------------   ---- 
End-of-path arrival time (ps)           7537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q         macrocell96   1250   1250  2148604  RISE       1
\UART_1:BUART:rx_load_fifo\/main_1  macrocell97   6287   7537  2155620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2155620p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7537
-------------------------------------   ---- 
End-of-path arrival time (ps)           7537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell96   1250   1250  2148604  RISE       1
\UART_1:BUART:rx_state_3\/main_1  macrocell98   6287   7537  2155620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2155620p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7537
-------------------------------------   ---- 
End-of-path arrival time (ps)           7537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell96    1250   1250  2148604  RISE       1
\UART_1:BUART:rx_status_3\/main_2  macrocell104   6287   7537  2155620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155647p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3130
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7890
-------------------------------------   ---- 
End-of-path arrival time (ps)           7890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_load_fifo\/q            macrocell97      1250   1250  2148109  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell13   6640   7890  2155647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell13      0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2155758p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7398
-------------------------------------   ---- 
End-of-path arrival time (ps)           7398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell99   1250   1250  2149271  RISE       1
\UART_1:BUART:rx_state_0\/main_5  macrocell96   6148   7398  2155758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2155758p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7398
-------------------------------------   ---- 
End-of-path arrival time (ps)           7398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q         macrocell99   1250   1250  2149271  RISE       1
\UART_1:BUART:rx_load_fifo\/main_4  macrocell97   6148   7398  2155758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2155758p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7398
-------------------------------------   ---- 
End-of-path arrival time (ps)           7398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell99   1250   1250  2149271  RISE       1
\UART_1:BUART:rx_state_3\/main_4  macrocell98   6148   7398  2155758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2155758p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7398
-------------------------------------   ---- 
End-of-path arrival time (ps)           7398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell99    1250   1250  2149271  RISE       1
\UART_1:BUART:rx_status_3\/main_5  macrocell104   6148   7398  2155758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2156094p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7063
-------------------------------------   ---- 
End-of-path arrival time (ps)           7063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell95   1250   1250  2148551  RISE       1
\UART_1:BUART:rx_state_0\/main_1    macrocell96   5813   7063  2156094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2156094p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7063
-------------------------------------   ---- 
End-of-path arrival time (ps)           7063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell95   1250   1250  2148551  RISE       1
\UART_1:BUART:rx_load_fifo\/main_0  macrocell97   5813   7063  2156094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2156094p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7063
-------------------------------------   ---- 
End-of-path arrival time (ps)           7063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell95   1250   1250  2148551  RISE       1
\UART_1:BUART:rx_state_3\/main_0    macrocell98   5813   7063  2156094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2156094p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7063
-------------------------------------   ---- 
End-of-path arrival time (ps)           7063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell95         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell95    1250   1250  2148551  RISE       1
\UART_1:BUART:rx_status_3\/main_1   macrocell104   5813   7063  2156094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2156537p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6620
-------------------------------------   ---- 
End-of-path arrival time (ps)           6620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell11      0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell11   4370   4370  2156537  RISE       1
\UART_1:BUART:txn\/main_3                macrocell90      2250   6620  2156537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell90         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2156631p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6526
-------------------------------------   ---- 
End-of-path arrival time (ps)           6526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell95   1250   1250  2148551  RISE       1
\UART_1:BUART:rx_state_2\/main_1    macrocell99   5276   6526  2156631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156631p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6526
-------------------------------------   ---- 
End-of-path arrival time (ps)           6526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell95         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q        macrocell95    1250   1250  2148551  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_0  macrocell101   5276   6526  2156631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2156683p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6473
-------------------------------------   ---- 
End-of-path arrival time (ps)           6473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell96   1250   1250  2148604  RISE       1
\UART_1:BUART:rx_state_2\/main_2  macrocell99   5223   6473  2156683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156683p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6473
-------------------------------------   ---- 
End-of-path arrival time (ps)           6473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q               macrocell96    1250   1250  2148604  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_1  macrocell101   5223   6473  2156683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2156737p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6420
-------------------------------------   ---- 
End-of-path arrival time (ps)           6420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell11   3580   3580  2153460  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell92      2840   6420  2156737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2156761p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6395
-------------------------------------   ---- 
End-of-path arrival time (ps)           6395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell92   1250   1250  2149920  RISE       1
\UART_1:BUART:txn\/main_2    macrocell90   5145   6395  2156761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell90         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2156777p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6380
-------------------------------------   ---- 
End-of-path arrival time (ps)           6380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell91   1250   1250  2149889  RISE       1
\UART_1:BUART:txn\/main_1    macrocell90   5130   6380  2156777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell90         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2156879p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6278
-------------------------------------   ---- 
End-of-path arrival time (ps)           6278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156879  RISE       1
\UART_1:BUART:rx_state_2\/main_7         macrocell99   4338   6278  2156879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157350p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5806
-------------------------------------   ---- 
End-of-path arrival time (ps)           5806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell99   1250   1250  2149271  RISE       1
\UART_1:BUART:rx_state_2\/main_5  macrocell99   4556   5806  2157350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157350p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5806
-------------------------------------   ---- 
End-of-path arrival time (ps)           5806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q               macrocell99    1250   1250  2149271  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_3  macrocell101   4556   5806  2157350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2157375p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5781
-------------------------------------   ---- 
End-of-path arrival time (ps)           5781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell94         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell94   1250   1250  2157375  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell92   4531   5781  2157375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157418p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5739
-------------------------------------   ---- 
End-of-path arrival time (ps)           5739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156879  RISE       1
\UART_1:BUART:rx_state_0\/main_7         macrocell96   3799   5739  2157418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157418p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5739
-------------------------------------   ---- 
End-of-path arrival time (ps)           5739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156879  RISE       1
\UART_1:BUART:rx_load_fifo\/main_6       macrocell97   3799   5739  2157418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2157418p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5739
-------------------------------------   ---- 
End-of-path arrival time (ps)           5739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156879  RISE       1
\UART_1:BUART:rx_state_3\/main_6         macrocell98   3799   5739  2157418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157528p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5628
-------------------------------------   ---- 
End-of-path arrival time (ps)           5628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell103        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell103   1250   1250  2149848  RISE       1
\UART_1:BUART:rx_state_0\/main_10  macrocell96    4378   5628  2157528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2157528p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5628
-------------------------------------   ---- 
End-of-path arrival time (ps)           5628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell103        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell103   1250   1250  2149848  RISE       1
\UART_1:BUART:rx_status_3\/main_7  macrocell104   4378   5628  2157528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157730p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell100   1250   1250  2152854  RISE       1
\UART_1:BUART:rx_state_0\/main_3   macrocell96    4177   5427  2157730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157730p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q   macrocell100   1250   1250  2152854  RISE       1
\UART_1:BUART:rx_load_fifo\/main_2  macrocell97    4177   5427  2157730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2157730p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell100   1250   1250  2152854  RISE       1
\UART_1:BUART:rx_state_3\/main_2   macrocell98    4177   5427  2157730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2157730p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell100   1250   1250  2152854  RISE       1
\UART_1:BUART:rx_status_3\/main_3  macrocell104   4177   5427  2157730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157737p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell100   1250   1250  2152854  RISE       1
\UART_1:BUART:rx_state_2\/main_3   macrocell99    4169   5419  2157737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157748p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5408
-------------------------------------   ---- 
End-of-path arrival time (ps)           5408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell102        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q      macrocell102   1250   1250  2149639  RISE       1
\UART_1:BUART:rx_state_0\/main_9  macrocell96    4158   5408  2157748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2157748p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5408
-------------------------------------   ---- 
End-of-path arrival time (ps)           5408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell102        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell102   1250   1250  2149639  RISE       1
\UART_1:BUART:rx_status_3\/main_6  macrocell104   4158   5408  2157748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2157933p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5224
-------------------------------------   ---- 
End-of-path arrival time (ps)           5224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell94         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell94   1250   1250  2157375  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell91   3974   5224  2157933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2157933p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5224
-------------------------------------   ---- 
End-of-path arrival time (ps)           5224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell94         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell94   1250   1250  2157375  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell93   3974   5224  2157933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2157933p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2724
-------------------------------------   ---- 
End-of-path arrival time (ps)           2724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell12    190    190  2149884  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell11   2534   2724  2157933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell11      0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158054p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5102
-------------------------------------   ---- 
End-of-path arrival time (ps)           5102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell94         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell94   1250   1250  2157375  RISE       1
\UART_1:BUART:txn\/main_6   macrocell90   3852   5102  2158054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell90         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158141p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158141  RISE       1
\UART_1:BUART:rx_state_0\/main_6         macrocell96   3076   5016  2158141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158141p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158141  RISE       1
\UART_1:BUART:rx_load_fifo\/main_5       macrocell97   3076   5016  2158141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158141p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158141  RISE       1
\UART_1:BUART:rx_state_3\/main_5         macrocell98   3076   5016  2158141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158146p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158146  RISE       1
\UART_1:BUART:rx_state_0\/main_8         macrocell96   3070   5010  2158146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158146p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158146  RISE       1
\UART_1:BUART:rx_load_fifo\/main_7       macrocell97   3070   5010  2158146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158146p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158146  RISE       1
\UART_1:BUART:rx_state_3\/main_7         macrocell98   3070   5010  2158146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158154p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5003
-------------------------------------   ---- 
End-of-path arrival time (ps)           5003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158141  RISE       1
\UART_1:BUART:rx_state_2\/main_6         macrocell99   3063   5003  2158154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158156p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158146  RISE       1
\UART_1:BUART:rx_state_2\/main_8         macrocell99   3061   5001  2158156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2158211p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4945
-------------------------------------   ---- 
End-of-path arrival time (ps)           4945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell12    190    190  2149884  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell92      4755   4945  2158211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2158211p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4945
-------------------------------------   ---- 
End-of-path arrival time (ps)           4945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell12    190    190  2149884  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell94      4755   4945  2158211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2158225p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell92   1250   1250  2149920  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell92   3682   4932  2158225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2158225p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell92   1250   1250  2149920  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell94   3682   4932  2158225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2158248p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell91   1250   1250  2149889  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell92   3659   4909  2158248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2158248p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell91   1250   1250  2149889  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell94   3659   4909  2158248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158408p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell93   1250   1250  2150385  RISE       1
\UART_1:BUART:txn\/main_4    macrocell90   3499   4749  2158408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell90         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_1\/main_4
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2158418p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell103        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell103   1250   1250  2149848  RISE       1
\UART_1:BUART:pollcount_1\/main_4  macrocell102   3489   4739  2158418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_0\/main_3
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2158418p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell103        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell103   1250   1250  2149848  RISE       1
\UART_1:BUART:pollcount_0\/main_3  macrocell103   3489   4739  2158418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell103        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:pollcount_1\/main_3
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2158638p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell102        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell102   1250   1250  2149639  RISE       1
\UART_1:BUART:pollcount_1\/main_3  macrocell102   3269   4519  2158638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2158787p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell12    190    190  2149884  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell91      4179   4369  2158787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2158787p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell12    190    190  2149884  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell93      4179   4369  2158787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2158792p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell91   1250   1250  2149889  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell91   3114   4364  2158792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2158792p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell91   1250   1250  2149889  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell93   3114   4364  2158792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2158824p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell92   1250   1250  2149920  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell91   3083   4333  2158824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2158824p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell92   1250   1250  2149920  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell93   3083   4333  2158824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158875p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4282
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158875  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_0   macrocell100   2342   4282  2158875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_1\/main_1
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2158875p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4282
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158875  RISE       1
\UART_1:BUART:pollcount_1\/main_1        macrocell102   2342   4282  2158875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_0\/main_1
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2158875p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4282
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158875  RISE       1
\UART_1:BUART:pollcount_0\/main_1        macrocell103   2342   4282  2158875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell103        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158891p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  2158891  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_2   macrocell100   2326   4266  2158891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158903p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158903  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_1   macrocell100   2314   4254  2158903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_1\/main_2
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2158903p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158903  RISE       1
\UART_1:BUART:pollcount_1\/main_2        macrocell102   2314   4254  2158903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_0\/main_2
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2158903p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158903  RISE       1
\UART_1:BUART:pollcount_0\/main_2        macrocell103   2314   4254  2158903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell103        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2159208p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3949
-------------------------------------   ---- 
End-of-path arrival time (ps)           3949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell98   1250   1250  2151145  RISE       1
\UART_1:BUART:rx_state_0\/main_4  macrocell96   2699   3949  2159208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159208p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3949
-------------------------------------   ---- 
End-of-path arrival time (ps)           3949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q         macrocell98   1250   1250  2151145  RISE       1
\UART_1:BUART:rx_load_fifo\/main_3  macrocell97   2699   3949  2159208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2159208p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3949
-------------------------------------   ---- 
End-of-path arrival time (ps)           3949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell98   1250   1250  2151145  RISE       1
\UART_1:BUART:rx_state_3\/main_3  macrocell98   2699   3949  2159208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2159208p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3949
-------------------------------------   ---- 
End-of-path arrival time (ps)           3949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell98    1250   1250  2151145  RISE       1
\UART_1:BUART:rx_status_3\/main_4  macrocell104   2699   3949  2159208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159225p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3932
-------------------------------------   ---- 
End-of-path arrival time (ps)           3932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell98   1250   1250  2151145  RISE       1
\UART_1:BUART:rx_state_2\/main_4  macrocell99   2682   3932  2159225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159225p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3932
-------------------------------------   ---- 
End-of-path arrival time (ps)           3932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q               macrocell98    1250   1250  2151145  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_2  macrocell101   2682   3932  2159225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2159286p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell93   1250   1250  2150385  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell92   2621   3871  2159286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2159286p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell93   1250   1250  2150385  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell94   2621   3871  2159286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2159288p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell93   1250   1250  2150385  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell91   2618   3868  2159288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2159288p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell93   1250   1250  2150385  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell93   2618   3868  2159288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2159672p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell90         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:txn\/q       macrocell90   1250   1250  2159672  RISE       1
\UART_1:BUART:txn\/main_0  macrocell90   2235   3485  2159672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell90         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159673p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell105        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_last\/q          macrocell105   1250   1250  2159673  RISE       1
\UART_1:BUART:rx_state_2\/main_9  macrocell99    2234   3484  2159673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2159828p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3329
-------------------------------------   ---- 
End-of-path arrival time (ps)           3329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell12    190    190  2159828  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell91      3139   3329  2159828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2159828p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3329
-------------------------------------   ---- 
End-of-path arrival time (ps)           3329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell12    190    190  2159828  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell93      3139   3329  2159828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2160712p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2444
-------------------------------------   ---- 
End-of-path arrival time (ps)           2444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell12    190    190  2159828  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell90      2254   2444  2160712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell90         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_3\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2162659p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3508
-------------------------------------   ---- 
End-of-path arrival time (ps)           3508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_status_3\/q       macrocell104   1250   1250  2162659  RISE       1
\UART_1:BUART:sRX:RxSts\/status_3  statusicell8   2258   3508  2162659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell8        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 9973449p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20361
-------------------------------------   ----- 
End-of-path arrival time (ps)           20361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sCTRLReg:ctrlreg\/clock   controlcell3        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell3    1210   1210  9965313  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/main_0          macrocell20     6350   7560  9965313  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/q               macrocell20     3350  10910  9965313  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell7   9451  20361  9973449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/clock  datapathcell7       0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9973453p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20357
-------------------------------------   ----- 
End-of-path arrival time (ps)           20357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sCTRLReg:ctrlreg\/clock   controlcell3        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell3    1210   1210  9965313  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/main_0          macrocell20     6350   7560  9965313  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/q               macrocell20     3350  10910  9965313  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell8   9446  20357  9973453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8       0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 9974535p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19275
-------------------------------------   ----- 
End-of-path arrival time (ps)           19275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sCTRLReg:ctrlreg\/clock   controlcell3        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell3    1210   1210  9965313  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/main_0          macrocell20     6350   7560  9965313  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/q               macrocell20     3350  10910  9965313  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell6   8365  19275  9974535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 9975083p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18727
-------------------------------------   ----- 
End-of-path arrival time (ps)           18727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sCTRLReg:ctrlreg\/clock   controlcell3        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell3    1210   1210  9965313  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/main_0          macrocell20     6350   7560  9965313  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/q               macrocell20     3350  10910  9965313  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell5   7817  18727  9975083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9977225p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22275
-------------------------------------   ----- 
End-of-path arrival time (ps)           22275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell5   1240   1240  9966124  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell6      0   1240  9966124  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell6   1210   2450  9966124  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell7      0   2450  9966124  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell7   1210   3660  9966124  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell8      0   3660  9966124  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell8   2270   5930  9966124  RISE       1
\Counter_Color_Sensor:CounterUDB:overflow_status\/main_0      macrocell19     6281  12211  9977225  RISE       1
\Counter_Color_Sensor:CounterUDB:overflow_status\/q           macrocell19     3350  15561  9977225  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/status_2     statusicell5    6714  22275  9977225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock     statusicell5        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9980200p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19300
-------------------------------------   ----- 
End-of-path arrival time (ps)           19300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell5   1600   1600  9980200  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell6      0   1600  9980200  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell6   1280   2880  9980200  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell7      0   2880  9980200  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell7   1280   4160  9980200  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell8      0   4160  9980200  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell8   2270   6430  9980200  RISE       1
\Counter_Color_Sensor:CounterUDB:status_0\/main_0             macrocell18     3667  10097  9980200  RISE       1
\Counter_Color_Sensor:CounterUDB:status_0\/q                  macrocell18     3350  13447  9980200  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/status_0     statusicell5    5853  19300  9980200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock     statusicell5        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_622/q
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/f0_load
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 9982035p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14835
-------------------------------------   ----- 
End-of-path arrival time (ps)           14835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_622/clock_0                                            macrocell89         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_622/q                                                    macrocell89     1250   1250  9970146  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/main_1           macrocell16     5125   6375  9982035  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/q                macrocell16     3350   9725  9982035  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/f0_load  datapathcell5   5111  14835  9982035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_622/q
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/f0_load
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 9982442p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14428
-------------------------------------   ----- 
End-of-path arrival time (ps)           14428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_622/clock_0                                            macrocell89         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_622/q                                                    macrocell89     1250   1250  9970146  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/main_1           macrocell16     5125   6375  9982035  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/q                macrocell16     3350   9725  9982035  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/f0_load  datapathcell6   4703  14428  9982442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_622/q
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/f0_load
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 9984053p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12817
-------------------------------------   ----- 
End-of-path arrival time (ps)           12817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_622/clock_0                                            macrocell89         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_622/q                                                    macrocell89     1250   1250  9970146  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/main_1           macrocell16     5125   6375  9982035  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/q                macrocell16     3350   9725  9982035  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/f0_load  datapathcell7   3092  12817  9984053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/clock  datapathcell7       0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_622/q
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/f0_load
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9984055p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12815
-------------------------------------   ----- 
End-of-path arrival time (ps)           12815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_622/clock_0                                            macrocell89         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_622/q                                                    macrocell89     1250   1250  9970146  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/main_1           macrocell16     5125   6375  9982035  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/q                macrocell16     3350   9725  9982035  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/f0_load  datapathcell8   3090  12815  9984055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8       0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_622/q
Path End       : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9984112p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15388
-------------------------------------   ----- 
End-of-path arrival time (ps)           15388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_622/clock_0                                            macrocell89         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT    slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -------  ----  ------
Net_622/q                                                  macrocell89    1250   1250  9970146  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/main_1         macrocell16    5125   6375  9982035  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/q              macrocell16    3350   9725  9982035  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/status_4  statusicell5   5663  15388  9984112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock     statusicell5        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_Color_Sensor:CounterUDB:disable_run_i\/main_2
Capture Clock  : \Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0
Path slack     : 9984279p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12211
-------------------------------------   ----- 
End-of-path arrival time (ps)           12211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell5   1240   1240  9966124  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell6      0   1240  9966124  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell6   1210   2450  9966124  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell7      0   2450  9966124  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell7   1210   3660  9966124  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell8      0   3660  9966124  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell8   2270   5930  9966124  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/main_2        macrocell81     6281  12211  9984279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0    macrocell81         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_Color_Sensor:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 9984279p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12211
-------------------------------------   ----- 
End-of-path arrival time (ps)           12211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell5   1240   1240  9966124  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell6      0   1240  9966124  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell6   1210   2450  9966124  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell7      0   2450  9966124  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell7   1210   3660  9966124  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell8      0   3660  9966124  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell8   2270   5930  9966124  RISE       1
\Counter_Color_Sensor:CounterUDB:overflow_reg_i\/main_0       macrocell82     6281  12211  9984279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:overflow_reg_i\/clock_0   macrocell82         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \Counter_Color_Sensor:CounterUDB:prevCompare\/main_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:prevCompare\/clock_0
Path slack     : 9986393p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10097
-------------------------------------   ----- 
End-of-path arrival time (ps)           10097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell5   1600   1600  9980200  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell6      0   1600  9980200  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell6   1280   2880  9980200  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell7      0   2880  9980200  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell7   1280   4160  9980200  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell8      0   4160  9980200  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell8   2270   6430  9980200  RISE       1
\Counter_Color_Sensor:CounterUDB:prevCompare\/main_0          macrocell83     3667  10097  9986393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:prevCompare\/clock_0      macrocell83         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9987146p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12354
-------------------------------------   ----- 
End-of-path arrival time (ps)           12354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  9983949  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  9983949  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  9983949  RISE       1
\PWM_Color_Sensor:PWMUDB:status_2\/main_1          macrocell21      3202   6702  9987146  RISE       1
\PWM_Color_Sensor:PWMUDB:status_2\/q               macrocell21      3350  10052  9987146  RISE       1
\PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/status_2  statusicell6     2303  12354  9987146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/clock             statusicell6        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9987249p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6691
-------------------------------------   ---- 
End-of-path arrival time (ps)           6691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  9983949  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  9983949  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  9983949  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    3191   6691  9987249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9987251p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6689
-------------------------------------   ---- 
End-of-path arrival time (ps)           6689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  9983949  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  9983949  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  9983949  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell10   3189   6689  9987251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell10      0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:runmode_enable\/q
Path End       : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9987672p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6268
-------------------------------------   ---- 
End-of-path arrival time (ps)           6268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:runmode_enable\/q         macrocell85      1250   1250  9985611  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell10   5018   6268  9987672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell10      0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_622/main_1
Capture Clock  : Net_622/clock_0
Path slack     : 9988516p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7974
-------------------------------------   ---- 
End-of-path arrival time (ps)           7974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1520   1520  9988516  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1520  9988516  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   2230   3750  9988516  RISE       1
Net_622/main_1                                    macrocell89      4224   7974  9988516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_622/clock_0                                            macrocell89         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:runmode_enable\/q
Path End       : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9988911p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5029
-------------------------------------   ---- 
End-of-path arrival time (ps)           5029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:runmode_enable\/q         macrocell85     1250   1250  9985611  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell9   3779   5029  9988911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Color_Sensor:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:prevCompare1\/clock_0
Path slack     : 9989095p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7395
-------------------------------------   ---- 
End-of-path arrival time (ps)           7395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1520   1520  9988516  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1520  9988516  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   2230   3750  9988516  RISE       1
\PWM_Color_Sensor:PWMUDB:prevCompare1\/main_0     macrocell87      3645   7395  9989095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:prevCompare1\/clock_0             macrocell87         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Color_Sensor:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Color_Sensor:PWMUDB:status_0\/clock_0
Path slack     : 9989095p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7395
-------------------------------------   ---- 
End-of-path arrival time (ps)           7395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1520   1520  9988516  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1520  9988516  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   2230   3750  9988516  RISE       1
\PWM_Color_Sensor:PWMUDB:status_0\/main_1         macrocell88      3645   7395  9989095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:status_0\/clock_0                 macrocell88         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9989137p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10363
-------------------------------------   ----- 
End-of-path arrival time (ps)           10363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/z0       datapathcell5    760    760  9989137  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell6      0    760  9989137  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/z0       datapathcell6   1210   1970  9989137  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell7      0   1970  9989137  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/z0       datapathcell7   1210   3180  9989137  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell8      0   3180  9989137  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell8   2740   5920  9989137  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/status_1    statusicell5    4443  10363  9989137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock     statusicell5        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Color_Sensor:PWMUDB:runmode_enable\/main_2
Capture Clock  : \PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0
Path slack     : 9989782p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6708
-------------------------------------   ---- 
End-of-path arrival time (ps)           6708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell9     760    760  9983949  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell10      0    760  9983949  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell10   2740   3500  9983949  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/main_2  macrocell85      3208   6708  9989782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Color_Sensor:PWMUDB:trig_disable\/main_2
Capture Clock  : \PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0
Path slack     : 9989782p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6708
-------------------------------------   ---- 
End-of-path arrival time (ps)           6708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell9     760    760  9983949  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell10      0    760  9983949  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell10   2740   3500  9983949  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/main_2    macrocell86      3208   6708  9989782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0             macrocell86         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_622/q
Path End       : \Counter_Color_Sensor:CounterUDB:prevCapture\/main_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:prevCapture\/clock_0
Path slack     : 9990078p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6412
-------------------------------------   ---- 
End-of-path arrival time (ps)           6412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_622/clock_0                                            macrocell89         0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
Net_622/q                                             macrocell89   1250   1250  9970146  RISE       1
\Counter_Color_Sensor:CounterUDB:prevCapture\/main_0  macrocell80   5162   6412  9990078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:prevCapture\/clock_0      macrocell80         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:runmode_enable\/q
Path End       : \PWM_Color_Sensor:PWMUDB:runmode_enable\/main_1
Capture Clock  : \PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0
Path slack     : 9990218p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6272
-------------------------------------   ---- 
End-of-path arrival time (ps)           6272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:runmode_enable\/q       macrocell85   1250   1250  9985611  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/main_1  macrocell85   5022   6272  9990218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:runmode_enable\/q
Path End       : \PWM_Color_Sensor:PWMUDB:trig_disable\/main_1
Capture Clock  : \PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0
Path slack     : 9990218p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6272
-------------------------------------   ---- 
End-of-path arrival time (ps)           6272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:runmode_enable\/q     macrocell85   1250   1250  9985611  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/main_1  macrocell86   5022   6272  9990218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0             macrocell86         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:runmode_enable\/q
Path End       : Net_622/main_0
Capture Clock  : Net_622/clock_0
Path slack     : 9990928p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5562
-------------------------------------   ---- 
End-of-path arrival time (ps)           5562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:runmode_enable\/q  macrocell85   1250   1250  9985611  RISE       1
Net_622/main_0                              macrocell89   4312   5562  9990928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_622/clock_0                                            macrocell89         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Color_Sensor:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992401p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4089
-------------------------------------   ---- 
End-of-path arrival time (ps)           4089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:genblk1:ctrlreg\/clock            controlcell4        0      0  RISE       1

Data path
pin name                                             model name    delay     AT    slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  9992401  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/main_0      macrocell85    2879   4089  9992401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Color_Sensor:PWMUDB:trig_disable\/main_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0
Path slack     : 9992401p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4089
-------------------------------------   ---- 
End-of-path arrival time (ps)           4089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:genblk1:ctrlreg\/clock            controlcell4        0      0  RISE       1

Data path
pin name                                             model name    delay     AT    slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  9992401  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/main_0        macrocell86    2879   4089  9992401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0             macrocell86         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:disable_run_i\/q
Path End       : \Counter_Color_Sensor:CounterUDB:disable_run_i\/main_1
Capture Clock  : \Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0
Path slack     : 9992622p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0    macrocell81         0      0  RISE       1

Data path
pin name                                                model name   delay     AT    slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:disable_run_i\/q       macrocell81   1250   1250  9967472  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/main_1  macrocell81   2618   3868  9992622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0    macrocell81         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:prevCompare1\/q
Path End       : \PWM_Color_Sensor:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:status_0\/clock_0
Path slack     : 9992922p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:prevCompare1\/clock_0             macrocell87         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:prevCompare1\/q   macrocell87   1250   1250  9992922  RISE       1
\PWM_Color_Sensor:PWMUDB:status_0\/main_0  macrocell88   2318   3568  9992922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:status_0\/clock_0                 macrocell88         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:overflow_reg_i\/q
Path End       : \Counter_Color_Sensor:CounterUDB:disable_run_i\/main_3
Capture Clock  : \Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0
Path slack     : 9992926p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:overflow_reg_i\/clock_0   macrocell82         0      0  RISE       1

Data path
pin name                                                model name   delay     AT    slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:overflow_reg_i\/q      macrocell82   1250   1250  9985872  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/main_3  macrocell81   2314   3564  9992926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0    macrocell81         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:trig_disable\/q
Path End       : \PWM_Color_Sensor:PWMUDB:runmode_enable\/main_3
Capture Clock  : \PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992935p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0             macrocell86         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:trig_disable\/q         macrocell86   1250   1250  9992935  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/main_3  macrocell85   2305   3555  9992935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:trig_disable\/q
Path End       : \PWM_Color_Sensor:PWMUDB:trig_disable\/main_3
Capture Clock  : \PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0
Path slack     : 9992935p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0             macrocell86         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:trig_disable\/q       macrocell86   1250   1250  9992935  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/main_3  macrocell86   2305   3555  9992935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0             macrocell86         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:status_0\/q
Path End       : \PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995920p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3580
-------------------------------------   ---- 
End-of-path arrival time (ps)           3580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:status_0\/clock_0                 macrocell88         0      0  RISE       1

Data path
pin name                                           model name    delay     AT    slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:status_0\/q               macrocell88    1250   1250  9995920  RISE       1
\PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/status_0  statusicell6   2330   3580  9995920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/clock             statusicell6        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19977718p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21782
-------------------------------------   ----- 
End-of-path arrival time (ps)           21782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell22    760    760  19977718  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell23      0    760  19977718  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell23   2740   3500  19977718  RISE       1
\PWM_Servo_Trunk:PWMUDB:status_2\/main_1          macrocell38      7919  11419  19977718  RISE       1
\PWM_Servo_Trunk:PWMUDB:status_2\/q               macrocell38      3350  14769  19977718  RISE       1
\PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/status_2  statusicell13    7013  21782  19977718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/clock              statusicell13       0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19980938p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 19995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14832
-------------------------------------   ----- 
End-of-path arrival time (ps)           14832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell22    760    760  19977718  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell23      0    760  19977718  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell23   2740   3500  19977718  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell22   6202   9702  19980938  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell22   5130  14832  19980938  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell23      0  14832  19980938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell23      0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19981237p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 19995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14533
-------------------------------------   ----- 
End-of-path arrival time (ps)           14533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/clock_0           macrocell129        0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/q         macrocell129     1250   1250  19981237  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell20   8153   9403  19981237  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell20   5130  14533  19981237  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell21      0  14533  19981237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell21      0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19983996p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9944
-------------------------------------   ---- 
End-of-path arrival time (ps)           9944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/clock_0           macrocell129        0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/q         macrocell129     1250   1250  19981237  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell21   8694   9944  19983996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell21      0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19984041p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 19995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11729
-------------------------------------   ----- 
End-of-path arrival time (ps)           11729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell18    760    760  19984041  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell19      0    760  19984041  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell19   2740   3500  19984041  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell18   3099   6599  19984041  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell18   5130  11729  19984041  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell19      0  11729  19984041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/clock         datapathcell19      0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19984060p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 19995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11710
-------------------------------------   ----- 
End-of-path arrival time (ps)           11710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16    760    760  19984060  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0    760  19984060  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   2740   3500  19984060  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell16   3080   6580  19984060  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell16   5130  11710  19984060  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell17      0  11710  19984060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/clock             datapathcell17      0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19984235p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9705
-------------------------------------   ---- 
End-of-path arrival time (ps)           9705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell22    760    760  19977718  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell23      0    760  19977718  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell23   2740   3500  19977718  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell23   6205   9705  19984235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell23      0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19984238p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9702
-------------------------------------   ---- 
End-of-path arrival time (ps)           9702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell22    760    760  19977718  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell23      0    760  19977718  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell23   2740   3500  19977718  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell22   6202   9702  19984238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19984537p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9403
-------------------------------------   ---- 
End-of-path arrival time (ps)           9403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/clock_0           macrocell129        0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/q         macrocell129     1250   1250  19981237  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell20   8153   9403  19984537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell20      0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Lifter:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19986272p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13228
-------------------------------------   ----- 
End-of-path arrival time (ps)           13228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/clock_0           macrocell129        0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/q         macrocell129    1250   1250  19981237  RISE       1
\PWM_Servo_Lifter:PWMUDB:status_2\/main_0          macrocell37     6316   7566  19986272  RISE       1
\PWM_Servo_Lifter:PWMUDB:status_2\/q               macrocell37     3350  10916  19986272  RISE       1
\PWM_Servo_Lifter:PWMUDB:genblk8:stsreg\/status_2  statusicell12   2313  13228  19986272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:genblk8:stsreg\/clock             statusicell12       0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1280/main_1
Capture Clock  : Net_1280/clock_0
Path slack     : 19986357p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10133
-------------------------------------   ----- 
End-of-path arrival time (ps)           10133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell22   1520   1520  19986357  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell23      0   1520  19986357  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell23   2230   3750  19986357  RISE       1
Net_1280/main_1                                  macrocell138     6383  10133  19986357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1280/clock_0                                           macrocell138        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19987214p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12286
-------------------------------------   ----- 
End-of-path arrival time (ps)           12286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell18    760    760  19984041  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell19      0    760  19984041  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell19   2740   3500  19984041  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:status_2\/main_1          macrocell36      3115   6615  19987214  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:status_2\/q               macrocell36      3350   9965  19987214  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/status_2  statusicell11    2320  12286  19987214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/clock        statusicell11       0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19987312p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6628
-------------------------------------   ---- 
End-of-path arrival time (ps)           6628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:runmode_enable\/clock_0            macrocell133        0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:runmode_enable\/q         macrocell133     1250   1250  19980565  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell23   5378   6628  19987312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell23      0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19987341p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6599
-------------------------------------   ---- 
End-of-path arrival time (ps)           6599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell18    760    760  19984041  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell19      0    760  19984041  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell19   2740   3500  19984041  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell18   3099   6599  19987341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Gripper:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19987357p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12143
-------------------------------------   ----- 
End-of-path arrival time (ps)           12143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16    760    760  19984060  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0    760  19984060  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   2740   3500  19984060  RISE       1
\PWM_Servo_Gripper:PWMUDB:status_2\/main_1          macrocell35      2971   6471  19987357  RISE       1
\PWM_Servo_Gripper:PWMUDB:status_2\/q               macrocell35      3350   9821  19987357  RISE       1
\PWM_Servo_Gripper:PWMUDB:genblk8:stsreg\/status_2  statusicell10    2322  12143  19987357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:genblk8:stsreg\/clock            statusicell10       0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19987360p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6580
-------------------------------------   ---- 
End-of-path arrival time (ps)           6580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16    760    760  19984060  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0    760  19984060  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   2740   3500  19984060  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell16   3080   6580  19987360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell16      0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19987361p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6579
-------------------------------------   ---- 
End-of-path arrival time (ps)           6579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16    760    760  19984060  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0    760  19984060  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   2740   3500  19984060  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell17   3079   6579  19987361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/clock             datapathcell17      0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19987469p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6471
-------------------------------------   ---- 
End-of-path arrival time (ps)           6471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell18    760    760  19984041  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell19      0    760  19984041  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell19   2740   3500  19984041  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell19   2971   6471  19987469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/clock         datapathcell19      0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19987856p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6084
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell20      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell20    760    760  19984556  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell21      0    760  19984556  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell21   2740   3500  19984556  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell20   2584   6084  19987856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell20      0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19987859p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6081
-------------------------------------   ---- 
End-of-path arrival time (ps)           6081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:runmode_enable\/clock_0            macrocell133        0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:runmode_enable\/q         macrocell133     1250   1250  19980565  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell22   4831   6081  19987859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19987859p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6081
-------------------------------------   ---- 
End-of-path arrival time (ps)           6081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell20      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell20    760    760  19984556  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell21      0    760  19984556  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell21   2740   3500  19984556  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell21   2581   6081  19987859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell21      0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:runmode_enable\/q
Path End       : Net_1280/main_0
Capture Clock  : Net_1280/clock_0
Path slack     : 19987919p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8571
-------------------------------------   ---- 
End-of-path arrival time (ps)           8571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:runmode_enable\/clock_0            macrocell133        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:runmode_enable\/q  macrocell133   1250   1250  19980565  RISE       1
Net_1280/main_0                            macrocell138   7321   8571  19987919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1280/clock_0                                           macrocell138        0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo_Lifter:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:prevCompare1\/clock_0
Path slack     : 19988023p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8467
-------------------------------------   ---- 
End-of-path arrival time (ps)           8467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell20      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell20   1520   1520  19988023  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell21      0   1520  19988023  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell21   2230   3750  19988023  RISE       1
\PWM_Servo_Lifter:PWMUDB:prevCompare1\/main_0     macrocell130     4717   8467  19988023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:prevCompare1\/clock_0             macrocell130        0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:runmode_enable\/q
Path End       : Net_1245/main_0
Capture Clock  : Net_1245/clock_0
Path slack     : 19988924p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7566
-------------------------------------   ---- 
End-of-path arrival time (ps)           7566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/clock_0           macrocell129        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/q  macrocell129   1250   1250  19981237  RISE       1
Net_1245/main_0                             macrocell132   6316   7566  19988924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1245/clock_0                                           macrocell132        0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo_Trunk:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:prevCompare1\/clock_0
Path slack     : 19989242p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7248
-------------------------------------   ---- 
End-of-path arrival time (ps)           7248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell22   1520   1520  19986357  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell23      0   1520  19986357  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell23   2230   3750  19986357  RISE       1
\PWM_Servo_Trunk:PWMUDB:prevCompare1\/main_0     macrocell134     3498   7248  19989242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:prevCompare1\/clock_0              macrocell134        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo_Trunk:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:status_0\/clock_0
Path slack     : 19989242p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7248
-------------------------------------   ---- 
End-of-path arrival time (ps)           7248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell22   1520   1520  19986357  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell23      0   1520  19986357  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell23   2230   3750  19986357  RISE       1
\PWM_Servo_Trunk:PWMUDB:status_0\/main_1         macrocell135     3498   7248  19989242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:status_0\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19989434p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/clock_0      macrocell125        0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/q         macrocell125     1250   1250  19986134  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell18   3256   4506  19989434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19989435p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/clock_0      macrocell125        0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/q         macrocell125     1250   1250  19986134  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell19   3255   4505  19989435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/clock         datapathcell19      0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo_Lifter:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:status_0\/clock_0
Path slack     : 19989526p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6964
-------------------------------------   ---- 
End-of-path arrival time (ps)           6964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell20      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell20   1520   1520  19988023  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell21      0   1520  19988023  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell21   2230   3750  19988023  RISE       1
\PWM_Servo_Lifter:PWMUDB:status_0\/main_1         macrocell131     3214   6964  19989526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:status_0\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1245/main_1
Capture Clock  : Net_1245/clock_0
Path slack     : 19989526p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6964
-------------------------------------   ---- 
End-of-path arrival time (ps)           6964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell20      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell20   1520   1520  19988023  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell21      0   1520  19988023  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell21   2230   3750  19988023  RISE       1
Net_1245/main_1                                   macrocell132     3214   6964  19989526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1245/clock_0                                           macrocell132        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19989627p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4313
-------------------------------------   ---- 
End-of-path arrival time (ps)           4313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/clock_0          macrocell121        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/q         macrocell121     1250   1250  19986327  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell16   3063   4313  19989627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell16      0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19989747p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/clock_0          macrocell121        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/q         macrocell121     1250   1250  19986327  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell17   2943   4193  19989747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/clock             datapathcell17      0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo_Gripper:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:prevCompare1\/clock_0
Path slack     : 19990433p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6057
-------------------------------------   ---- 
End-of-path arrival time (ps)           6057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell16   1520   1520  19990433  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell17      0   1520  19990433  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell17   2230   3750  19990433  RISE       1
\PWM_Servo_Gripper:PWMUDB:prevCompare1\/main_0     macrocell122     2307   6057  19990433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:prevCompare1\/clock_0            macrocell122        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo_Gripper:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:status_0\/clock_0
Path slack     : 19990433p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6057
-------------------------------------   ---- 
End-of-path arrival time (ps)           6057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell16   1520   1520  19990433  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell17      0   1520  19990433  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell17   2230   3750  19990433  RISE       1
\PWM_Servo_Gripper:PWMUDB:status_0\/main_1         macrocell123     2307   6057  19990433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:status_0\/clock_0                macrocell123        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1157/main_1
Capture Clock  : Net_1157/clock_0
Path slack     : 19990433p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6057
-------------------------------------   ---- 
End-of-path arrival time (ps)           6057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell16   1520   1520  19990433  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell17      0   1520  19990433  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell17   2230   3750  19990433  RISE       1
Net_1157/main_1                                    macrocell124     2307   6057  19990433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1157/clock_0                                           macrocell124        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:prevCompare1\/clock_0
Path slack     : 19990438p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell18   1520   1520  19990438  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell19      0   1520  19990438  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell19   2230   3750  19990438  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:prevCompare1\/main_0     macrocell126     2302   6052  19990438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:prevCompare1\/clock_0        macrocell126        0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:status_0\/clock_0
Path slack     : 19990438p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell18   1520   1520  19990438  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell19      0   1520  19990438  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell19   2230   3750  19990438  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:status_0\/main_1         macrocell127     2302   6052  19990438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:status_0\/clock_0            macrocell127        0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1204/main_1
Capture Clock  : Net_1204/clock_0
Path slack     : 19990438p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell18   1520   1520  19990438  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell19      0   1520  19990438  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell19   2230   3750  19990438  RISE       1
Net_1204/main_1                                        macrocell128     2302   6052  19990438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1204/clock_0                                           macrocell128        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:prevCompare1\/q
Path End       : \PWM_Servo_Lifter:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:status_0\/clock_0
Path slack     : 19991573p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           4917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:prevCompare1\/clock_0             macrocell130        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:prevCompare1\/q   macrocell130   1250   1250  19991573  RISE       1
\PWM_Servo_Lifter:PWMUDB:status_0\/main_0  macrocell131   3667   4917  19991573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:status_0\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/q
Path End       : Net_1204/main_0
Capture Clock  : Net_1204/clock_0
Path slack     : 19992016p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/clock_0      macrocell125        0      0  RISE       1

Data path
pin name                                         model name    delay     AT     slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/q  macrocell125   1250   1250  19986134  RISE       1
Net_1204/main_0                                  macrocell128   3224   4474  19992016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1204/clock_0                                           macrocell128        0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:runmode_enable\/q
Path End       : Net_1157/main_0
Capture Clock  : Net_1157/clock_0
Path slack     : 19992184p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4306
-------------------------------------   ---- 
End-of-path arrival time (ps)           4306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/clock_0          macrocell121        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/q  macrocell121   1250   1250  19986327  RISE       1
Net_1157/main_0                              macrocell124   3056   4306  19992184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1157/clock_0                                           macrocell124        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:status_0\/q
Path End       : \PWM_Servo_Lifter:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19992222p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7278
-------------------------------------   ---- 
End-of-path arrival time (ps)           7278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:status_0\/clock_0                 macrocell131        0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:status_0\/q               macrocell131    1250   1250  19992222  RISE       1
\PWM_Servo_Lifter:PWMUDB:genblk8:stsreg\/status_0  statusicell12   6028   7278  19992222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:genblk8:stsreg\/clock             statusicell12       0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/clock_0
Path slack     : 19992363p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:genblk1:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:genblk1:ctrlreg\/control_7  controlcell9   1210   1210  19992363  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/main_0      macrocell125   2917   4127  19992363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/clock_0      macrocell125        0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Servo_Lifter:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:runmode_enable\/clock_0
Path slack     : 19992363p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:genblk1:ctrlreg\/clock            controlcell10       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:genblk1:ctrlreg\/control_7  controlcell10   1210   1210  19992363  RISE       1
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/main_0      macrocell129    2917   4127  19992363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/clock_0           macrocell129        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:status_0\/q
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19992650p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6850
-------------------------------------   ---- 
End-of-path arrival time (ps)           6850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:status_0\/clock_0            macrocell127        0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:status_0\/q               macrocell127    1250   1250  19992650  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/status_0  statusicell11   5600   6850  19992650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/clock        statusicell11       0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:prevCompare1\/q
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:status_0\/clock_0
Path slack     : 19992929p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:prevCompare1\/clock_0        macrocell126        0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:prevCompare1\/q   macrocell126   1250   1250  19992929  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:status_0\/main_0  macrocell127   2311   3561  19992929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:status_0\/clock_0            macrocell127        0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:prevCompare1\/q
Path End       : \PWM_Servo_Gripper:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:status_0\/clock_0
Path slack     : 19992939p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:prevCompare1\/clock_0            macrocell122        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:prevCompare1\/q   macrocell122   1250   1250  19992939  RISE       1
\PWM_Servo_Gripper:PWMUDB:status_0\/main_0  macrocell123   2301   3551  19992939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:status_0\/clock_0                macrocell123        0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:prevCompare1\/q
Path End       : \PWM_Servo_Trunk:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:status_0\/clock_0
Path slack     : 19992941p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:prevCompare1\/clock_0              macrocell134        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:prevCompare1\/q   macrocell134   1250   1250  19992941  RISE       1
\PWM_Servo_Trunk:PWMUDB:status_0\/main_0  macrocell135   2299   3549  19992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:status_0\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Servo_Trunk:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:runmode_enable\/clock_0
Path slack     : 19992954p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:genblk1:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:genblk1:ctrlreg\/control_7  controlcell11   1210   1210  19992954  RISE       1
\PWM_Servo_Trunk:PWMUDB:runmode_enable\/main_0      macrocell133    2326   3536  19992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:runmode_enable\/clock_0            macrocell133        0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Servo_Gripper:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:runmode_enable\/clock_0
Path slack     : 19992968p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3522
-------------------------------------   ---- 
End-of-path arrival time (ps)           3522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:genblk1:ctrlreg\/clock           controlcell8        0      0  RISE       1

Data path
pin name                                              model name    delay     AT     slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:genblk1:ctrlreg\/control_7  controlcell8   1210   1210  19992968  RISE       1
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/main_0      macrocell121   2312   3522  19992968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/clock_0          macrocell121        0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:status_0\/q
Path End       : \PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19994566p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4934
-------------------------------------   ---- 
End-of-path arrival time (ps)           4934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:status_0\/clock_0                  macrocell135        0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:status_0\/q               macrocell135    1250   1250  19994566  RISE       1
\PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/status_0  statusicell13   3684   4934  19994566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/clock              statusicell13       0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:status_0\/q
Path End       : \PWM_Servo_Gripper:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19995923p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3577
-------------------------------------   ---- 
End-of-path arrival time (ps)           3577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:status_0\/clock_0                macrocell123        0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:status_0\/q               macrocell123    1250   1250  19995923  RISE       1
\PWM_Servo_Gripper:PWMUDB:genblk8:stsreg\/status_0  statusicell10   2327   3577  19995923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:genblk8:stsreg\/clock            statusicell10       0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1134/q
Path End       : \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999991305p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5185
-------------------------------------   ---- 
End-of-path arrival time (ps)           5185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1134/clock_0                                           macrocell113        0      0  RISE       1

Data path
pin name                                          model name    delay     AT       slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ----------  ----  ------
Net_1134/q                                        macrocell113   1250   1250  9999991305  RISE       1
\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/main_0  macrocell114   3935   5185  9999991305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/clock_0          macrocell114        0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1134/q
Path End       : Net_1126/main_1
Capture Clock  : Net_1126/clock_0
Path slack     : 9999991305p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5185
-------------------------------------   ---- 
End-of-path arrival time (ps)           5185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1134/clock_0                                           macrocell113        0      0  RISE       1

Data path
pin name         model name    delay     AT       slack  edge  Fanout
---------------  ------------  -----  -----  ----------  ----  ------
Net_1134/q       macrocell113   1250   1250  9999991305  RISE       1
Net_1126/main_1  macrocell115   3935   5185  9999991305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1126/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1134/q
Path End       : Net_1121/main_1
Capture Clock  : Net_1121/clock_0
Path slack     : 9999991305p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5185
-------------------------------------   ---- 
End-of-path arrival time (ps)           5185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1134/clock_0                                           macrocell113        0      0  RISE       1

Data path
pin name         model name    delay     AT       slack  edge  Fanout
---------------  ------------  -----  -----  ----------  ----  ------
Net_1134/q       macrocell113   1250   1250  9999991305  RISE       1
Net_1121/main_1  macrocell116   3935   5185  9999991305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1121/clock_0                                           macrocell116        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1131/q
Path End       : Net_1130/main_1
Capture Clock  : Net_1130/clock_0
Path slack     : 9999992628p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1131/clock_0                                           macrocell117        0      0  RISE       1

Data path
pin name         model name    delay     AT       slack  edge  Fanout
---------------  ------------  -----  -----  ----------  ----  ------
Net_1131/q       macrocell117   1250   1250  9999992628  RISE       1
Net_1130/main_1  macrocell119   2612   3862  9999992628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1130/clock_0                                           macrocell119        0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1131/q
Path End       : Net_1107/main_1
Capture Clock  : Net_1107/clock_0
Path slack     : 9999992628p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1131/clock_0                                           macrocell117        0      0  RISE       1

Data path
pin name         model name    delay     AT       slack  edge  Fanout
---------------  ------------  -----  -----  ----------  ----  ------
Net_1131/q       macrocell117   1250   1250  9999992628  RISE       1
Net_1107/main_1  macrocell120   2612   3862  9999992628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1107/clock_0                                           macrocell120        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1131/q
Path End       : \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999992633p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1131/clock_0                                           macrocell117        0      0  RISE       1

Data path
pin name                                           model name    delay     AT       slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ----------  ----  ------
Net_1131/q                                         macrocell117   1250   1250  9999992628  RISE       1
\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/main_0  macrocell118   2607   3857  9999992633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/clock_0         macrocell118        0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_1130/main_0
Capture Clock  : Net_1130/clock_0
Path slack     : 9999992920p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3570
-------------------------------------   ---- 
End-of-path arrival time (ps)           3570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/clock_0         macrocell118        0      0  RISE       1

Data path
pin name                                      model name    delay     AT       slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ----------  ----  ------
\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/q  macrocell118   1250   1250  9999992920  RISE       1
Net_1130/main_0                               macrocell119   2320   3570  9999992920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1130/clock_0                                           macrocell119        0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_1107/main_0
Capture Clock  : Net_1107/clock_0
Path slack     : 9999992920p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3570
-------------------------------------   ---- 
End-of-path arrival time (ps)           3570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/clock_0         macrocell118        0      0  RISE       1

Data path
pin name                                      model name    delay     AT       slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ----------  ----  ------
\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/q  macrocell118   1250   1250  9999992920  RISE       1
Net_1107/main_0                               macrocell120   2320   3570  9999992920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1107/clock_0                                           macrocell120        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_1126/main_0
Capture Clock  : Net_1126/clock_0
Path slack     : 9999992997p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/clock_0          macrocell114        0      0  RISE       1

Data path
pin name                                     model name    delay     AT       slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ----------  ----  ------
\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/q  macrocell114   1250   1250  9999992997  RISE       1
Net_1126/main_0                              macrocell115   2243   3493  9999992997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1126/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_1121/main_0
Capture Clock  : Net_1121/clock_0
Path slack     : 9999992997p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/clock_0          macrocell114        0      0  RISE       1

Data path
pin name                                     model name    delay     AT       slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ----------  ----  ------
\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/q  macrocell114   1250   1250  9999992997  RISE       1
Net_1121/main_0                              macrocell116   2243   3493  9999992997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_1121/clock_0                                           macrocell116        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

