# Read the design
read_verilog alu.sv

# Perform synthesis
synth -top alu

# Write the RTL netlist in an intermediate format
write_json alu.json

# Optional: write Verilog for synthesized design
write_verilog alu_synth.sv

