INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lguiga/Desktop/Lab2/adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder8
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module AddSub8
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lguiga/Desktop/Lab2/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lguiga/Downloads/lab2_digsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module lab2_digsel
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lguiga/Desktop/Lab2/mux8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lguiga/Desktop/Lab2/Lab2.srcs/sources_1/new/topLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topLevel
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [/home/lguiga/Desktop/Lab2/Lab2.srcs/sources_1/new/topLevel.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lguiga/Downloads/test_signchanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_signchanger
