Info (10281): Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at altera_modular_adc_control_fsm.v(718): extended using "x" or "z" File: C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 718
Warning (10037): Verilog HDL or VHDL warning at sopc_2_spi.v(402): conditional expression evaluates to a constant File: C:/intelFPGA_lite/_Projeto_Nios/SistBasi2_ixtopor/sopc_2/synthesis/submodules/sopc_2_spi.v Line: 402
