Warning (10268): Verilog HDL information at Control_Unit.v(21): always construct contains both blocking and non-blocking assignments File: C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Control_Unit.v Line: 21
