<stg><name>codecopy</name>


<trans_list>

<trans id="193" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="tmp2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="10" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="tmp2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="13" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="14" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_428" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="15" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="16" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="17" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="18" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %state_addr = getelementptr i256 %state, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="256" op_0_bw="14">
<![CDATA[
:3 %state_load = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="256" op_0_bw="14">
<![CDATA[
:3 %state_load = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="256">
<![CDATA[
:4 %trunc_ln60 = trunc i256 %state_load

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="14" op_0_bw="256">
<![CDATA[
:5 %trunc_ln60_133 = trunc i256 %state_load

]]></Node>
<StgValue><ssdm name="trunc_ln60_133"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %add_ln60 = add i32 %trunc_ln60, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="256" op_0_bw="32">
<![CDATA[
:7 %zext_ln60 = zext i32 %add_ln60

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:8 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln60, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:9 %add_ln60_82 = add i14 %trunc_ln60_133, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln60_82"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:10 %shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_82, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:11 %add_ln60_60 = add i19 %shl_ln, i19 64

]]></Node>
<StgValue><ssdm name="add_ln60_60"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %lshr_ln60_s = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_60, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln60_s"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="14">
<![CDATA[
:13 %zext_ln60_55 = zext i14 %lshr_ln60_s

]]></Node>
<StgValue><ssdm name="zext_ln60_55"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %state_addr_154 = getelementptr i256 %state, i64 0, i64 %zext_ln60_55

]]></Node>
<StgValue><ssdm name="state_addr_154"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_186 = load i14 %state_addr_154

]]></Node>
<StgValue><ssdm name="state_load_186"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:15 %state_load_186 = load i14 %state_addr_154

]]></Node>
<StgValue><ssdm name="state_load_186"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="256">
<![CDATA[
:16 %dst = trunc i256 %state_load_186

]]></Node>
<StgValue><ssdm name="dst"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="19" op_0_bw="256">
<![CDATA[
:17 %trunc_ln60_141 = trunc i256 %state_load_186

]]></Node>
<StgValue><ssdm name="trunc_ln60_141"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18 %trunc_ln60_s = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_186, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln60_s"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19 %trunc_ln60_82 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_186, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln60_82"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20 %trunc_ln60_83 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_186, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln60_83"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21 %add_ln60_61 = add i32 %trunc_ln60, i32 4294967294

]]></Node>
<StgValue><ssdm name="add_ln60_61"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="256" op_0_bw="32">
<![CDATA[
:22 %zext_ln60_33 = zext i32 %add_ln60_61

]]></Node>
<StgValue><ssdm name="zext_ln60_33"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:23 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln60_33, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="44" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:24 %add_ln60_83 = add i14 %trunc_ln60_133, i14 16382

]]></Node>
<StgValue><ssdm name="add_ln60_83"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:25 %shl_ln60_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_83, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln60_s"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:26 %add_ln60_62 = add i19 %shl_ln60_s, i19 64

]]></Node>
<StgValue><ssdm name="add_ln60_62"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27 %lshr_ln60_22 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_62, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln60_22"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="14">
<![CDATA[
:28 %zext_ln60_56 = zext i14 %lshr_ln60_22

]]></Node>
<StgValue><ssdm name="zext_ln60_56"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29 %state_addr_155 = getelementptr i256 %state, i64 0, i64 %zext_ln60_56

]]></Node>
<StgValue><ssdm name="state_addr_155"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:30 %state_load_187 = load i14 %state_addr_155

]]></Node>
<StgValue><ssdm name="state_load_187"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="51" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:30 %state_load_187 = load i14 %state_addr_155

]]></Node>
<StgValue><ssdm name="state_load_187"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="256">
<![CDATA[
:31 %trunc_ln60_142 = trunc i256 %state_load_187

]]></Node>
<StgValue><ssdm name="trunc_ln60_142"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32 %trunc_ln60_84 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_187, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln60_84"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:33 %trunc_ln60_85 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_187, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln60_85"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:34 %trunc_ln60_86 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_187, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln60_86"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35 %add_ln60_63 = add i32 %trunc_ln60, i32 4294967293

]]></Node>
<StgValue><ssdm name="add_ln60_63"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="256" op_0_bw="32">
<![CDATA[
:36 %zext_ln60_34 = zext i32 %add_ln60_63

]]></Node>
<StgValue><ssdm name="zext_ln60_34"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
:37 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln60_34, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="59" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:38 %add_ln60_84 = add i14 %trunc_ln60_133, i14 16381

]]></Node>
<StgValue><ssdm name="add_ln60_84"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:39 %shl_ln60_21 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_84, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln60_21"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:40 %add_ln60_64 = add i19 %shl_ln60_21, i19 64

]]></Node>
<StgValue><ssdm name="add_ln60_64"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:41 %lshr_ln60_23 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_64, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln60_23"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="14">
<![CDATA[
:42 %zext_ln60_57 = zext i14 %lshr_ln60_23

]]></Node>
<StgValue><ssdm name="zext_ln60_57"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43 %state_addr_156 = getelementptr i256 %state, i64 0, i64 %zext_ln60_57

]]></Node>
<StgValue><ssdm name="state_addr_156"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:44 %state_load_188 = load i14 %state_addr_156

]]></Node>
<StgValue><ssdm name="state_load_188"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="66" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
:44 %state_load_188 = load i14 %state_addr_156

]]></Node>
<StgValue><ssdm name="state_load_188"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="256">
<![CDATA[
:45 %s = trunc i256 %state_load_188

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:46 %trunc_ln60_87 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_188, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln60_87"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:47 %trunc_ln60_88 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_188, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln60_88"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:48 %trunc_ln60_89 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_188, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln60_89"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="71" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="0">
<![CDATA[
:49 %tmp2 = call i1 @check_memory, i256 %state, i64 %dst, i64 %trunc_ln60_s, i64 %trunc_ln60_82, i64 %trunc_ln60_83, i64 %s, i64 %trunc_ln60_87, i64 %trunc_ln60_88, i64 %trunc_ln60_89

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="72" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %state, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
:1 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="0">
<![CDATA[
:49 %tmp2 = call i1 @check_memory, i256 %state, i64 %dst, i64 %trunc_ln60_s, i64 %trunc_ln60_82, i64 %trunc_ln60_83, i64 %s, i64 %trunc_ln60_87, i64 %trunc_ln60_88, i64 %trunc_ln60_89

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:50 %br_ln417 = br i1 %tmp2, void %split43, void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln417"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="76" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop:0 %state_addr_157 = getelementptr i256 %state, i64 0, i64 8983

]]></Node>
<StgValue><ssdm name="state_addr_157"/></StgValue>
</operation>

<operation id="77" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
memset.loop:1 %state_load_189 = load i14 %state_addr_157

]]></Node>
<StgValue><ssdm name="state_load_189"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="78" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
memset.loop:1 %state_load_189 = load i14 %state_addr_157

]]></Node>
<StgValue><ssdm name="state_load_189"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop:2 %code_size = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %state_load_189, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="code_size"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="32">
<![CDATA[
memset.loop:3 %sext_ln45 = sext i32 %code_size

]]></Node>
<StgValue><ssdm name="sext_ln45"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
memset.loop:4 %br_ln211 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="82" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:0 %i = phi i3 %i_138, void %.split, i3 0, void %memset.loop

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="83" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:1 %k = phi i1 %k_28, void %.split, i1 0, void %memset.loop

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="84" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:2 %i_138 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="i_138"/></StgValue>
</operation>

<operation id="85" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:3 %icmp_ln211 = icmp_eq  i3 %i, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln211"/></StgValue>
</operation>

<operation id="86" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="87" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:5 %br_ln211 = br i1 %icmp_ln211, void %.split, void %_ZN4intxltILj256EivEEbRKT0_RKNS_4uintIXT_EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="88" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="3">
<![CDATA[
.split:0 %trunc_ln50 = trunc i3 %i

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="89" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split:1 %tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %sext_ln45, i64 0, i64 0, i64 0, i2 %trunc_ln50

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="90" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split:2 %tmp_51 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %trunc_ln60_142, i64 %trunc_ln60_84, i64 %trunc_ln60_85, i64 %trunc_ln60_86, i2 %trunc_ln50

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="91" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:3 %sub_ln213 = sub i64 %tmp_s, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="sub_ln213"/></StgValue>
</operation>

<operation id="92" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:4 %k1 = icmp_ult  i64 %tmp_s, i64 %tmp_51

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="93" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="1">
<![CDATA[
.split:5 %zext_ln215 = zext i1 %k

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="94" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:6 %k2 = icmp_ult  i64 %sub_ln213, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="k2"/></StgValue>
</operation>

<operation id="95" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:7 %k_28 = or i1 %k1, i1 %k2

]]></Node>
<StgValue><ssdm name="k_28"/></StgValue>
</operation>

<operation id="96" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
.split:8 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intxltILj256EivEEbRKT0_RKNS_4uintIXT_EEE.exit:0 %src = select i1 %k, i64 %sext_ln45, i64 %trunc_ln60_142

]]></Node>
<StgValue><ssdm name="src"/></StgValue>
</operation>

<operation id="98" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intxltILj256EivEEbRKT0_RKNS_4uintIXT_EEE.exit:15 %state_addr_158 = getelementptr i256 %state, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="state_addr_158"/></StgValue>
</operation>

<operation id="99" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intxltILj256EivEEbRKT0_RKNS_4uintIXT_EEE.exit:16 %state_load_190 = load i14 %state_addr_158

]]></Node>
<StgValue><ssdm name="state_load_190"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="100" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intxltILj256EivEEbRKT0_RKNS_4uintIXT_EEE.exit:1 %sub_ln424 = sub i64 %sext_ln45, i64 %src

]]></Node>
<StgValue><ssdm name="sub_ln424"/></StgValue>
</operation>

<operation id="101" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intxltILj256EivEEbRKT0_RKNS_4uintIXT_EEE.exit:2 %icmp_ln200 = icmp_ult  i64 %sub_ln424, i64 %s

]]></Node>
<StgValue><ssdm name="icmp_ln200"/></StgValue>
</operation>

<operation id="102" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intxltILj256EivEEbRKT0_RKNS_4uintIXT_EEE.exit:3 %copy_size = select i1 %icmp_ln200, i64 %sub_ln424, i64 %s

]]></Node>
<StgValue><ssdm name="copy_size"/></StgValue>
</operation>

<operation id="103" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="19" op_0_bw="64">
<![CDATA[
_ZN4intxltILj256EivEEbRKT0_RKNS_4uintIXT_EEE.exit:4 %trunc_ln424 = trunc i64 %copy_size

]]></Node>
<StgValue><ssdm name="trunc_ln424"/></StgValue>
</operation>

<operation id="104" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intxltILj256EivEEbRKT0_RKNS_4uintIXT_EEE.exit:5 %add_ln21 = add i64 %s, i64 31

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="105" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN4intxltILj256EivEEbRKT0_RKNS_4uintIXT_EEE.exit:6 %tmp_427 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln21, i32 63

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="106" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intxltILj256EivEEbRKT0_RKNS_4uintIXT_EEE.exit:7 %sub_ln21 = sub i64 18446744073709551585, i64 %s

]]></Node>
<StgValue><ssdm name="sub_ln21"/></StgValue>
</operation>

<operation id="107" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intxltILj256EivEEbRKT0_RKNS_4uintIXT_EEE.exit:8 %trunc_ln21_s = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %sub_ln21, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln21_s"/></StgValue>
</operation>

<operation id="108" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="60" op_0_bw="59">
<![CDATA[
_ZN4intxltILj256EivEEbRKT0_RKNS_4uintIXT_EEE.exit:9 %zext_ln21 = zext i59 %trunc_ln21_s

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="109" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN4intxltILj256EivEEbRKT0_RKNS_4uintIXT_EEE.exit:10 %sub_ln21_7 = sub i60 0, i60 %zext_ln21

]]></Node>
<StgValue><ssdm name="sub_ln21_7"/></StgValue>
</operation>

<operation id="110" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intxltILj256EivEEbRKT0_RKNS_4uintIXT_EEE.exit:11 %trunc_ln21_1 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln21, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln21_1"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="60" op_0_bw="59">
<![CDATA[
_ZN4intxltILj256EivEEbRKT0_RKNS_4uintIXT_EEE.exit:12 %zext_ln21_7 = zext i59 %trunc_ln21_1

]]></Node>
<StgValue><ssdm name="zext_ln21_7"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="60" op_0_bw="1" op_1_bw="60" op_2_bw="60">
<![CDATA[
_ZN4intxltILj256EivEEbRKT0_RKNS_4uintIXT_EEE.exit:13 %select_ln21 = select i1 %tmp_427, i60 %sub_ln21_7, i60 %zext_ln21_7

]]></Node>
<StgValue><ssdm name="select_ln21"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="62" op_0_bw="60">
<![CDATA[
_ZN4intxltILj256EivEEbRKT0_RKNS_4uintIXT_EEE.exit:14 %sext_ln427 = sext i60 %select_ln21

]]></Node>
<StgValue><ssdm name="sext_ln427"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intxltILj256EivEEbRKT0_RKNS_4uintIXT_EEE.exit:16 %state_load_190 = load i14 %state_addr_158

]]></Node>
<StgValue><ssdm name="state_load_190"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="256">
<![CDATA[
_ZN4intxltILj256EivEEbRKT0_RKNS_4uintIXT_EEE.exit:17 %trunc_ln427 = trunc i256 %state_load_190

]]></Node>
<StgValue><ssdm name="trunc_ln427"/></StgValue>
</operation>

<operation id="116" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="62" op_0_bw="62" op_1_bw="60" op_2_bw="2">
<![CDATA[
_ZN4intxltILj256EivEEbRKT0_RKNS_4uintIXT_EEE.exit:18 %p_shl = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i60.i2, i60 %select_ln21, i2 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="117" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZN4intxltILj256EivEEbRKT0_RKNS_4uintIXT_EEE.exit:19 %sub_ln427 = sub i62 %sext_ln427, i62 %p_shl

]]></Node>
<StgValue><ssdm name="sub_ln427"/></StgValue>
</operation>

<operation id="118" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="62">
<![CDATA[
_ZN4intxltILj256EivEEbRKT0_RKNS_4uintIXT_EEE.exit:20 %sext_ln427_1 = sext i62 %sub_ln427

]]></Node>
<StgValue><ssdm name="sext_ln427_1"/></StgValue>
</operation>

<operation id="119" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intxltILj256EivEEbRKT0_RKNS_4uintIXT_EEE.exit:21 %add_ln427 = add i64 %trunc_ln427, i64 %sext_ln427_1

]]></Node>
<StgValue><ssdm name="add_ln427"/></StgValue>
</operation>

<operation id="120" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="256" op_0_bw="64">
<![CDATA[
_ZN4intxltILj256EivEEbRKT0_RKNS_4uintIXT_EEE.exit:22 %zext_ln427 = zext i64 %add_ln427

]]></Node>
<StgValue><ssdm name="zext_ln427"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
_ZN4intxltILj256EivEEbRKT0_RKNS_4uintIXT_EEE.exit:23 %store_ln427 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_158, i256 %zext_ln427, i32 255

]]></Node>
<StgValue><ssdm name="store_ln427"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN4intxltILj256EivEEbRKT0_RKNS_4uintIXT_EEE.exit:24 %tmp_428 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln427, i32 63

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intxltILj256EivEEbRKT0_RKNS_4uintIXT_EEE.exit:25 %br_ln427 = br i1 %tmp_428, void, void %split43

]]></Node>
<StgValue><ssdm name="br_ln427"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="19" op_0_bw="64">
<![CDATA[
:0 %trunc_ln432 = trunc i64 %src

]]></Node>
<StgValue><ssdm name="trunc_ln432"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %xor_ln432 = xor i64 %s, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="xor_ln432"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %xor_ln432_1 = xor i32 %code_size, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln432_1"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="32">
<![CDATA[
:3 %sext_ln432 = sext i32 %xor_ln432_1

]]></Node>
<StgValue><ssdm name="sext_ln432"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4 %add_ln432 = add i64 %src, i64 %sext_ln432

]]></Node>
<StgValue><ssdm name="add_ln432"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5 %empty_393 = icmp_ult  i64 %add_ln432, i64 %xor_ln432

]]></Node>
<StgValue><ssdm name="empty_393"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %umax = select i1 %empty_393, i64 %xor_ln432, i64 %add_ln432

]]></Node>
<StgValue><ssdm name="umax"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7 %xor_ln432_2 = xor i64 %umax, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="xor_ln432_2"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="256">
<![CDATA[
:8 %empty_394 = trunc i256 %state_load_186

]]></Node>
<StgValue><ssdm name="empty_394"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:9 %arrayidx1_i1325_sum = add i19 %trunc_ln60_141, i19 262208

]]></Node>
<StgValue><ssdm name="arrayidx1_i1325_sum"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="64">
<![CDATA[
:10 %empty_395 = trunc i64 %src

]]></Node>
<StgValue><ssdm name="empty_395"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:11 %tmp = add i19 %trunc_ln432, i19 279288

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
:12 %br_ln432 = br void %loop-memcpy-expansion

]]></Node>
<StgValue><ssdm name="br_ln432"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="137" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
loop-memcpy-expansion:0 %loop_index = phi i64 0, void, i64 %empty_396, void %loop-memcpy-expansion.split

]]></Node>
<StgValue><ssdm name="loop_index"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop-memcpy-expansion:1 %empty_396 = add i64 %loop_index, i64 1

]]></Node>
<StgValue><ssdm name="empty_396"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop-memcpy-expansion:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
loop-memcpy-expansion:3 %exitcond = icmp_eq  i64 %loop_index, i64 %xor_ln432_2

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop-memcpy-expansion:4 %br_ln432 = br i1 %exitcond, void %loop-memcpy-expansion.split, void %post-loop-memcpy-expansion.loopexit

]]></Node>
<StgValue><ssdm name="br_ln432"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="19" op_0_bw="64">
<![CDATA[
loop-memcpy-expansion.split:0 %empty_397 = trunc i64 %loop_index

]]></Node>
<StgValue><ssdm name="empty_397"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="64">
<![CDATA[
loop-memcpy-expansion.split:1 %empty_398 = trunc i64 %loop_index

]]></Node>
<StgValue><ssdm name="empty_398"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
loop-memcpy-expansion.split:2 %empty_399 = add i19 %tmp, i19 %empty_397

]]></Node>
<StgValue><ssdm name="empty_399"/></StgValue>
</operation>

<operation id="145" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion.split:3 %tmp_419 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %empty_399, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="14">
<![CDATA[
loop-memcpy-expansion.split:4 %p_cast_cast = zext i14 %tmp_419

]]></Node>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-expansion.split:5 %state_addr_159 = getelementptr i256 %state, i64 0, i64 %p_cast_cast

]]></Node>
<StgValue><ssdm name="state_addr_159"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="256" op_0_bw="14">
<![CDATA[
loop-memcpy-expansion.split:6 %state_load_191 = load i14 %state_addr_159

]]></Node>
<StgValue><ssdm name="state_load_191"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop-memcpy-expansion.split:7 %tmp9 = add i5 %empty_398, i5 24

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop-memcpy-expansion.split:8 %empty_400 = add i5 %tmp9, i5 %empty_395

]]></Node>
<StgValue><ssdm name="empty_400"/></StgValue>
</operation>

<operation id="151" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
loop-memcpy-expansion.split:13 %empty_403 = add i19 %empty_397, i19 %arrayidx1_i1325_sum

]]></Node>
<StgValue><ssdm name="empty_403"/></StgValue>
</operation>

<operation id="152" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop-memcpy-expansion.split:15 %empty_404 = add i5 %empty_398, i5 %empty_394

]]></Node>
<StgValue><ssdm name="empty_404"/></StgValue>
</operation>

<operation id="153" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="5">
<![CDATA[
loop-memcpy-expansion.split:16 %p_cast29 = zext i5 %empty_404

]]></Node>
<StgValue><ssdm name="p_cast29"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop-memcpy-expansion.split:17 %empty_405 = shl i32 1, i32 %p_cast29

]]></Node>
<StgValue><ssdm name="empty_405"/></StgValue>
</operation>

<operation id="155" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop-memcpy-expansion.split:21 %tmp_422 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %empty_403, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="156" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="256" op_0_bw="14">
<![CDATA[
loop-memcpy-expansion.split:6 %state_load_191 = load i14 %state_addr_159

]]></Node>
<StgValue><ssdm name="state_load_191"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
loop-memcpy-expansion.split:9 %tmp_420 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_400, i3 0

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="256" op_0_bw="8">
<![CDATA[
loop-memcpy-expansion.split:10 %p_cast28 = zext i8 %tmp_420

]]></Node>
<StgValue><ssdm name="p_cast28"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
loop-memcpy-expansion.split:11 %empty_401 = lshr i256 %state_load_191, i256 %p_cast28

]]></Node>
<StgValue><ssdm name="empty_401"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="256">
<![CDATA[
loop-memcpy-expansion.split:12 %empty_402 = trunc i256 %empty_401

]]></Node>
<StgValue><ssdm name="empty_402"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="256" op_0_bw="8">
<![CDATA[
loop-memcpy-expansion.split:14 %p_cast18_cast = zext i8 %empty_402

]]></Node>
<StgValue><ssdm name="p_cast18_cast"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
loop-memcpy-expansion.split:18 %tmp_421 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_404, i3 0

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="256" op_0_bw="8">
<![CDATA[
loop-memcpy-expansion.split:19 %p_cast30 = zext i8 %tmp_421

]]></Node>
<StgValue><ssdm name="p_cast30"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
loop-memcpy-expansion.split:20 %empty_406 = shl i256 %p_cast18_cast, i256 %p_cast30

]]></Node>
<StgValue><ssdm name="empty_406"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="14">
<![CDATA[
loop-memcpy-expansion.split:22 %p_cast20_cast = zext i14 %tmp_422

]]></Node>
<StgValue><ssdm name="p_cast20_cast"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop-memcpy-expansion.split:23 %state_addr_160 = getelementptr i256 %state, i64 0, i64 %p_cast20_cast

]]></Node>
<StgValue><ssdm name="state_addr_160"/></StgValue>
</operation>

<operation id="167" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
loop-memcpy-expansion.split:24 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_160, i256 %empty_406, i32 %empty_405

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
loop-memcpy-expansion.split:25 %br_ln0 = br void %loop-memcpy-expansion

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="169" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
post-loop-memcpy-expansion.loopexit:0 %sub_ln434 = sub i64 %s, i64 %copy_size

]]></Node>
<StgValue><ssdm name="sub_ln434"/></StgValue>
</operation>

<operation id="170" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
post-loop-memcpy-expansion.loopexit:1 %br_ln434 = br i1 %icmp_ln200, void %split43, void %memset.loop44.preheader

]]></Node>
<StgValue><ssdm name="br_ln434"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="64">
<![CDATA[
memset.loop44.preheader:0 %empty_407 = trunc i64 %copy_size

]]></Node>
<StgValue><ssdm name="empty_407"/></StgValue>
</operation>

<operation id="172" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
memset.loop44.preheader:1 %br_ln0 = br void %memset.loop44

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="173" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
memset.loop44:0 %empty_408 = phi i64 %empty_409, void %memset.loop44.split, i64 0, void %memset.loop44.preheader

]]></Node>
<StgValue><ssdm name="empty_408"/></StgValue>
</operation>

<operation id="174" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop44:1 %empty_409 = add i64 %empty_408, i64 1

]]></Node>
<StgValue><ssdm name="empty_409"/></StgValue>
</operation>

<operation id="175" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop44:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="176" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop44:3 %exitcond2 = icmp_eq  i64 %empty_408, i64 %sub_ln434

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="177" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop44:4 %br_ln434 = br i1 %exitcond2, void %memset.loop44.split, void %split43.loopexit

]]></Node>
<StgValue><ssdm name="br_ln434"/></StgValue>
</operation>

<operation id="178" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="19" op_0_bw="64">
<![CDATA[
memset.loop44.split:0 %empty_410 = trunc i64 %empty_408

]]></Node>
<StgValue><ssdm name="empty_410"/></StgValue>
</operation>

<operation id="179" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="64">
<![CDATA[
memset.loop44.split:1 %empty_411 = trunc i64 %empty_408

]]></Node>
<StgValue><ssdm name="empty_411"/></StgValue>
</operation>

<operation id="180" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
memset.loop44.split:2 %tmp10 = add i19 %arrayidx1_i1325_sum, i19 %empty_410

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="181" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
memset.loop44.split:3 %empty_412 = add i19 %tmp10, i19 %trunc_ln424

]]></Node>
<StgValue><ssdm name="empty_412"/></StgValue>
</operation>

<operation id="182" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
memset.loop44.split:4 %tmp11 = add i5 %empty_394, i5 %empty_411

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="183" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
memset.loop44.split:5 %empty_413 = add i5 %tmp11, i5 %empty_407

]]></Node>
<StgValue><ssdm name="empty_413"/></StgValue>
</operation>

<operation id="184" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="5">
<![CDATA[
memset.loop44.split:6 %p_cast31 = zext i5 %empty_413

]]></Node>
<StgValue><ssdm name="p_cast31"/></StgValue>
</operation>

<operation id="185" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memset.loop44.split:7 %empty_414 = shl i32 1, i32 %p_cast31

]]></Node>
<StgValue><ssdm name="empty_414"/></StgValue>
</operation>

<operation id="186" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop44.split:8 %tmp_423 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %empty_412, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="187" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="14">
<![CDATA[
memset.loop44.split:9 %p_cast24_cast = zext i14 %tmp_423

]]></Node>
<StgValue><ssdm name="p_cast24_cast"/></StgValue>
</operation>

<operation id="188" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop44.split:10 %state_addr_161 = getelementptr i256 %state, i64 0, i64 %p_cast24_cast

]]></Node>
<StgValue><ssdm name="state_addr_161"/></StgValue>
</operation>

<operation id="189" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
memset.loop44.split:11 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_161, i256 0, i32 %empty_414

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="190" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
memset.loop44.split:12 %br_ln0 = br void %memset.loop44

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="191" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp2" val="1"/>
<literal name="tmp_428" val="0"/>
<literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
split43.loopexit:0 %br_ln0 = br void %split43

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="192" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0">
<![CDATA[
split43:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
