// Seed: 260872186
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input wand id_2,
    output wire id_3,
    output supply0 id_4,
    output tri1 id_5
    , id_14,
    input uwire id_6,
    output tri1 id_7,
    input supply0 id_8,
    output uwire id_9,
    input wire id_10,
    input wire id_11,
    output supply0 id_12
);
  assign id_14 = 1;
endmodule
module module_1 (
    inout uwire id_0,
    input wor id_1,
    input tri id_2,
    input tri1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input logic id_6,
    output logic id_7,
    output logic id_8,
    output tri id_9,
    input wire id_10
    , id_18,
    input wire id_11,
    input supply0 id_12,
    input tri id_13,
    input supply1 id_14,
    output tri1 id_15,
    output tri0 id_16
);
  always #(1'b0) begin
    id_8 = #1 1 && 1 == 1;
    $display(id_14, id_2);
    id_7 = #id_19 id_6;
  end
  module_0(
      id_4, id_2, id_4, id_16, id_15, id_16, id_4, id_16, id_11, id_16, id_5, id_4, id_15
  );
endmodule
