Version 3.2 HI-TECH Software Intermediate Code
"60 delay.h
[v _DelayMs `(v ~T0 0 ef1`uc ]
"3832 C:\Program Files\HI-TECH Software\PICC-18\9.80\include\pic18f452.h
[v _TRISC1 `Vb ~T0 0 e@31905 ]
"3834
[v _TRISC2 `Vb ~T0 0 e@31906 ]
"1887
[v _PR2 `Vuc ~T0 0 e@4043 ]
"1910
[v _TMR2 `Vuc ~T0 0 e@4044 ]
"1470
[v _CCPR2L `Vuc ~T0 0 e@4027 ]
"1532
[v _CCPR1L `Vuc ~T0 0 e@4030 ]
"3030
[v _CCP2X `Vb ~T0 0 e@32213 ]
"3032
[v _CCP2Y `Vb ~T0 0 e@32212 ]
"3008
[v _CCP1X `Vb ~T0 0 e@32237 ]
"3010
[v _CCP1Y `Vb ~T0 0 e@32236 ]
"1864
[v _T2CON `Vuc ~T0 0 e@4042 ]
"1428
[v _CCP2CON `Vuc ~T0 0 e@4026 ]
"1494
[v _CCP1CON `Vuc ~T0 0 e@4029 ]
"3822
[v _TRISB4 `Vb ~T0 0 e@31900 ]
"3824
[v _TRISB5 `Vb ~T0 0 e@31901 ]
"3826
[v _TRISB6 `Vb ~T0 0 e@31902 ]
"3828
[v _TRISB7 `Vb ~T0 0 e@31903 ]
"66 lcd.h
[v _lcd_init `(v ~T0 0 ef1`uc ]
"60
[v _lcd_cmd `(v ~T0 0 ef1`uc ]
"3800 C:\Program Files\HI-TECH Software\PICC-18\9.80\include\pic18f452.h
[v _TRISA0 `Vb ~T0 0 e@31888 ]
"3802
[v _TRISA1 `Vb ~T0 0 e@31889 ]
[s S273 :4 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S273 . PCFG . ADCS2 ADFM ]
[s S274 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S274 . PCFG0 PCFG1 PCFG2 PCFG3 ]
[s S275 :3 `uc 1 :1 `uc 1 ]
[n S275 . . CHSN3 ]
[u S272 `S273 1 `S274 1 `S275 1 ]
[n S272 . . . . ]
"1578
[v _ADCON1bits `VS272 ~T0 0 e@4033 ]
[s S277 :2 `uc 1 :1 `uc 1 ]
[n S277 . . GO_NOT_DONE ]
[s S278 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :2 `uc 1 ]
[n S278 . ADON . GO_nDONE CHS ADCS ]
[s S279 :2 `uc 1 :1 `uc 1 ]
[n S279 . . GO_NOT_DONE ]
[s S280 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :2 `uc 1 ]
[n S280 . ADON . GO_nDONE CHS ADCS ]
[s S281 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S281 . . GO CHS0 CHS1 CHS2 ADCS0 ADCS1 ]
[s S282 :2 `uc 1 :1 `uc 1 ]
[n S282 . . NOT_DONE ]
[s S283 :2 `uc 1 :1 `uc 1 ]
[n S283 . . nDONE ]
[s S284 :2 `uc 1 :1 `uc 1 ]
[n S284 . . DONE ]
[s S285 :2 `uc 1 :1 `uc 1 ]
[n S285 . . GO_DONE ]
[s S286 :7 `uc 1 :1 `uc 1 ]
[n S286 . . ADCAL ]
[s S287 :2 `uc 1 :1 `uc 1 ]
[n S287 . . GODONE ]
[u S276 `S277 1 `S278 1 `S279 1 `S280 1 `S281 1 `S282 1 `S283 1 `S284 1 `S285 1 `S286 1 `S287 1 ]
[n S276 . . . . . . . . . . . . ]
"1642
[v _ADCON0bits `VS276 ~T0 0 e@4034 ]
[p mainexit ]
"1669
[v _ADRESH `Vuc ~T0 0 e@4036 ]
"64 lcd.h
[v _lcd_putsTwoint `(v ~T0 0 ef2`i`i ]
[t ~ __deprecated__ ]
[t T12 __deprecated__ ]
"3498 C:\Program Files\HI-TECH Software\PICC-18\9.80\include\pic18f452.h
[v _RB4 `Vb ~T12 0 e@31756 ]
"3500
[v _RB5 `Vb ~T12 0 e@31757 ]
"3502
[v _RB6 `Vb ~T12 0 e@31758 ]
"3504
[v _RB7 `Vb ~T12 0 e@31759 ]
[; ;stdio.h: 12: typedef int ptrdiff_t;
[; ;stdio.h: 13: typedef unsigned size_t;
[; ;stdio.h: 14: typedef unsigned short wchar_t;
[; ;stdarg.h: 31: typedef void * va_list[1];
[; ;stdarg.h: 34: extern void * __va_start(void);
[; ;stdarg.h: 37: extern void * __va_arg(void *, ...);
[; ;stdio.h: 27: extern int errno;
[; ;stdio.h: 58: struct __prbuf
[; ;stdio.h: 59: {
[; ;stdio.h: 60: char * ptr;
[; ;stdio.h: 61: void (* func)(char);
[; ;stdio.h: 62: };
[; ;conio.h: 17: extern int errno;
[; ;conio.h: 20: extern void init_uart(void);
[; ;conio.h: 22: extern char getch(void);
[; ;conio.h: 23: extern char getche(void);
[; ;conio.h: 24: extern void putch(char);
[; ;conio.h: 25: extern void ungetch(char);
[; ;conio.h: 27: extern bit kbhit(void);
[; ;conio.h: 31: extern char * cgets(char *);
[; ;conio.h: 32: extern void cputs(const char *);
[; ;stdio.h: 103: extern int cprintf(char *, ...);
[; ;stdio.h: 108: extern int _doprnt(struct __prbuf *, const register char *, register va_list);
[; ;stdio.h: 195: extern char * gets(char *);
[; ;stdio.h: 196: extern int puts(const char *);
[; ;stdio.h: 197: extern int scanf(const char *, ...);
[; ;stdio.h: 198: extern int sscanf(const char *, const char *, ...);
[; ;stdio.h: 199: extern int vprintf(const char *, va_list);
[; ;stdio.h: 200: extern int vsprintf(char *, const char *, va_list);
[; ;stdio.h: 201: extern int vscanf(const char *, va_list ap);
[; ;stdio.h: 202: extern int vsscanf(const char *, const char *, va_list);
[; ;stdio.h: 206: extern int sprintf(char *, const char *, ...);
[; ;stdio.h: 207: extern int printf(const char *, ...);
[; ;stdlib.h: 27: typedef struct {
[; ;stdlib.h: 28: int rem;
[; ;stdlib.h: 29: int quot;
[; ;stdlib.h: 30: } div_t;
[; ;stdlib.h: 31: typedef struct {
[; ;stdlib.h: 32: unsigned rem;
[; ;stdlib.h: 33: unsigned quot;
[; ;stdlib.h: 34: } udiv_t;
[; ;stdlib.h: 35: typedef struct {
[; ;stdlib.h: 36: long quot;
[; ;stdlib.h: 37: long rem;
[; ;stdlib.h: 38: } ldiv_t;
[; ;stdlib.h: 39: typedef struct {
[; ;stdlib.h: 40: unsigned long quot;
[; ;stdlib.h: 41: unsigned long rem;
[; ;stdlib.h: 42: } uldiv_t;
[; ;stdlib.h: 65: extern double atof(const char *);
[; ;stdlib.h: 66: extern double strtod(const char *, const char **);
[; ;stdlib.h: 67: extern int atoi(const char *);
[; ;stdlib.h: 68: extern unsigned xtoi(const char *);
[; ;stdlib.h: 69: extern long atol(const char *);
[; ;stdlib.h: 70: extern long strtol(const char *, char **, int);
[; ;stdlib.h: 72: extern int rand(void);
[; ;stdlib.h: 73: extern void srand(unsigned int);
[; ;stdlib.h: 74: extern void * calloc(size_t, size_t);
[; ;stdlib.h: 75: extern div_t div(int numer, int denom);
[; ;stdlib.h: 76: extern udiv_t udiv(unsigned numer, unsigned denom);
[; ;stdlib.h: 77: extern ldiv_t ldiv(long numer, long denom);
[; ;stdlib.h: 78: extern uldiv_t uldiv(unsigned long numer,unsigned long denom);
[; ;stdlib.h: 79: extern unsigned long _lrotl(unsigned long value, unsigned int shift);
[; ;stdlib.h: 80: extern unsigned long _lrotr(unsigned long value, unsigned int shift);
[; ;stdlib.h: 81: extern unsigned int _rotl(unsigned int value, unsigned int shift);
[; ;stdlib.h: 82: extern unsigned int _rotr(unsigned int value, unsigned int shift);
[; ;stdlib.h: 106: extern void * malloc(size_t);
[; ;stdlib.h: 107: extern void free(void *);
[; ;stdlib.h: 108: extern void * realloc(void *, size_t);
[; ;stdlib.h: 122: extern void abort(void);
[; ;stdlib.h: 123: extern void exit(int);
[; ;stdlib.h: 124: extern int atexit(void (*)(void));
[; ;stdlib.h: 125: extern char * getenv(const char *);
[; ;stdlib.h: 126: extern char ** environ;
[; ;stdlib.h: 127: extern int system(char *);
[; ;stdlib.h: 128: extern void qsort(void *, size_t, size_t, int (*)(const void *, const void *));
[; ;stdlib.h: 129: extern void * bsearch(const void *, void *, size_t, size_t, int(*)(const void *, const void *));
[; ;stdlib.h: 130: extern int abs(int);
[; ;stdlib.h: 131: extern long labs(long);
[; ;stdlib.h: 145: extern char * itoa(char * buf, int val, int base);
[; ;stdlib.h: 146: extern char * utoa(char * buf, unsigned val, int base);
[; ;stdlib.h: 151: extern char * ltoa(char * buf, long val, int base);
[; ;stdlib.h: 152: extern char * ultoa(char * buf, unsigned long val, int base);
[; ;stdlib.h: 154: extern char * ftoa(float f, int * status);
[; ;string.h: 22: extern void * memcpy(void *, const void *, size_t);
[; ;string.h: 23: extern void * memmove(void *, const void *, size_t);
[; ;string.h: 24: extern void * memset(void *, int, size_t);
[; ;string.h: 35: extern char * strcat(char *, const char *);
[; ;string.h: 36: extern char * strcpy(char *, const char *);
[; ;string.h: 37: extern char * strncat(char *, const char *, size_t);
[; ;string.h: 38: extern char * strncpy(char *, const char *, size_t);
[; ;string.h: 39: extern char * strdup(const char *);
[; ;string.h: 40: extern char * strtok(char *, const char *);
[; ;string.h: 43: extern int memcmp(const void *, const void *, size_t);
[; ;string.h: 44: extern int strcmp(const char *, const char *);
[; ;string.h: 45: extern int stricmp(const char *, const char *);
[; ;string.h: 46: extern int strncmp(const char *, const char *, size_t);
[; ;string.h: 47: extern int strnicmp(const char *, const char *, size_t);
[; ;string.h: 48: extern void * memchr(const void *, int, size_t);
[; ;string.h: 49: extern size_t strcspn(const char *, const char *);
[; ;string.h: 50: extern char * strpbrk(const char *, const char *);
[; ;string.h: 51: extern size_t strspn(const char *, const char *);
[; ;string.h: 52: extern char * strstr(const char *, const char *);
[; ;string.h: 53: extern char * stristr(const char *, const char *);
[; ;string.h: 54: extern char * strerror(int);
[; ;string.h: 55: extern size_t strlen(const char *);
[; ;string.h: 56: extern char * strchr(const char *, int);
[; ;string.h: 57: extern char * strichr(const char *, int);
[; ;string.h: 58: extern char * strrchr(const char *, int);
[; ;string.h: 59: extern char * strrichr(const char *, int);
[; ;pic18f452.h: 17: extern volatile unsigned char PORTA @ 0xF80;
"19 C:\Program Files\HI-TECH Software\PICC-18\9.80\include\pic18f452.h
[; ;pic18f452.h: 19: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f452.h: 22: extern volatile union {
[; ;pic18f452.h: 23: struct {
[; ;pic18f452.h: 24: unsigned RA0 :1;
[; ;pic18f452.h: 25: unsigned RA1 :1;
[; ;pic18f452.h: 26: unsigned RA2 :1;
[; ;pic18f452.h: 27: unsigned RA3 :1;
[; ;pic18f452.h: 28: unsigned RA4 :1;
[; ;pic18f452.h: 29: unsigned RA5 :1;
[; ;pic18f452.h: 30: unsigned RA6 :1;
[; ;pic18f452.h: 31: };
[; ;pic18f452.h: 32: struct {
[; ;pic18f452.h: 33: unsigned RA :8;
[; ;pic18f452.h: 34: };
[; ;pic18f452.h: 35: struct {
[; ;pic18f452.h: 36: unsigned AN0 :1;
[; ;pic18f452.h: 37: unsigned AN1 :1;
[; ;pic18f452.h: 38: unsigned AN2 :1;
[; ;pic18f452.h: 39: unsigned AN3 :1;
[; ;pic18f452.h: 40: unsigned :1;
[; ;pic18f452.h: 41: unsigned AN4 :1;
[; ;pic18f452.h: 42: unsigned OSC2 :1;
[; ;pic18f452.h: 43: };
[; ;pic18f452.h: 44: struct {
[; ;pic18f452.h: 45: unsigned :2;
[; ;pic18f452.h: 46: unsigned VREFM :1;
[; ;pic18f452.h: 47: unsigned VREFP :1;
[; ;pic18f452.h: 48: unsigned T0CKI :1;
[; ;pic18f452.h: 49: unsigned SS :1;
[; ;pic18f452.h: 50: unsigned CLKO :1;
[; ;pic18f452.h: 51: };
[; ;pic18f452.h: 52: struct {
[; ;pic18f452.h: 53: unsigned :5;
[; ;pic18f452.h: 54: unsigned LVDIN :1;
[; ;pic18f452.h: 55: };
[; ;pic18f452.h: 56: struct {
[; ;pic18f452.h: 57: unsigned :7;
[; ;pic18f452.h: 58: unsigned RA7 :1;
[; ;pic18f452.h: 59: };
[; ;pic18f452.h: 60: struct {
[; ;pic18f452.h: 61: unsigned :7;
[; ;pic18f452.h: 62: unsigned RJPU :1;
[; ;pic18f452.h: 63: };
[; ;pic18f452.h: 64: struct {
[; ;pic18f452.h: 65: unsigned ULPWUIN :1;
[; ;pic18f452.h: 66: };
[; ;pic18f452.h: 67: } PORTAbits @ 0xF80;
[; ;pic18f452.h: 70: extern volatile unsigned char PORTB @ 0xF81;
"72
[; ;pic18f452.h: 72: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f452.h: 75: extern volatile union {
[; ;pic18f452.h: 76: struct {
[; ;pic18f452.h: 77: unsigned RB0 :1;
[; ;pic18f452.h: 78: unsigned RB1 :1;
[; ;pic18f452.h: 79: unsigned RB2 :1;
[; ;pic18f452.h: 80: unsigned RB3 :1;
[; ;pic18f452.h: 81: unsigned RB4 :1;
[; ;pic18f452.h: 82: unsigned RB5 :1;
[; ;pic18f452.h: 83: unsigned RB6 :1;
[; ;pic18f452.h: 84: unsigned RB7 :1;
[; ;pic18f452.h: 85: };
[; ;pic18f452.h: 86: struct {
[; ;pic18f452.h: 87: unsigned RB :8;
[; ;pic18f452.h: 88: };
[; ;pic18f452.h: 89: struct {
[; ;pic18f452.h: 90: unsigned INT0 :1;
[; ;pic18f452.h: 91: unsigned INT1 :1;
[; ;pic18f452.h: 92: unsigned INT2 :1;
[; ;pic18f452.h: 93: unsigned CCP2 :1;
[; ;pic18f452.h: 94: unsigned :1;
[; ;pic18f452.h: 95: unsigned PGM :1;
[; ;pic18f452.h: 96: unsigned PGC :1;
[; ;pic18f452.h: 97: unsigned PGD :1;
[; ;pic18f452.h: 98: };
[; ;pic18f452.h: 99: struct {
[; ;pic18f452.h: 100: unsigned :3;
[; ;pic18f452.h: 101: unsigned CCP2A :1;
[; ;pic18f452.h: 102: };
[; ;pic18f452.h: 103: struct {
[; ;pic18f452.h: 104: unsigned :3;
[; ;pic18f452.h: 105: unsigned CCP2_PA2 :1;
[; ;pic18f452.h: 106: };
[; ;pic18f452.h: 107: } PORTBbits @ 0xF81;
[; ;pic18f452.h: 110: extern volatile unsigned char PORTC @ 0xF82;
"112
[; ;pic18f452.h: 112: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f452.h: 115: extern volatile union {
[; ;pic18f452.h: 116: struct {
[; ;pic18f452.h: 117: unsigned RC0 :1;
[; ;pic18f452.h: 118: unsigned RC1 :1;
[; ;pic18f452.h: 119: unsigned RC2 :1;
[; ;pic18f452.h: 120: unsigned RC3 :1;
[; ;pic18f452.h: 121: unsigned RC4 :1;
[; ;pic18f452.h: 122: unsigned RC5 :1;
[; ;pic18f452.h: 123: unsigned RC6 :1;
[; ;pic18f452.h: 124: unsigned RC7 :1;
[; ;pic18f452.h: 125: };
[; ;pic18f452.h: 126: struct {
[; ;pic18f452.h: 127: unsigned RC :8;
[; ;pic18f452.h: 128: };
[; ;pic18f452.h: 129: struct {
[; ;pic18f452.h: 130: unsigned T1OSO :1;
[; ;pic18f452.h: 131: unsigned T1OSI :1;
[; ;pic18f452.h: 132: unsigned :1;
[; ;pic18f452.h: 133: unsigned SCK :1;
[; ;pic18f452.h: 134: unsigned SDI :1;
[; ;pic18f452.h: 135: unsigned SDO :1;
[; ;pic18f452.h: 136: unsigned TX :1;
[; ;pic18f452.h: 137: unsigned RX :1;
[; ;pic18f452.h: 138: };
[; ;pic18f452.h: 139: struct {
[; ;pic18f452.h: 140: unsigned T1CKI :1;
[; ;pic18f452.h: 141: unsigned CCP2 :1;
[; ;pic18f452.h: 142: unsigned CCP1 :1;
[; ;pic18f452.h: 143: unsigned SCL :1;
[; ;pic18f452.h: 144: unsigned SDA :1;
[; ;pic18f452.h: 145: unsigned :1;
[; ;pic18f452.h: 146: unsigned CK :1;
[; ;pic18f452.h: 147: unsigned DT :1;
[; ;pic18f452.h: 148: };
[; ;pic18f452.h: 149: struct {
[; ;pic18f452.h: 150: unsigned :2;
[; ;pic18f452.h: 151: unsigned PA1 :1;
[; ;pic18f452.h: 152: };
[; ;pic18f452.h: 153: struct {
[; ;pic18f452.h: 154: unsigned :1;
[; ;pic18f452.h: 155: unsigned PA2 :1;
[; ;pic18f452.h: 156: };
[; ;pic18f452.h: 157: } PORTCbits @ 0xF82;
[; ;pic18f452.h: 160: extern volatile unsigned char PORTD @ 0xF83;
"162
[; ;pic18f452.h: 162: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f452.h: 165: extern volatile union {
[; ;pic18f452.h: 166: struct {
[; ;pic18f452.h: 167: unsigned RD0 :1;
[; ;pic18f452.h: 168: unsigned RD1 :1;
[; ;pic18f452.h: 169: unsigned RD2 :1;
[; ;pic18f452.h: 170: unsigned RD3 :1;
[; ;pic18f452.h: 171: unsigned RD4 :1;
[; ;pic18f452.h: 172: unsigned RD5 :1;
[; ;pic18f452.h: 173: unsigned RD6 :1;
[; ;pic18f452.h: 174: unsigned RD7 :1;
[; ;pic18f452.h: 175: };
[; ;pic18f452.h: 176: struct {
[; ;pic18f452.h: 177: unsigned RD :8;
[; ;pic18f452.h: 178: };
[; ;pic18f452.h: 179: struct {
[; ;pic18f452.h: 180: unsigned PSP0 :1;
[; ;pic18f452.h: 181: unsigned PSP1 :1;
[; ;pic18f452.h: 182: unsigned PSP2 :1;
[; ;pic18f452.h: 183: unsigned PSP3 :1;
[; ;pic18f452.h: 184: unsigned PSP4 :1;
[; ;pic18f452.h: 185: unsigned PSP5 :1;
[; ;pic18f452.h: 186: unsigned PSP6 :1;
[; ;pic18f452.h: 187: unsigned PSP7 :1;
[; ;pic18f452.h: 188: };
[; ;pic18f452.h: 189: struct {
[; ;pic18f452.h: 190: unsigned :7;
[; ;pic18f452.h: 191: unsigned SS2 :1;
[; ;pic18f452.h: 192: };
[; ;pic18f452.h: 193: } PORTDbits @ 0xF83;
[; ;pic18f452.h: 196: extern volatile unsigned char PORTE @ 0xF84;
"198
[; ;pic18f452.h: 198: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f452.h: 201: extern volatile union {
[; ;pic18f452.h: 202: struct {
[; ;pic18f452.h: 203: unsigned RE0 :1;
[; ;pic18f452.h: 204: unsigned RE1 :1;
[; ;pic18f452.h: 205: unsigned RE2 :1;
[; ;pic18f452.h: 206: };
[; ;pic18f452.h: 207: struct {
[; ;pic18f452.h: 208: unsigned RE :8;
[; ;pic18f452.h: 209: };
[; ;pic18f452.h: 210: struct {
[; ;pic18f452.h: 211: unsigned AN5 :1;
[; ;pic18f452.h: 212: unsigned AN6 :1;
[; ;pic18f452.h: 213: unsigned AN7 :1;
[; ;pic18f452.h: 214: };
[; ;pic18f452.h: 215: struct {
[; ;pic18f452.h: 216: unsigned RD :1;
[; ;pic18f452.h: 217: unsigned WR :1;
[; ;pic18f452.h: 218: unsigned CS :1;
[; ;pic18f452.h: 219: };
[; ;pic18f452.h: 220: struct {
[; ;pic18f452.h: 221: unsigned :2;
[; ;pic18f452.h: 222: unsigned CCP10 :1;
[; ;pic18f452.h: 223: };
[; ;pic18f452.h: 224: struct {
[; ;pic18f452.h: 225: unsigned :7;
[; ;pic18f452.h: 226: unsigned CCP2E :1;
[; ;pic18f452.h: 227: };
[; ;pic18f452.h: 228: struct {
[; ;pic18f452.h: 229: unsigned :6;
[; ;pic18f452.h: 230: unsigned CCP6E :1;
[; ;pic18f452.h: 231: };
[; ;pic18f452.h: 232: struct {
[; ;pic18f452.h: 233: unsigned :5;
[; ;pic18f452.h: 234: unsigned CCP7E :1;
[; ;pic18f452.h: 235: };
[; ;pic18f452.h: 236: struct {
[; ;pic18f452.h: 237: unsigned :4;
[; ;pic18f452.h: 238: unsigned CCP8E :1;
[; ;pic18f452.h: 239: };
[; ;pic18f452.h: 240: struct {
[; ;pic18f452.h: 241: unsigned :3;
[; ;pic18f452.h: 242: unsigned CCP9E :1;
[; ;pic18f452.h: 243: };
[; ;pic18f452.h: 244: struct {
[; ;pic18f452.h: 245: unsigned :7;
[; ;pic18f452.h: 246: unsigned PA2E :1;
[; ;pic18f452.h: 247: };
[; ;pic18f452.h: 248: struct {
[; ;pic18f452.h: 249: unsigned :6;
[; ;pic18f452.h: 250: unsigned PB1E :1;
[; ;pic18f452.h: 251: };
[; ;pic18f452.h: 252: struct {
[; ;pic18f452.h: 253: unsigned :2;
[; ;pic18f452.h: 254: unsigned PB2 :1;
[; ;pic18f452.h: 255: };
[; ;pic18f452.h: 256: struct {
[; ;pic18f452.h: 257: unsigned :4;
[; ;pic18f452.h: 258: unsigned PB3E :1;
[; ;pic18f452.h: 259: };
[; ;pic18f452.h: 260: struct {
[; ;pic18f452.h: 261: unsigned :5;
[; ;pic18f452.h: 262: unsigned PC1E :1;
[; ;pic18f452.h: 263: };
[; ;pic18f452.h: 264: struct {
[; ;pic18f452.h: 265: unsigned :1;
[; ;pic18f452.h: 266: unsigned PC2 :1;
[; ;pic18f452.h: 267: };
[; ;pic18f452.h: 268: struct {
[; ;pic18f452.h: 269: unsigned :3;
[; ;pic18f452.h: 270: unsigned PC3E :1;
[; ;pic18f452.h: 271: };
[; ;pic18f452.h: 272: struct {
[; ;pic18f452.h: 273: unsigned PD2 :1;
[; ;pic18f452.h: 274: };
[; ;pic18f452.h: 275: struct {
[; ;pic18f452.h: 276: unsigned RDE :1;
[; ;pic18f452.h: 277: };
[; ;pic18f452.h: 278: struct {
[; ;pic18f452.h: 279: unsigned :3;
[; ;pic18f452.h: 280: unsigned RE3 :1;
[; ;pic18f452.h: 281: };
[; ;pic18f452.h: 282: struct {
[; ;pic18f452.h: 283: unsigned :4;
[; ;pic18f452.h: 284: unsigned RE4 :1;
[; ;pic18f452.h: 285: };
[; ;pic18f452.h: 286: struct {
[; ;pic18f452.h: 287: unsigned :5;
[; ;pic18f452.h: 288: unsigned RE5 :1;
[; ;pic18f452.h: 289: };
[; ;pic18f452.h: 290: struct {
[; ;pic18f452.h: 291: unsigned :6;
[; ;pic18f452.h: 292: unsigned RE6 :1;
[; ;pic18f452.h: 293: };
[; ;pic18f452.h: 294: struct {
[; ;pic18f452.h: 295: unsigned :7;
[; ;pic18f452.h: 296: unsigned RE7 :1;
[; ;pic18f452.h: 297: };
[; ;pic18f452.h: 298: struct {
[; ;pic18f452.h: 299: unsigned :1;
[; ;pic18f452.h: 300: unsigned WRE :1;
[; ;pic18f452.h: 301: };
[; ;pic18f452.h: 302: } PORTEbits @ 0xF84;
[; ;pic18f452.h: 305: extern volatile unsigned char LATA @ 0xF89;
"307
[; ;pic18f452.h: 307: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f452.h: 310: extern volatile union {
[; ;pic18f452.h: 311: struct {
[; ;pic18f452.h: 312: unsigned LATA0 :1;
[; ;pic18f452.h: 313: unsigned LATA1 :1;
[; ;pic18f452.h: 314: unsigned LATA2 :1;
[; ;pic18f452.h: 315: unsigned LATA3 :1;
[; ;pic18f452.h: 316: unsigned LATA4 :1;
[; ;pic18f452.h: 317: unsigned LATA5 :1;
[; ;pic18f452.h: 318: unsigned LATA6 :1;
[; ;pic18f452.h: 319: };
[; ;pic18f452.h: 320: struct {
[; ;pic18f452.h: 321: unsigned LATA :8;
[; ;pic18f452.h: 322: };
[; ;pic18f452.h: 323: struct {
[; ;pic18f452.h: 324: unsigned LA0 :1;
[; ;pic18f452.h: 325: };
[; ;pic18f452.h: 326: struct {
[; ;pic18f452.h: 327: unsigned :1;
[; ;pic18f452.h: 328: unsigned LA1 :1;
[; ;pic18f452.h: 329: };
[; ;pic18f452.h: 330: struct {
[; ;pic18f452.h: 331: unsigned :2;
[; ;pic18f452.h: 332: unsigned LA2 :1;
[; ;pic18f452.h: 333: };
[; ;pic18f452.h: 334: struct {
[; ;pic18f452.h: 335: unsigned :3;
[; ;pic18f452.h: 336: unsigned LA3 :1;
[; ;pic18f452.h: 337: };
[; ;pic18f452.h: 338: struct {
[; ;pic18f452.h: 339: unsigned :4;
[; ;pic18f452.h: 340: unsigned LA4 :1;
[; ;pic18f452.h: 341: };
[; ;pic18f452.h: 342: struct {
[; ;pic18f452.h: 343: unsigned :5;
[; ;pic18f452.h: 344: unsigned LA5 :1;
[; ;pic18f452.h: 345: };
[; ;pic18f452.h: 346: struct {
[; ;pic18f452.h: 347: unsigned :6;
[; ;pic18f452.h: 348: unsigned LA6 :1;
[; ;pic18f452.h: 349: };
[; ;pic18f452.h: 350: struct {
[; ;pic18f452.h: 351: unsigned :7;
[; ;pic18f452.h: 352: unsigned LA7 :1;
[; ;pic18f452.h: 353: };
[; ;pic18f452.h: 354: struct {
[; ;pic18f452.h: 355: unsigned :7;
[; ;pic18f452.h: 356: unsigned LATA7 :1;
[; ;pic18f452.h: 357: };
[; ;pic18f452.h: 358: } LATAbits @ 0xF89;
[; ;pic18f452.h: 361: extern volatile unsigned char LATB @ 0xF8A;
"363
[; ;pic18f452.h: 363: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f452.h: 366: extern volatile union {
[; ;pic18f452.h: 367: struct {
[; ;pic18f452.h: 368: unsigned LATB0 :1;
[; ;pic18f452.h: 369: unsigned LATB1 :1;
[; ;pic18f452.h: 370: unsigned LATB2 :1;
[; ;pic18f452.h: 371: unsigned LATB3 :1;
[; ;pic18f452.h: 372: unsigned LATB4 :1;
[; ;pic18f452.h: 373: unsigned LATB5 :1;
[; ;pic18f452.h: 374: unsigned LATB6 :1;
[; ;pic18f452.h: 375: unsigned LATB7 :1;
[; ;pic18f452.h: 376: };
[; ;pic18f452.h: 377: struct {
[; ;pic18f452.h: 378: unsigned LATB :8;
[; ;pic18f452.h: 379: };
[; ;pic18f452.h: 380: struct {
[; ;pic18f452.h: 381: unsigned LB0 :1;
[; ;pic18f452.h: 382: };
[; ;pic18f452.h: 383: struct {
[; ;pic18f452.h: 384: unsigned :1;
[; ;pic18f452.h: 385: unsigned LB1 :1;
[; ;pic18f452.h: 386: };
[; ;pic18f452.h: 387: struct {
[; ;pic18f452.h: 388: unsigned :2;
[; ;pic18f452.h: 389: unsigned LB2 :1;
[; ;pic18f452.h: 390: };
[; ;pic18f452.h: 391: struct {
[; ;pic18f452.h: 392: unsigned :3;
[; ;pic18f452.h: 393: unsigned LB3 :1;
[; ;pic18f452.h: 394: };
[; ;pic18f452.h: 395: struct {
[; ;pic18f452.h: 396: unsigned :4;
[; ;pic18f452.h: 397: unsigned LB4 :1;
[; ;pic18f452.h: 398: };
[; ;pic18f452.h: 399: struct {
[; ;pic18f452.h: 400: unsigned :5;
[; ;pic18f452.h: 401: unsigned LB5 :1;
[; ;pic18f452.h: 402: };
[; ;pic18f452.h: 403: struct {
[; ;pic18f452.h: 404: unsigned :6;
[; ;pic18f452.h: 405: unsigned LB6 :1;
[; ;pic18f452.h: 406: };
[; ;pic18f452.h: 407: struct {
[; ;pic18f452.h: 408: unsigned :7;
[; ;pic18f452.h: 409: unsigned LB7 :1;
[; ;pic18f452.h: 410: };
[; ;pic18f452.h: 411: } LATBbits @ 0xF8A;
[; ;pic18f452.h: 414: extern volatile unsigned char LATC @ 0xF8B;
"416
[; ;pic18f452.h: 416: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f452.h: 419: extern volatile union {
[; ;pic18f452.h: 420: struct {
[; ;pic18f452.h: 421: unsigned LATC0 :1;
[; ;pic18f452.h: 422: unsigned LATC1 :1;
[; ;pic18f452.h: 423: unsigned LATC2 :1;
[; ;pic18f452.h: 424: unsigned LATC3 :1;
[; ;pic18f452.h: 425: unsigned LATC4 :1;
[; ;pic18f452.h: 426: unsigned LATC5 :1;
[; ;pic18f452.h: 427: unsigned LATC6 :1;
[; ;pic18f452.h: 428: unsigned LATC7 :1;
[; ;pic18f452.h: 429: };
[; ;pic18f452.h: 430: struct {
[; ;pic18f452.h: 431: unsigned LATC :8;
[; ;pic18f452.h: 432: };
[; ;pic18f452.h: 433: struct {
[; ;pic18f452.h: 434: unsigned LC0 :1;
[; ;pic18f452.h: 435: };
[; ;pic18f452.h: 436: struct {
[; ;pic18f452.h: 437: unsigned :1;
[; ;pic18f452.h: 438: unsigned LC1 :1;
[; ;pic18f452.h: 439: };
[; ;pic18f452.h: 440: struct {
[; ;pic18f452.h: 441: unsigned :2;
[; ;pic18f452.h: 442: unsigned LC2 :1;
[; ;pic18f452.h: 443: };
[; ;pic18f452.h: 444: struct {
[; ;pic18f452.h: 445: unsigned :3;
[; ;pic18f452.h: 446: unsigned LC3 :1;
[; ;pic18f452.h: 447: };
[; ;pic18f452.h: 448: struct {
[; ;pic18f452.h: 449: unsigned :4;
[; ;pic18f452.h: 450: unsigned LC4 :1;
[; ;pic18f452.h: 451: };
[; ;pic18f452.h: 452: struct {
[; ;pic18f452.h: 453: unsigned :5;
[; ;pic18f452.h: 454: unsigned LC5 :1;
[; ;pic18f452.h: 455: };
[; ;pic18f452.h: 456: struct {
[; ;pic18f452.h: 457: unsigned :6;
[; ;pic18f452.h: 458: unsigned LC6 :1;
[; ;pic18f452.h: 459: };
[; ;pic18f452.h: 460: struct {
[; ;pic18f452.h: 461: unsigned :7;
[; ;pic18f452.h: 462: unsigned LC7 :1;
[; ;pic18f452.h: 463: };
[; ;pic18f452.h: 464: } LATCbits @ 0xF8B;
[; ;pic18f452.h: 467: extern volatile unsigned char LATD @ 0xF8C;
"469
[; ;pic18f452.h: 469: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f452.h: 472: extern volatile union {
[; ;pic18f452.h: 473: struct {
[; ;pic18f452.h: 474: unsigned LATD0 :1;
[; ;pic18f452.h: 475: unsigned LATD1 :1;
[; ;pic18f452.h: 476: unsigned LATD2 :1;
[; ;pic18f452.h: 477: unsigned LATD3 :1;
[; ;pic18f452.h: 478: unsigned LATD4 :1;
[; ;pic18f452.h: 479: unsigned LATD5 :1;
[; ;pic18f452.h: 480: unsigned LATD6 :1;
[; ;pic18f452.h: 481: unsigned LATD7 :1;
[; ;pic18f452.h: 482: };
[; ;pic18f452.h: 483: struct {
[; ;pic18f452.h: 484: unsigned LATD :8;
[; ;pic18f452.h: 485: };
[; ;pic18f452.h: 486: struct {
[; ;pic18f452.h: 487: unsigned LD0 :1;
[; ;pic18f452.h: 488: };
[; ;pic18f452.h: 489: struct {
[; ;pic18f452.h: 490: unsigned :1;
[; ;pic18f452.h: 491: unsigned LD1 :1;
[; ;pic18f452.h: 492: };
[; ;pic18f452.h: 493: struct {
[; ;pic18f452.h: 494: unsigned :2;
[; ;pic18f452.h: 495: unsigned LD2 :1;
[; ;pic18f452.h: 496: };
[; ;pic18f452.h: 497: struct {
[; ;pic18f452.h: 498: unsigned :3;
[; ;pic18f452.h: 499: unsigned LD3 :1;
[; ;pic18f452.h: 500: };
[; ;pic18f452.h: 501: struct {
[; ;pic18f452.h: 502: unsigned :4;
[; ;pic18f452.h: 503: unsigned LD4 :1;
[; ;pic18f452.h: 504: };
[; ;pic18f452.h: 505: struct {
[; ;pic18f452.h: 506: unsigned :5;
[; ;pic18f452.h: 507: unsigned LD5 :1;
[; ;pic18f452.h: 508: };
[; ;pic18f452.h: 509: struct {
[; ;pic18f452.h: 510: unsigned :6;
[; ;pic18f452.h: 511: unsigned LD6 :1;
[; ;pic18f452.h: 512: };
[; ;pic18f452.h: 513: struct {
[; ;pic18f452.h: 514: unsigned :7;
[; ;pic18f452.h: 515: unsigned LD7 :1;
[; ;pic18f452.h: 516: };
[; ;pic18f452.h: 517: } LATDbits @ 0xF8C;
[; ;pic18f452.h: 520: extern volatile unsigned char LATE @ 0xF8D;
"522
[; ;pic18f452.h: 522: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f452.h: 525: extern volatile union {
[; ;pic18f452.h: 526: struct {
[; ;pic18f452.h: 527: unsigned LATE0 :1;
[; ;pic18f452.h: 528: unsigned LATE1 :1;
[; ;pic18f452.h: 529: unsigned LATE2 :1;
[; ;pic18f452.h: 530: };
[; ;pic18f452.h: 531: struct {
[; ;pic18f452.h: 532: unsigned LATE :8;
[; ;pic18f452.h: 533: };
[; ;pic18f452.h: 534: struct {
[; ;pic18f452.h: 535: unsigned LE0 :1;
[; ;pic18f452.h: 536: };
[; ;pic18f452.h: 537: struct {
[; ;pic18f452.h: 538: unsigned :1;
[; ;pic18f452.h: 539: unsigned LE1 :1;
[; ;pic18f452.h: 540: };
[; ;pic18f452.h: 541: struct {
[; ;pic18f452.h: 542: unsigned :2;
[; ;pic18f452.h: 543: unsigned LE2 :1;
[; ;pic18f452.h: 544: };
[; ;pic18f452.h: 545: struct {
[; ;pic18f452.h: 546: unsigned :3;
[; ;pic18f452.h: 547: unsigned LE3 :1;
[; ;pic18f452.h: 548: };
[; ;pic18f452.h: 549: struct {
[; ;pic18f452.h: 550: unsigned :4;
[; ;pic18f452.h: 551: unsigned LE4 :1;
[; ;pic18f452.h: 552: };
[; ;pic18f452.h: 553: struct {
[; ;pic18f452.h: 554: unsigned :5;
[; ;pic18f452.h: 555: unsigned LE5 :1;
[; ;pic18f452.h: 556: };
[; ;pic18f452.h: 557: struct {
[; ;pic18f452.h: 558: unsigned :6;
[; ;pic18f452.h: 559: unsigned LE6 :1;
[; ;pic18f452.h: 560: };
[; ;pic18f452.h: 561: struct {
[; ;pic18f452.h: 562: unsigned :7;
[; ;pic18f452.h: 563: unsigned LE7 :1;
[; ;pic18f452.h: 564: };
[; ;pic18f452.h: 565: } LATEbits @ 0xF8D;
[; ;pic18f452.h: 568: extern volatile unsigned char TRISA @ 0xF92;
"570
[; ;pic18f452.h: 570: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f452.h: 573: extern volatile unsigned char DDRA @ 0xF92;
"575
[; ;pic18f452.h: 575: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f452.h: 578: extern volatile union {
[; ;pic18f452.h: 579: struct {
[; ;pic18f452.h: 580: unsigned TRISA0 :1;
[; ;pic18f452.h: 581: unsigned TRISA1 :1;
[; ;pic18f452.h: 582: unsigned TRISA2 :1;
[; ;pic18f452.h: 583: unsigned TRISA3 :1;
[; ;pic18f452.h: 584: unsigned TRISA4 :1;
[; ;pic18f452.h: 585: unsigned TRISA5 :1;
[; ;pic18f452.h: 586: unsigned TRISA6 :1;
[; ;pic18f452.h: 587: };
[; ;pic18f452.h: 588: struct {
[; ;pic18f452.h: 589: unsigned TRISA :8;
[; ;pic18f452.h: 590: };
[; ;pic18f452.h: 591: struct {
[; ;pic18f452.h: 592: unsigned RA0 :1;
[; ;pic18f452.h: 593: unsigned RA1 :1;
[; ;pic18f452.h: 594: unsigned RA2 :1;
[; ;pic18f452.h: 595: unsigned RA3 :1;
[; ;pic18f452.h: 596: unsigned RA4 :1;
[; ;pic18f452.h: 597: unsigned RA5 :1;
[; ;pic18f452.h: 598: unsigned RA6 :1;
[; ;pic18f452.h: 599: };
[; ;pic18f452.h: 600: } TRISAbits @ 0xF92;
[; ;pic18f452.h: 602: extern volatile union {
[; ;pic18f452.h: 603: struct {
[; ;pic18f452.h: 604: unsigned TRISA0 :1;
[; ;pic18f452.h: 605: unsigned TRISA1 :1;
[; ;pic18f452.h: 606: unsigned TRISA2 :1;
[; ;pic18f452.h: 607: unsigned TRISA3 :1;
[; ;pic18f452.h: 608: unsigned TRISA4 :1;
[; ;pic18f452.h: 609: unsigned TRISA5 :1;
[; ;pic18f452.h: 610: unsigned TRISA6 :1;
[; ;pic18f452.h: 611: };
[; ;pic18f452.h: 612: struct {
[; ;pic18f452.h: 613: unsigned TRISA :8;
[; ;pic18f452.h: 614: };
[; ;pic18f452.h: 615: struct {
[; ;pic18f452.h: 616: unsigned RA0 :1;
[; ;pic18f452.h: 617: unsigned RA1 :1;
[; ;pic18f452.h: 618: unsigned RA2 :1;
[; ;pic18f452.h: 619: unsigned RA3 :1;
[; ;pic18f452.h: 620: unsigned RA4 :1;
[; ;pic18f452.h: 621: unsigned RA5 :1;
[; ;pic18f452.h: 622: unsigned RA6 :1;
[; ;pic18f452.h: 623: };
[; ;pic18f452.h: 624: } DDRAbits @ 0xF92;
[; ;pic18f452.h: 627: extern volatile unsigned char TRISB @ 0xF93;
"629
[; ;pic18f452.h: 629: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f452.h: 632: extern volatile unsigned char DDRB @ 0xF93;
"634
[; ;pic18f452.h: 634: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f452.h: 637: extern volatile union {
[; ;pic18f452.h: 638: struct {
[; ;pic18f452.h: 639: unsigned TRISB0 :1;
[; ;pic18f452.h: 640: unsigned TRISB1 :1;
[; ;pic18f452.h: 641: unsigned TRISB2 :1;
[; ;pic18f452.h: 642: unsigned TRISB3 :1;
[; ;pic18f452.h: 643: unsigned TRISB4 :1;
[; ;pic18f452.h: 644: unsigned TRISB5 :1;
[; ;pic18f452.h: 645: unsigned TRISB6 :1;
[; ;pic18f452.h: 646: unsigned TRISB7 :1;
[; ;pic18f452.h: 647: };
[; ;pic18f452.h: 648: struct {
[; ;pic18f452.h: 649: unsigned TRISB :8;
[; ;pic18f452.h: 650: };
[; ;pic18f452.h: 651: struct {
[; ;pic18f452.h: 652: unsigned RB0 :1;
[; ;pic18f452.h: 653: unsigned RB1 :1;
[; ;pic18f452.h: 654: unsigned RB2 :1;
[; ;pic18f452.h: 655: unsigned RB3 :1;
[; ;pic18f452.h: 656: unsigned RB4 :1;
[; ;pic18f452.h: 657: unsigned RB5 :1;
[; ;pic18f452.h: 658: unsigned RB6 :1;
[; ;pic18f452.h: 659: unsigned RB7 :1;
[; ;pic18f452.h: 660: };
[; ;pic18f452.h: 661: struct {
[; ;pic18f452.h: 662: unsigned :3;
[; ;pic18f452.h: 663: unsigned CCP2 :1;
[; ;pic18f452.h: 664: };
[; ;pic18f452.h: 665: } TRISBbits @ 0xF93;
[; ;pic18f452.h: 667: extern volatile union {
[; ;pic18f452.h: 668: struct {
[; ;pic18f452.h: 669: unsigned TRISB0 :1;
[; ;pic18f452.h: 670: unsigned TRISB1 :1;
[; ;pic18f452.h: 671: unsigned TRISB2 :1;
[; ;pic18f452.h: 672: unsigned TRISB3 :1;
[; ;pic18f452.h: 673: unsigned TRISB4 :1;
[; ;pic18f452.h: 674: unsigned TRISB5 :1;
[; ;pic18f452.h: 675: unsigned TRISB6 :1;
[; ;pic18f452.h: 676: unsigned TRISB7 :1;
[; ;pic18f452.h: 677: };
[; ;pic18f452.h: 678: struct {
[; ;pic18f452.h: 679: unsigned TRISB :8;
[; ;pic18f452.h: 680: };
[; ;pic18f452.h: 681: struct {
[; ;pic18f452.h: 682: unsigned RB0 :1;
[; ;pic18f452.h: 683: unsigned RB1 :1;
[; ;pic18f452.h: 684: unsigned RB2 :1;
[; ;pic18f452.h: 685: unsigned RB3 :1;
[; ;pic18f452.h: 686: unsigned RB4 :1;
[; ;pic18f452.h: 687: unsigned RB5 :1;
[; ;pic18f452.h: 688: unsigned RB6 :1;
[; ;pic18f452.h: 689: unsigned RB7 :1;
[; ;pic18f452.h: 690: };
[; ;pic18f452.h: 691: struct {
[; ;pic18f452.h: 692: unsigned :3;
[; ;pic18f452.h: 693: unsigned CCP2 :1;
[; ;pic18f452.h: 694: };
[; ;pic18f452.h: 695: } DDRBbits @ 0xF93;
[; ;pic18f452.h: 698: extern volatile unsigned char TRISC @ 0xF94;
"700
[; ;pic18f452.h: 700: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f452.h: 703: extern volatile unsigned char DDRC @ 0xF94;
"705
[; ;pic18f452.h: 705: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f452.h: 708: extern volatile union {
[; ;pic18f452.h: 709: struct {
[; ;pic18f452.h: 710: unsigned TRISC0 :1;
[; ;pic18f452.h: 711: unsigned TRISC1 :1;
[; ;pic18f452.h: 712: unsigned TRISC2 :1;
[; ;pic18f452.h: 713: unsigned TRISC3 :1;
[; ;pic18f452.h: 714: unsigned TRISC4 :1;
[; ;pic18f452.h: 715: unsigned TRISC5 :1;
[; ;pic18f452.h: 716: unsigned TRISC6 :1;
[; ;pic18f452.h: 717: unsigned TRISC7 :1;
[; ;pic18f452.h: 718: };
[; ;pic18f452.h: 719: struct {
[; ;pic18f452.h: 720: unsigned TRISC :8;
[; ;pic18f452.h: 721: };
[; ;pic18f452.h: 722: struct {
[; ;pic18f452.h: 723: unsigned RC0 :1;
[; ;pic18f452.h: 724: unsigned RC1 :1;
[; ;pic18f452.h: 725: unsigned RC2 :1;
[; ;pic18f452.h: 726: unsigned RC3 :1;
[; ;pic18f452.h: 727: unsigned RC4 :1;
[; ;pic18f452.h: 728: unsigned RC5 :1;
[; ;pic18f452.h: 729: unsigned RC6 :1;
[; ;pic18f452.h: 730: unsigned RC7 :1;
[; ;pic18f452.h: 731: };
[; ;pic18f452.h: 732: struct {
[; ;pic18f452.h: 733: unsigned :1;
[; ;pic18f452.h: 734: unsigned CCP2 :1;
[; ;pic18f452.h: 735: };
[; ;pic18f452.h: 736: } TRISCbits @ 0xF94;
[; ;pic18f452.h: 738: extern volatile union {
[; ;pic18f452.h: 739: struct {
[; ;pic18f452.h: 740: unsigned TRISC0 :1;
[; ;pic18f452.h: 741: unsigned TRISC1 :1;
[; ;pic18f452.h: 742: unsigned TRISC2 :1;
[; ;pic18f452.h: 743: unsigned TRISC3 :1;
[; ;pic18f452.h: 744: unsigned TRISC4 :1;
[; ;pic18f452.h: 745: unsigned TRISC5 :1;
[; ;pic18f452.h: 746: unsigned TRISC6 :1;
[; ;pic18f452.h: 747: unsigned TRISC7 :1;
[; ;pic18f452.h: 748: };
[; ;pic18f452.h: 749: struct {
[; ;pic18f452.h: 750: unsigned TRISC :8;
[; ;pic18f452.h: 751: };
[; ;pic18f452.h: 752: struct {
[; ;pic18f452.h: 753: unsigned RC0 :1;
[; ;pic18f452.h: 754: unsigned RC1 :1;
[; ;pic18f452.h: 755: unsigned RC2 :1;
[; ;pic18f452.h: 756: unsigned RC3 :1;
[; ;pic18f452.h: 757: unsigned RC4 :1;
[; ;pic18f452.h: 758: unsigned RC5 :1;
[; ;pic18f452.h: 759: unsigned RC6 :1;
[; ;pic18f452.h: 760: unsigned RC7 :1;
[; ;pic18f452.h: 761: };
[; ;pic18f452.h: 762: struct {
[; ;pic18f452.h: 763: unsigned :1;
[; ;pic18f452.h: 764: unsigned CCP2 :1;
[; ;pic18f452.h: 765: };
[; ;pic18f452.h: 766: } DDRCbits @ 0xF94;
[; ;pic18f452.h: 769: extern volatile unsigned char TRISD @ 0xF95;
"771
[; ;pic18f452.h: 771: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f452.h: 774: extern volatile unsigned char DDRD @ 0xF95;
"776
[; ;pic18f452.h: 776: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f452.h: 779: extern volatile union {
[; ;pic18f452.h: 780: struct {
[; ;pic18f452.h: 781: unsigned TRISD0 :1;
[; ;pic18f452.h: 782: unsigned TRISD1 :1;
[; ;pic18f452.h: 783: unsigned TRISD2 :1;
[; ;pic18f452.h: 784: unsigned TRISD3 :1;
[; ;pic18f452.h: 785: unsigned TRISD4 :1;
[; ;pic18f452.h: 786: unsigned TRISD5 :1;
[; ;pic18f452.h: 787: unsigned TRISD6 :1;
[; ;pic18f452.h: 788: unsigned TRISD7 :1;
[; ;pic18f452.h: 789: };
[; ;pic18f452.h: 790: struct {
[; ;pic18f452.h: 791: unsigned TRISD :8;
[; ;pic18f452.h: 792: };
[; ;pic18f452.h: 793: struct {
[; ;pic18f452.h: 794: unsigned RD0 :1;
[; ;pic18f452.h: 795: unsigned RD1 :1;
[; ;pic18f452.h: 796: unsigned RD2 :1;
[; ;pic18f452.h: 797: unsigned RD3 :1;
[; ;pic18f452.h: 798: unsigned RD4 :1;
[; ;pic18f452.h: 799: unsigned RD5 :1;
[; ;pic18f452.h: 800: unsigned RD6 :1;
[; ;pic18f452.h: 801: unsigned RD7 :1;
[; ;pic18f452.h: 802: };
[; ;pic18f452.h: 803: } TRISDbits @ 0xF95;
[; ;pic18f452.h: 805: extern volatile union {
[; ;pic18f452.h: 806: struct {
[; ;pic18f452.h: 807: unsigned TRISD0 :1;
[; ;pic18f452.h: 808: unsigned TRISD1 :1;
[; ;pic18f452.h: 809: unsigned TRISD2 :1;
[; ;pic18f452.h: 810: unsigned TRISD3 :1;
[; ;pic18f452.h: 811: unsigned TRISD4 :1;
[; ;pic18f452.h: 812: unsigned TRISD5 :1;
[; ;pic18f452.h: 813: unsigned TRISD6 :1;
[; ;pic18f452.h: 814: unsigned TRISD7 :1;
[; ;pic18f452.h: 815: };
[; ;pic18f452.h: 816: struct {
[; ;pic18f452.h: 817: unsigned TRISD :8;
[; ;pic18f452.h: 818: };
[; ;pic18f452.h: 819: struct {
[; ;pic18f452.h: 820: unsigned RD0 :1;
[; ;pic18f452.h: 821: unsigned RD1 :1;
[; ;pic18f452.h: 822: unsigned RD2 :1;
[; ;pic18f452.h: 823: unsigned RD3 :1;
[; ;pic18f452.h: 824: unsigned RD4 :1;
[; ;pic18f452.h: 825: unsigned RD5 :1;
[; ;pic18f452.h: 826: unsigned RD6 :1;
[; ;pic18f452.h: 827: unsigned RD7 :1;
[; ;pic18f452.h: 828: };
[; ;pic18f452.h: 829: } DDRDbits @ 0xF95;
[; ;pic18f452.h: 832: extern volatile unsigned char TRISE @ 0xF96;
"834
[; ;pic18f452.h: 834: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f452.h: 837: extern volatile unsigned char DDRE @ 0xF96;
"839
[; ;pic18f452.h: 839: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f452.h: 842: extern volatile union {
[; ;pic18f452.h: 843: struct {
[; ;pic18f452.h: 844: unsigned TRISE0 :1;
[; ;pic18f452.h: 845: unsigned TRISE1 :1;
[; ;pic18f452.h: 846: unsigned TRISE2 :1;
[; ;pic18f452.h: 847: unsigned :1;
[; ;pic18f452.h: 848: unsigned PSPMODE :1;
[; ;pic18f452.h: 849: unsigned IBOV :1;
[; ;pic18f452.h: 850: unsigned OBF :1;
[; ;pic18f452.h: 851: unsigned IBF :1;
[; ;pic18f452.h: 852: };
[; ;pic18f452.h: 853: struct {
[; ;pic18f452.h: 854: unsigned TRISE :8;
[; ;pic18f452.h: 855: };
[; ;pic18f452.h: 856: struct {
[; ;pic18f452.h: 857: unsigned RE0 :1;
[; ;pic18f452.h: 858: unsigned RE1 :1;
[; ;pic18f452.h: 859: unsigned RE2 :1;
[; ;pic18f452.h: 860: };
[; ;pic18f452.h: 861: } TRISEbits @ 0xF96;
[; ;pic18f452.h: 863: extern volatile union {
[; ;pic18f452.h: 864: struct {
[; ;pic18f452.h: 865: unsigned TRISE0 :1;
[; ;pic18f452.h: 866: unsigned TRISE1 :1;
[; ;pic18f452.h: 867: unsigned TRISE2 :1;
[; ;pic18f452.h: 868: unsigned :1;
[; ;pic18f452.h: 869: unsigned PSPMODE :1;
[; ;pic18f452.h: 870: unsigned IBOV :1;
[; ;pic18f452.h: 871: unsigned OBF :1;
[; ;pic18f452.h: 872: unsigned IBF :1;
[; ;pic18f452.h: 873: };
[; ;pic18f452.h: 874: struct {
[; ;pic18f452.h: 875: unsigned TRISE :8;
[; ;pic18f452.h: 876: };
[; ;pic18f452.h: 877: struct {
[; ;pic18f452.h: 878: unsigned RE0 :1;
[; ;pic18f452.h: 879: unsigned RE1 :1;
[; ;pic18f452.h: 880: unsigned RE2 :1;
[; ;pic18f452.h: 881: };
[; ;pic18f452.h: 882: } DDREbits @ 0xF96;
[; ;pic18f452.h: 885: extern volatile unsigned char PIE1 @ 0xF9D;
"887
[; ;pic18f452.h: 887: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f452.h: 890: extern volatile union {
[; ;pic18f452.h: 891: struct {
[; ;pic18f452.h: 892: unsigned TMR1IE :1;
[; ;pic18f452.h: 893: unsigned TMR2IE :1;
[; ;pic18f452.h: 894: unsigned CCP1IE :1;
[; ;pic18f452.h: 895: unsigned SSPIE :1;
[; ;pic18f452.h: 896: unsigned TXIE :1;
[; ;pic18f452.h: 897: unsigned RCIE :1;
[; ;pic18f452.h: 898: unsigned ADIE :1;
[; ;pic18f452.h: 899: unsigned PSPIE :1;
[; ;pic18f452.h: 900: };
[; ;pic18f452.h: 901: struct {
[; ;pic18f452.h: 902: unsigned :5;
[; ;pic18f452.h: 903: unsigned RC1IE :1;
[; ;pic18f452.h: 904: };
[; ;pic18f452.h: 905: struct {
[; ;pic18f452.h: 906: unsigned :4;
[; ;pic18f452.h: 907: unsigned TX1IE :1;
[; ;pic18f452.h: 908: };
[; ;pic18f452.h: 909: } PIE1bits @ 0xF9D;
[; ;pic18f452.h: 912: extern volatile unsigned char PIR1 @ 0xF9E;
"914
[; ;pic18f452.h: 914: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f452.h: 917: extern volatile union {
[; ;pic18f452.h: 918: struct {
[; ;pic18f452.h: 919: unsigned TMR1IF :1;
[; ;pic18f452.h: 920: unsigned TMR2IF :1;
[; ;pic18f452.h: 921: unsigned CCP1IF :1;
[; ;pic18f452.h: 922: unsigned SSPIF :1;
[; ;pic18f452.h: 923: unsigned TXIF :1;
[; ;pic18f452.h: 924: unsigned RCIF :1;
[; ;pic18f452.h: 925: unsigned ADIF :1;
[; ;pic18f452.h: 926: unsigned PSPIF :1;
[; ;pic18f452.h: 927: };
[; ;pic18f452.h: 928: struct {
[; ;pic18f452.h: 929: unsigned TMR1IF :1;
[; ;pic18f452.h: 930: unsigned TMR2IF :1;
[; ;pic18f452.h: 931: unsigned CCP1IF :1;
[; ;pic18f452.h: 932: unsigned SSPIF :1;
[; ;pic18f452.h: 933: unsigned :2;
[; ;pic18f452.h: 934: unsigned ADIF :1;
[; ;pic18f452.h: 935: unsigned PSPIF :1;
[; ;pic18f452.h: 936: };
[; ;pic18f452.h: 937: struct {
[; ;pic18f452.h: 938: unsigned :5;
[; ;pic18f452.h: 939: unsigned RC1IF :1;
[; ;pic18f452.h: 940: };
[; ;pic18f452.h: 941: struct {
[; ;pic18f452.h: 942: unsigned :4;
[; ;pic18f452.h: 943: unsigned TX1IF :1;
[; ;pic18f452.h: 944: };
[; ;pic18f452.h: 945: } PIR1bits @ 0xF9E;
[; ;pic18f452.h: 948: extern volatile unsigned char IPR1 @ 0xF9F;
"950
[; ;pic18f452.h: 950: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f452.h: 953: extern volatile union {
[; ;pic18f452.h: 954: struct {
[; ;pic18f452.h: 955: unsigned TMR1IP :1;
[; ;pic18f452.h: 956: unsigned TMR2IP :1;
[; ;pic18f452.h: 957: unsigned CCP1IP :1;
[; ;pic18f452.h: 958: unsigned SSPIP :1;
[; ;pic18f452.h: 959: unsigned TXIP :1;
[; ;pic18f452.h: 960: unsigned RCIP :1;
[; ;pic18f452.h: 961: unsigned ADIP :1;
[; ;pic18f452.h: 962: unsigned PSPIP :1;
[; ;pic18f452.h: 963: };
[; ;pic18f452.h: 964: struct {
[; ;pic18f452.h: 965: unsigned :5;
[; ;pic18f452.h: 966: unsigned RC1IP :1;
[; ;pic18f452.h: 967: };
[; ;pic18f452.h: 968: struct {
[; ;pic18f452.h: 969: unsigned :4;
[; ;pic18f452.h: 970: unsigned TX1IP :1;
[; ;pic18f452.h: 971: };
[; ;pic18f452.h: 972: } IPR1bits @ 0xF9F;
[; ;pic18f452.h: 975: extern volatile unsigned char PIE2 @ 0xFA0;
"977
[; ;pic18f452.h: 977: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f452.h: 980: extern volatile union {
[; ;pic18f452.h: 981: struct {
[; ;pic18f452.h: 982: unsigned CCP2IE :1;
[; ;pic18f452.h: 983: unsigned TMR3IE :1;
[; ;pic18f452.h: 984: unsigned LVDIE :1;
[; ;pic18f452.h: 985: unsigned BCLIE :1;
[; ;pic18f452.h: 986: unsigned EEIE :1;
[; ;pic18f452.h: 987: };
[; ;pic18f452.h: 988: } PIE2bits @ 0xFA0;
[; ;pic18f452.h: 991: extern volatile unsigned char PIR2 @ 0xFA1;
"993
[; ;pic18f452.h: 993: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f452.h: 996: extern volatile union {
[; ;pic18f452.h: 997: struct {
[; ;pic18f452.h: 998: unsigned CCP2IF :1;
[; ;pic18f452.h: 999: unsigned TMR3IF :1;
[; ;pic18f452.h: 1000: unsigned LVDIF :1;
[; ;pic18f452.h: 1001: unsigned BCLIF :1;
[; ;pic18f452.h: 1002: unsigned EEIF :1;
[; ;pic18f452.h: 1003: };
[; ;pic18f452.h: 1004: } PIR2bits @ 0xFA1;
[; ;pic18f452.h: 1007: extern volatile unsigned char IPR2 @ 0xFA2;
"1009
[; ;pic18f452.h: 1009: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f452.h: 1012: extern volatile union {
[; ;pic18f452.h: 1013: struct {
[; ;pic18f452.h: 1014: unsigned CCP2IP :1;
[; ;pic18f452.h: 1015: unsigned TMR3IP :1;
[; ;pic18f452.h: 1016: unsigned LVDIP :1;
[; ;pic18f452.h: 1017: unsigned BCLIP :1;
[; ;pic18f452.h: 1018: unsigned EEIP :1;
[; ;pic18f452.h: 1019: };
[; ;pic18f452.h: 1020: } IPR2bits @ 0xFA2;
[; ;pic18f452.h: 1023: extern volatile unsigned char EECON1 @ 0xFA6;
"1025
[; ;pic18f452.h: 1025: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f452.h: 1028: extern volatile union {
[; ;pic18f452.h: 1029: struct {
[; ;pic18f452.h: 1030: unsigned RD :1;
[; ;pic18f452.h: 1031: unsigned WR :1;
[; ;pic18f452.h: 1032: unsigned WREN :1;
[; ;pic18f452.h: 1033: unsigned WRERR :1;
[; ;pic18f452.h: 1034: unsigned FREE :1;
[; ;pic18f452.h: 1035: unsigned :1;
[; ;pic18f452.h: 1036: unsigned CFGS :1;
[; ;pic18f452.h: 1037: unsigned EEPGD :1;
[; ;pic18f452.h: 1038: };
[; ;pic18f452.h: 1039: struct {
[; ;pic18f452.h: 1040: unsigned :6;
[; ;pic18f452.h: 1041: unsigned EEFS :1;
[; ;pic18f452.h: 1042: };
[; ;pic18f452.h: 1043: } EECON1bits @ 0xFA6;
[; ;pic18f452.h: 1046: extern volatile unsigned char EECON2 @ 0xFA7;
"1048
[; ;pic18f452.h: 1048: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f452.h: 1051: extern volatile union {
[; ;pic18f452.h: 1052: struct {
[; ;pic18f452.h: 1053: unsigned EECON2 :8;
[; ;pic18f452.h: 1054: };
[; ;pic18f452.h: 1055: } EECON2bits @ 0xFA7;
[; ;pic18f452.h: 1058: extern volatile unsigned char EEDATA @ 0xFA8;
"1060
[; ;pic18f452.h: 1060: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f452.h: 1063: extern volatile union {
[; ;pic18f452.h: 1064: struct {
[; ;pic18f452.h: 1065: unsigned EEDATA :8;
[; ;pic18f452.h: 1066: };
[; ;pic18f452.h: 1067: } EEDATAbits @ 0xFA8;
[; ;pic18f452.h: 1070: extern volatile unsigned char EEADR @ 0xFA9;
"1072
[; ;pic18f452.h: 1072: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f452.h: 1075: extern volatile union {
[; ;pic18f452.h: 1076: struct {
[; ;pic18f452.h: 1077: unsigned EEADR :8;
[; ;pic18f452.h: 1078: };
[; ;pic18f452.h: 1079: } EEADRbits @ 0xFA9;
[; ;pic18f452.h: 1082: extern volatile unsigned char RCSTA @ 0xFAB;
"1084
[; ;pic18f452.h: 1084: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f452.h: 1087: extern volatile unsigned char RCSTA1 @ 0xFAB;
"1089
[; ;pic18f452.h: 1089: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f452.h: 1092: extern volatile union {
[; ;pic18f452.h: 1093: struct {
[; ;pic18f452.h: 1094: unsigned RX9D :1;
[; ;pic18f452.h: 1095: unsigned OERR :1;
[; ;pic18f452.h: 1096: unsigned FERR :1;
[; ;pic18f452.h: 1097: unsigned ADDEN :1;
[; ;pic18f452.h: 1098: unsigned CREN :1;
[; ;pic18f452.h: 1099: unsigned SREN :1;
[; ;pic18f452.h: 1100: unsigned RX9 :1;
[; ;pic18f452.h: 1101: unsigned SPEN :1;
[; ;pic18f452.h: 1102: };
[; ;pic18f452.h: 1103: struct {
[; ;pic18f452.h: 1104: unsigned RCD8 :1;
[; ;pic18f452.h: 1105: unsigned :5;
[; ;pic18f452.h: 1106: unsigned RC8_9 :1;
[; ;pic18f452.h: 1107: };
[; ;pic18f452.h: 1108: struct {
[; ;pic18f452.h: 1109: unsigned :6;
[; ;pic18f452.h: 1110: unsigned NOT_RC8 :1;
[; ;pic18f452.h: 1111: };
[; ;pic18f452.h: 1112: struct {
[; ;pic18f452.h: 1113: unsigned :6;
[; ;pic18f452.h: 1114: unsigned nRC8 :1;
[; ;pic18f452.h: 1115: };
[; ;pic18f452.h: 1116: struct {
[; ;pic18f452.h: 1117: unsigned :6;
[; ;pic18f452.h: 1118: unsigned RC9 :1;
[; ;pic18f452.h: 1119: };
[; ;pic18f452.h: 1120: struct {
[; ;pic18f452.h: 1121: unsigned :5;
[; ;pic18f452.h: 1122: unsigned SRENA :1;
[; ;pic18f452.h: 1123: };
[; ;pic18f452.h: 1124: } RCSTAbits @ 0xFAB;
[; ;pic18f452.h: 1126: extern volatile union {
[; ;pic18f452.h: 1127: struct {
[; ;pic18f452.h: 1128: unsigned RX9D :1;
[; ;pic18f452.h: 1129: unsigned OERR :1;
[; ;pic18f452.h: 1130: unsigned FERR :1;
[; ;pic18f452.h: 1131: unsigned ADDEN :1;
[; ;pic18f452.h: 1132: unsigned CREN :1;
[; ;pic18f452.h: 1133: unsigned SREN :1;
[; ;pic18f452.h: 1134: unsigned RX9 :1;
[; ;pic18f452.h: 1135: unsigned SPEN :1;
[; ;pic18f452.h: 1136: };
[; ;pic18f452.h: 1137: struct {
[; ;pic18f452.h: 1138: unsigned RCD8 :1;
[; ;pic18f452.h: 1139: unsigned :5;
[; ;pic18f452.h: 1140: unsigned RC8_9 :1;
[; ;pic18f452.h: 1141: };
[; ;pic18f452.h: 1142: struct {
[; ;pic18f452.h: 1143: unsigned :6;
[; ;pic18f452.h: 1144: unsigned NOT_RC8 :1;
[; ;pic18f452.h: 1145: };
[; ;pic18f452.h: 1146: struct {
[; ;pic18f452.h: 1147: unsigned :6;
[; ;pic18f452.h: 1148: unsigned nRC8 :1;
[; ;pic18f452.h: 1149: };
[; ;pic18f452.h: 1150: struct {
[; ;pic18f452.h: 1151: unsigned :6;
[; ;pic18f452.h: 1152: unsigned RC9 :1;
[; ;pic18f452.h: 1153: };
[; ;pic18f452.h: 1154: struct {
[; ;pic18f452.h: 1155: unsigned :5;
[; ;pic18f452.h: 1156: unsigned SRENA :1;
[; ;pic18f452.h: 1157: };
[; ;pic18f452.h: 1158: } RCSTA1bits @ 0xFAB;
[; ;pic18f452.h: 1161: extern volatile unsigned char TXSTA @ 0xFAC;
"1163
[; ;pic18f452.h: 1163: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f452.h: 1166: extern volatile unsigned char TXSTA1 @ 0xFAC;
"1168
[; ;pic18f452.h: 1168: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f452.h: 1171: extern volatile union {
[; ;pic18f452.h: 1172: struct {
[; ;pic18f452.h: 1173: unsigned TX9D :1;
[; ;pic18f452.h: 1174: unsigned TRMT :1;
[; ;pic18f452.h: 1175: unsigned BRGH :1;
[; ;pic18f452.h: 1176: unsigned :1;
[; ;pic18f452.h: 1177: unsigned SYNC :1;
[; ;pic18f452.h: 1178: unsigned TXEN :1;
[; ;pic18f452.h: 1179: unsigned TX9 :1;
[; ;pic18f452.h: 1180: unsigned CSRC :1;
[; ;pic18f452.h: 1181: };
[; ;pic18f452.h: 1182: struct {
[; ;pic18f452.h: 1183: unsigned TXD8 :1;
[; ;pic18f452.h: 1184: unsigned :5;
[; ;pic18f452.h: 1185: unsigned TX8_9 :1;
[; ;pic18f452.h: 1186: };
[; ;pic18f452.h: 1187: struct {
[; ;pic18f452.h: 1188: unsigned :6;
[; ;pic18f452.h: 1189: unsigned NOT_TX8 :1;
[; ;pic18f452.h: 1190: };
[; ;pic18f452.h: 1191: struct {
[; ;pic18f452.h: 1192: unsigned :6;
[; ;pic18f452.h: 1193: unsigned nTX8 :1;
[; ;pic18f452.h: 1194: };
[; ;pic18f452.h: 1195: struct {
[; ;pic18f452.h: 1196: unsigned :2;
[; ;pic18f452.h: 1197: unsigned BRGH1 :1;
[; ;pic18f452.h: 1198: };
[; ;pic18f452.h: 1199: struct {
[; ;pic18f452.h: 1200: unsigned :7;
[; ;pic18f452.h: 1201: unsigned CSRC1 :1;
[; ;pic18f452.h: 1202: };
[; ;pic18f452.h: 1203: struct {
[; ;pic18f452.h: 1204: unsigned :4;
[; ;pic18f452.h: 1205: unsigned SYNC1 :1;
[; ;pic18f452.h: 1206: };
[; ;pic18f452.h: 1207: struct {
[; ;pic18f452.h: 1208: unsigned :1;
[; ;pic18f452.h: 1209: unsigned TRMT1 :1;
[; ;pic18f452.h: 1210: };
[; ;pic18f452.h: 1211: struct {
[; ;pic18f452.h: 1212: unsigned :6;
[; ;pic18f452.h: 1213: unsigned TX91 :1;
[; ;pic18f452.h: 1214: };
[; ;pic18f452.h: 1215: struct {
[; ;pic18f452.h: 1216: unsigned TX9D1 :1;
[; ;pic18f452.h: 1217: };
[; ;pic18f452.h: 1218: struct {
[; ;pic18f452.h: 1219: unsigned :5;
[; ;pic18f452.h: 1220: unsigned TXEN1 :1;
[; ;pic18f452.h: 1221: };
[; ;pic18f452.h: 1222: } TXSTAbits @ 0xFAC;
[; ;pic18f452.h: 1224: extern volatile union {
[; ;pic18f452.h: 1225: struct {
[; ;pic18f452.h: 1226: unsigned TX9D :1;
[; ;pic18f452.h: 1227: unsigned TRMT :1;
[; ;pic18f452.h: 1228: unsigned BRGH :1;
[; ;pic18f452.h: 1229: unsigned :1;
[; ;pic18f452.h: 1230: unsigned SYNC :1;
[; ;pic18f452.h: 1231: unsigned TXEN :1;
[; ;pic18f452.h: 1232: unsigned TX9 :1;
[; ;pic18f452.h: 1233: unsigned CSRC :1;
[; ;pic18f452.h: 1234: };
[; ;pic18f452.h: 1235: struct {
[; ;pic18f452.h: 1236: unsigned TXD8 :1;
[; ;pic18f452.h: 1237: unsigned :5;
[; ;pic18f452.h: 1238: unsigned TX8_9 :1;
[; ;pic18f452.h: 1239: };
[; ;pic18f452.h: 1240: struct {
[; ;pic18f452.h: 1241: unsigned :6;
[; ;pic18f452.h: 1242: unsigned NOT_TX8 :1;
[; ;pic18f452.h: 1243: };
[; ;pic18f452.h: 1244: struct {
[; ;pic18f452.h: 1245: unsigned :6;
[; ;pic18f452.h: 1246: unsigned nTX8 :1;
[; ;pic18f452.h: 1247: };
[; ;pic18f452.h: 1248: struct {
[; ;pic18f452.h: 1249: unsigned :2;
[; ;pic18f452.h: 1250: unsigned BRGH1 :1;
[; ;pic18f452.h: 1251: };
[; ;pic18f452.h: 1252: struct {
[; ;pic18f452.h: 1253: unsigned :7;
[; ;pic18f452.h: 1254: unsigned CSRC1 :1;
[; ;pic18f452.h: 1255: };
[; ;pic18f452.h: 1256: struct {
[; ;pic18f452.h: 1257: unsigned :4;
[; ;pic18f452.h: 1258: unsigned SYNC1 :1;
[; ;pic18f452.h: 1259: };
[; ;pic18f452.h: 1260: struct {
[; ;pic18f452.h: 1261: unsigned :1;
[; ;pic18f452.h: 1262: unsigned TRMT1 :1;
[; ;pic18f452.h: 1263: };
[; ;pic18f452.h: 1264: struct {
[; ;pic18f452.h: 1265: unsigned :6;
[; ;pic18f452.h: 1266: unsigned TX91 :1;
[; ;pic18f452.h: 1267: };
[; ;pic18f452.h: 1268: struct {
[; ;pic18f452.h: 1269: unsigned TX9D1 :1;
[; ;pic18f452.h: 1270: };
[; ;pic18f452.h: 1271: struct {
[; ;pic18f452.h: 1272: unsigned :5;
[; ;pic18f452.h: 1273: unsigned TXEN1 :1;
[; ;pic18f452.h: 1274: };
[; ;pic18f452.h: 1275: } TXSTA1bits @ 0xFAC;
[; ;pic18f452.h: 1278: extern volatile unsigned char TXREG @ 0xFAD;
"1280
[; ;pic18f452.h: 1280: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f452.h: 1283: extern volatile unsigned char TXREG1 @ 0xFAD;
"1285
[; ;pic18f452.h: 1285: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f452.h: 1288: extern volatile union {
[; ;pic18f452.h: 1289: struct {
[; ;pic18f452.h: 1290: unsigned TXREG :8;
[; ;pic18f452.h: 1291: };
[; ;pic18f452.h: 1292: } TXREGbits @ 0xFAD;
[; ;pic18f452.h: 1294: extern volatile union {
[; ;pic18f452.h: 1295: struct {
[; ;pic18f452.h: 1296: unsigned TXREG :8;
[; ;pic18f452.h: 1297: };
[; ;pic18f452.h: 1298: } TXREG1bits @ 0xFAD;
[; ;pic18f452.h: 1301: extern volatile unsigned char RCREG @ 0xFAE;
"1303
[; ;pic18f452.h: 1303: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f452.h: 1306: extern volatile unsigned char RCREG1 @ 0xFAE;
"1308
[; ;pic18f452.h: 1308: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f452.h: 1311: extern volatile union {
[; ;pic18f452.h: 1312: struct {
[; ;pic18f452.h: 1313: unsigned RCREG :8;
[; ;pic18f452.h: 1314: };
[; ;pic18f452.h: 1315: } RCREGbits @ 0xFAE;
[; ;pic18f452.h: 1317: extern volatile union {
[; ;pic18f452.h: 1318: struct {
[; ;pic18f452.h: 1319: unsigned RCREG :8;
[; ;pic18f452.h: 1320: };
[; ;pic18f452.h: 1321: } RCREG1bits @ 0xFAE;
[; ;pic18f452.h: 1324: extern volatile unsigned char SPBRG @ 0xFAF;
"1326
[; ;pic18f452.h: 1326: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f452.h: 1329: extern volatile unsigned char SPBRG1 @ 0xFAF;
"1331
[; ;pic18f452.h: 1331: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f452.h: 1334: extern volatile union {
[; ;pic18f452.h: 1335: struct {
[; ;pic18f452.h: 1336: unsigned SPBRG :8;
[; ;pic18f452.h: 1337: };
[; ;pic18f452.h: 1338: } SPBRGbits @ 0xFAF;
[; ;pic18f452.h: 1340: extern volatile union {
[; ;pic18f452.h: 1341: struct {
[; ;pic18f452.h: 1342: unsigned SPBRG :8;
[; ;pic18f452.h: 1343: };
[; ;pic18f452.h: 1344: } SPBRG1bits @ 0xFAF;
[; ;pic18f452.h: 1347: extern volatile unsigned char T3CON @ 0xFB1;
"1349
[; ;pic18f452.h: 1349: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f452.h: 1352: extern volatile union {
[; ;pic18f452.h: 1353: struct {
[; ;pic18f452.h: 1354: unsigned :2;
[; ;pic18f452.h: 1355: unsigned NOT_T3SYNC :1;
[; ;pic18f452.h: 1356: };
[; ;pic18f452.h: 1357: struct {
[; ;pic18f452.h: 1358: unsigned TMR3ON :1;
[; ;pic18f452.h: 1359: unsigned TMR3CS :1;
[; ;pic18f452.h: 1360: unsigned nT3SYNC :1;
[; ;pic18f452.h: 1361: unsigned T3CCP1 :1;
[; ;pic18f452.h: 1362: unsigned T3CKPS :2;
[; ;pic18f452.h: 1363: unsigned T3CCP2 :1;
[; ;pic18f452.h: 1364: unsigned RD16 :1;
[; ;pic18f452.h: 1365: };
[; ;pic18f452.h: 1366: struct {
[; ;pic18f452.h: 1367: unsigned :2;
[; ;pic18f452.h: 1368: unsigned T3SYNC :1;
[; ;pic18f452.h: 1369: unsigned :1;
[; ;pic18f452.h: 1370: unsigned T3CKPS0 :1;
[; ;pic18f452.h: 1371: unsigned T3CKPS1 :1;
[; ;pic18f452.h: 1372: };
[; ;pic18f452.h: 1373: struct {
[; ;pic18f452.h: 1374: unsigned :2;
[; ;pic18f452.h: 1375: unsigned T3INSYNC :1;
[; ;pic18f452.h: 1376: };
[; ;pic18f452.h: 1377: struct {
[; ;pic18f452.h: 1378: unsigned :7;
[; ;pic18f452.h: 1379: unsigned RD163 :1;
[; ;pic18f452.h: 1380: };
[; ;pic18f452.h: 1381: struct {
[; ;pic18f452.h: 1382: unsigned :3;
[; ;pic18f452.h: 1383: unsigned SOSCEN3 :1;
[; ;pic18f452.h: 1384: };
[; ;pic18f452.h: 1385: struct {
[; ;pic18f452.h: 1386: unsigned :7;
[; ;pic18f452.h: 1387: unsigned T3RD16 :1;
[; ;pic18f452.h: 1388: };
[; ;pic18f452.h: 1389: } T3CONbits @ 0xFB1;
[; ;pic18f452.h: 1392: extern volatile unsigned short TMR3 @ 0xFB2;
"1394
[; ;pic18f452.h: 1394: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f452.h: 1397: extern volatile union {
[; ;pic18f452.h: 1398: struct {
[; ;pic18f452.h: 1399: unsigned TMR3 :16;
[; ;pic18f452.h: 1400: };
[; ;pic18f452.h: 1401: } TMR3bits @ 0xFB2;
[; ;pic18f452.h: 1404: extern volatile unsigned char TMR3L @ 0xFB2;
"1406
[; ;pic18f452.h: 1406: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f452.h: 1409: extern volatile union {
[; ;pic18f452.h: 1410: struct {
[; ;pic18f452.h: 1411: unsigned TMR3L :8;
[; ;pic18f452.h: 1412: };
[; ;pic18f452.h: 1413: } TMR3Lbits @ 0xFB2;
[; ;pic18f452.h: 1416: extern volatile unsigned char TMR3H @ 0xFB3;
"1418
[; ;pic18f452.h: 1418: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f452.h: 1421: extern volatile union {
[; ;pic18f452.h: 1422: struct {
[; ;pic18f452.h: 1423: unsigned TMR3H :8;
[; ;pic18f452.h: 1424: };
[; ;pic18f452.h: 1425: } TMR3Hbits @ 0xFB3;
[; ;pic18f452.h: 1428: extern volatile unsigned char CCP2CON @ 0xFBA;
"1430
[; ;pic18f452.h: 1430: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f452.h: 1433: extern volatile union {
[; ;pic18f452.h: 1434: struct {
[; ;pic18f452.h: 1435: unsigned CCP2M :4;
[; ;pic18f452.h: 1436: unsigned DC2B :2;
[; ;pic18f452.h: 1437: };
[; ;pic18f452.h: 1438: struct {
[; ;pic18f452.h: 1439: unsigned CCP2M0 :1;
[; ;pic18f452.h: 1440: unsigned CCP2M1 :1;
[; ;pic18f452.h: 1441: unsigned CCP2M2 :1;
[; ;pic18f452.h: 1442: unsigned CCP2M3 :1;
[; ;pic18f452.h: 1443: unsigned DC2B0 :1;
[; ;pic18f452.h: 1444: unsigned DC2B1 :1;
[; ;pic18f452.h: 1445: };
[; ;pic18f452.h: 1446: struct {
[; ;pic18f452.h: 1447: unsigned :4;
[; ;pic18f452.h: 1448: unsigned CCP2Y :1;
[; ;pic18f452.h: 1449: unsigned CCP2X :1;
[; ;pic18f452.h: 1450: };
[; ;pic18f452.h: 1451: struct {
[; ;pic18f452.h: 1452: unsigned :5;
[; ;pic18f452.h: 1453: unsigned DCCPX :1;
[; ;pic18f452.h: 1454: };
[; ;pic18f452.h: 1455: } CCP2CONbits @ 0xFBA;
[; ;pic18f452.h: 1458: extern volatile unsigned short CCPR2 @ 0xFBB;
"1460
[; ;pic18f452.h: 1460: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f452.h: 1463: extern volatile union {
[; ;pic18f452.h: 1464: struct {
[; ;pic18f452.h: 1465: unsigned CCPR2 :16;
[; ;pic18f452.h: 1466: };
[; ;pic18f452.h: 1467: } CCPR2bits @ 0xFBB;
[; ;pic18f452.h: 1470: extern volatile unsigned char CCPR2L @ 0xFBB;
"1472
[; ;pic18f452.h: 1472: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f452.h: 1475: extern volatile union {
[; ;pic18f452.h: 1476: struct {
[; ;pic18f452.h: 1477: unsigned CCPR2L :8;
[; ;pic18f452.h: 1478: };
[; ;pic18f452.h: 1479: } CCPR2Lbits @ 0xFBB;
[; ;pic18f452.h: 1482: extern volatile unsigned char CCPR2H @ 0xFBC;
"1484
[; ;pic18f452.h: 1484: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f452.h: 1487: extern volatile union {
[; ;pic18f452.h: 1488: struct {
[; ;pic18f452.h: 1489: unsigned CCPR2H :8;
[; ;pic18f452.h: 1490: };
[; ;pic18f452.h: 1491: } CCPR2Hbits @ 0xFBC;
[; ;pic18f452.h: 1494: extern volatile unsigned char CCP1CON @ 0xFBD;
"1496
[; ;pic18f452.h: 1496: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f452.h: 1499: extern volatile union {
[; ;pic18f452.h: 1500: struct {
[; ;pic18f452.h: 1501: unsigned CCP1M :4;
[; ;pic18f452.h: 1502: unsigned DC1B :2;
[; ;pic18f452.h: 1503: };
[; ;pic18f452.h: 1504: struct {
[; ;pic18f452.h: 1505: unsigned CCP1M0 :1;
[; ;pic18f452.h: 1506: unsigned CCP1M1 :1;
[; ;pic18f452.h: 1507: unsigned CCP1M2 :1;
[; ;pic18f452.h: 1508: unsigned CCP1M3 :1;
[; ;pic18f452.h: 1509: unsigned DC1B0 :1;
[; ;pic18f452.h: 1510: unsigned DC1B1 :1;
[; ;pic18f452.h: 1511: };
[; ;pic18f452.h: 1512: struct {
[; ;pic18f452.h: 1513: unsigned :4;
[; ;pic18f452.h: 1514: unsigned CCP1Y :1;
[; ;pic18f452.h: 1515: unsigned CCP1X :1;
[; ;pic18f452.h: 1516: };
[; ;pic18f452.h: 1517: } CCP1CONbits @ 0xFBD;
[; ;pic18f452.h: 1520: extern volatile unsigned short CCPR1 @ 0xFBE;
"1522
[; ;pic18f452.h: 1522: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f452.h: 1525: extern volatile union {
[; ;pic18f452.h: 1526: struct {
[; ;pic18f452.h: 1527: unsigned CCPR1 :16;
[; ;pic18f452.h: 1528: };
[; ;pic18f452.h: 1529: } CCPR1bits @ 0xFBE;
[; ;pic18f452.h: 1532: extern volatile unsigned char CCPR1L @ 0xFBE;
"1534
[; ;pic18f452.h: 1534: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f452.h: 1537: extern volatile union {
[; ;pic18f452.h: 1538: struct {
[; ;pic18f452.h: 1539: unsigned CCPR1L :8;
[; ;pic18f452.h: 1540: };
[; ;pic18f452.h: 1541: } CCPR1Lbits @ 0xFBE;
[; ;pic18f452.h: 1544: extern volatile unsigned char CCPR1H @ 0xFBF;
"1546
[; ;pic18f452.h: 1546: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f452.h: 1549: extern volatile union {
[; ;pic18f452.h: 1550: struct {
[; ;pic18f452.h: 1551: unsigned CCPR1H :8;
[; ;pic18f452.h: 1552: };
[; ;pic18f452.h: 1553: } CCPR1Hbits @ 0xFBF;
[; ;pic18f452.h: 1556: extern volatile unsigned char ADCON1 @ 0xFC1;
"1558
[; ;pic18f452.h: 1558: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f452.h: 1561: extern volatile union {
[; ;pic18f452.h: 1562: struct {
[; ;pic18f452.h: 1563: unsigned PCFG :4;
[; ;pic18f452.h: 1564: unsigned :2;
[; ;pic18f452.h: 1565: unsigned ADCS2 :1;
[; ;pic18f452.h: 1566: unsigned ADFM :1;
[; ;pic18f452.h: 1567: };
[; ;pic18f452.h: 1568: struct {
[; ;pic18f452.h: 1569: unsigned PCFG0 :1;
[; ;pic18f452.h: 1570: unsigned PCFG1 :1;
[; ;pic18f452.h: 1571: unsigned PCFG2 :1;
[; ;pic18f452.h: 1572: unsigned PCFG3 :1;
[; ;pic18f452.h: 1573: };
[; ;pic18f452.h: 1574: struct {
[; ;pic18f452.h: 1575: unsigned :3;
[; ;pic18f452.h: 1576: unsigned CHSN3 :1;
[; ;pic18f452.h: 1577: };
[; ;pic18f452.h: 1578: } ADCON1bits @ 0xFC1;
[; ;pic18f452.h: 1581: extern volatile unsigned char ADCON0 @ 0xFC2;
"1583
[; ;pic18f452.h: 1583: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f452.h: 1586: extern volatile union {
[; ;pic18f452.h: 1587: struct {
[; ;pic18f452.h: 1588: unsigned :2;
[; ;pic18f452.h: 1589: unsigned GO_NOT_DONE :1;
[; ;pic18f452.h: 1590: };
[; ;pic18f452.h: 1591: struct {
[; ;pic18f452.h: 1592: unsigned ADON :1;
[; ;pic18f452.h: 1593: unsigned :1;
[; ;pic18f452.h: 1594: unsigned GO_nDONE :1;
[; ;pic18f452.h: 1595: unsigned CHS :3;
[; ;pic18f452.h: 1596: unsigned ADCS :2;
[; ;pic18f452.h: 1597: };
[; ;pic18f452.h: 1598: struct {
[; ;pic18f452.h: 1599: unsigned :2;
[; ;pic18f452.h: 1600: unsigned GO_NOT_DONE :1;
[; ;pic18f452.h: 1601: };
[; ;pic18f452.h: 1602: struct {
[; ;pic18f452.h: 1603: unsigned ADON :1;
[; ;pic18f452.h: 1604: unsigned :1;
[; ;pic18f452.h: 1605: unsigned GO_nDONE :1;
[; ;pic18f452.h: 1606: unsigned CHS :3;
[; ;pic18f452.h: 1607: unsigned ADCS :2;
[; ;pic18f452.h: 1608: };
[; ;pic18f452.h: 1609: struct {
[; ;pic18f452.h: 1610: unsigned :2;
[; ;pic18f452.h: 1611: unsigned GO :1;
[; ;pic18f452.h: 1612: unsigned CHS0 :1;
[; ;pic18f452.h: 1613: unsigned CHS1 :1;
[; ;pic18f452.h: 1614: unsigned CHS2 :1;
[; ;pic18f452.h: 1615: unsigned ADCS0 :1;
[; ;pic18f452.h: 1616: unsigned ADCS1 :1;
[; ;pic18f452.h: 1617: };
[; ;pic18f452.h: 1618: struct {
[; ;pic18f452.h: 1619: unsigned :2;
[; ;pic18f452.h: 1620: unsigned NOT_DONE :1;
[; ;pic18f452.h: 1621: };
[; ;pic18f452.h: 1622: struct {
[; ;pic18f452.h: 1623: unsigned :2;
[; ;pic18f452.h: 1624: unsigned nDONE :1;
[; ;pic18f452.h: 1625: };
[; ;pic18f452.h: 1626: struct {
[; ;pic18f452.h: 1627: unsigned :2;
[; ;pic18f452.h: 1628: unsigned DONE :1;
[; ;pic18f452.h: 1629: };
[; ;pic18f452.h: 1630: struct {
[; ;pic18f452.h: 1631: unsigned :2;
[; ;pic18f452.h: 1632: unsigned GO_DONE :1;
[; ;pic18f452.h: 1633: };
[; ;pic18f452.h: 1634: struct {
[; ;pic18f452.h: 1635: unsigned :7;
[; ;pic18f452.h: 1636: unsigned ADCAL :1;
[; ;pic18f452.h: 1637: };
[; ;pic18f452.h: 1638: struct {
[; ;pic18f452.h: 1639: unsigned :2;
[; ;pic18f452.h: 1640: unsigned GODONE :1;
[; ;pic18f452.h: 1641: };
[; ;pic18f452.h: 1642: } ADCON0bits @ 0xFC2;
[; ;pic18f452.h: 1645: extern volatile unsigned short ADRES @ 0xFC3;
"1647
[; ;pic18f452.h: 1647: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f452.h: 1650: extern volatile union {
[; ;pic18f452.h: 1651: struct {
[; ;pic18f452.h: 1652: unsigned ADRES :16;
[; ;pic18f452.h: 1653: };
[; ;pic18f452.h: 1654: } ADRESbits @ 0xFC3;
[; ;pic18f452.h: 1657: extern volatile unsigned char ADRESL @ 0xFC3;
"1659
[; ;pic18f452.h: 1659: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f452.h: 1662: extern volatile union {
[; ;pic18f452.h: 1663: struct {
[; ;pic18f452.h: 1664: unsigned ADRESL :8;
[; ;pic18f452.h: 1665: };
[; ;pic18f452.h: 1666: } ADRESLbits @ 0xFC3;
[; ;pic18f452.h: 1669: extern volatile unsigned char ADRESH @ 0xFC4;
"1671
[; ;pic18f452.h: 1671: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f452.h: 1674: extern volatile union {
[; ;pic18f452.h: 1675: struct {
[; ;pic18f452.h: 1676: unsigned ADRESH :8;
[; ;pic18f452.h: 1677: };
[; ;pic18f452.h: 1678: } ADRESHbits @ 0xFC4;
[; ;pic18f452.h: 1681: extern volatile unsigned char SSPCON2 @ 0xFC5;
"1683
[; ;pic18f452.h: 1683: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f452.h: 1686: extern volatile union {
[; ;pic18f452.h: 1687: struct {
[; ;pic18f452.h: 1688: unsigned SEN :1;
[; ;pic18f452.h: 1689: unsigned RSEN :1;
[; ;pic18f452.h: 1690: unsigned PEN :1;
[; ;pic18f452.h: 1691: unsigned RCEN :1;
[; ;pic18f452.h: 1692: unsigned ACKEN :1;
[; ;pic18f452.h: 1693: unsigned ACKDT :1;
[; ;pic18f452.h: 1694: unsigned ACKSTAT :1;
[; ;pic18f452.h: 1695: unsigned GCEN :1;
[; ;pic18f452.h: 1696: };
[; ;pic18f452.h: 1697: } SSPCON2bits @ 0xFC5;
[; ;pic18f452.h: 1700: extern volatile unsigned char SSPCON1 @ 0xFC6;
"1702
[; ;pic18f452.h: 1702: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f452.h: 1705: extern volatile union {
[; ;pic18f452.h: 1706: struct {
[; ;pic18f452.h: 1707: unsigned SSPM :4;
[; ;pic18f452.h: 1708: unsigned CKP :1;
[; ;pic18f452.h: 1709: unsigned SSPEN :1;
[; ;pic18f452.h: 1710: unsigned SSPOV :1;
[; ;pic18f452.h: 1711: unsigned WCOL :1;
[; ;pic18f452.h: 1712: };
[; ;pic18f452.h: 1713: struct {
[; ;pic18f452.h: 1714: unsigned SSPM0 :1;
[; ;pic18f452.h: 1715: unsigned SSPM1 :1;
[; ;pic18f452.h: 1716: unsigned SSPM2 :1;
[; ;pic18f452.h: 1717: unsigned SSPM3 :1;
[; ;pic18f452.h: 1718: };
[; ;pic18f452.h: 1719: } SSPCON1bits @ 0xFC6;
[; ;pic18f452.h: 1722: extern volatile unsigned char SSPSTAT @ 0xFC7;
"1724
[; ;pic18f452.h: 1724: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f452.h: 1727: extern volatile union {
[; ;pic18f452.h: 1728: struct {
[; ;pic18f452.h: 1729: unsigned :2;
[; ;pic18f452.h: 1730: unsigned R_NOT_W :1;
[; ;pic18f452.h: 1731: };
[; ;pic18f452.h: 1732: struct {
[; ;pic18f452.h: 1733: unsigned :5;
[; ;pic18f452.h: 1734: unsigned D_NOT_A :1;
[; ;pic18f452.h: 1735: };
[; ;pic18f452.h: 1736: struct {
[; ;pic18f452.h: 1737: unsigned BF :1;
[; ;pic18f452.h: 1738: unsigned UA :1;
[; ;pic18f452.h: 1739: unsigned R_nW :1;
[; ;pic18f452.h: 1740: unsigned S :1;
[; ;pic18f452.h: 1741: unsigned P :1;
[; ;pic18f452.h: 1742: unsigned D_nA :1;
[; ;pic18f452.h: 1743: unsigned CKE :1;
[; ;pic18f452.h: 1744: unsigned SMP :1;
[; ;pic18f452.h: 1745: };
[; ;pic18f452.h: 1746: struct {
[; ;pic18f452.h: 1747: unsigned :2;
[; ;pic18f452.h: 1748: unsigned R_NOT_W :1;
[; ;pic18f452.h: 1749: };
[; ;pic18f452.h: 1750: struct {
[; ;pic18f452.h: 1751: unsigned :5;
[; ;pic18f452.h: 1752: unsigned D_NOT_A :1;
[; ;pic18f452.h: 1753: };
[; ;pic18f452.h: 1754: struct {
[; ;pic18f452.h: 1755: unsigned BF :1;
[; ;pic18f452.h: 1756: unsigned UA :1;
[; ;pic18f452.h: 1757: unsigned R_nW :1;
[; ;pic18f452.h: 1758: unsigned S :1;
[; ;pic18f452.h: 1759: unsigned P :1;
[; ;pic18f452.h: 1760: unsigned D_nA :1;
[; ;pic18f452.h: 1761: unsigned CKE :1;
[; ;pic18f452.h: 1762: unsigned SMP :1;
[; ;pic18f452.h: 1763: };
[; ;pic18f452.h: 1764: struct {
[; ;pic18f452.h: 1765: unsigned :2;
[; ;pic18f452.h: 1766: unsigned I2C_READ :1;
[; ;pic18f452.h: 1767: unsigned I2C_START :1;
[; ;pic18f452.h: 1768: unsigned I2C_STOP :1;
[; ;pic18f452.h: 1769: unsigned I2C_DATA :1;
[; ;pic18f452.h: 1770: };
[; ;pic18f452.h: 1771: struct {
[; ;pic18f452.h: 1772: unsigned :2;
[; ;pic18f452.h: 1773: unsigned R :1;
[; ;pic18f452.h: 1774: unsigned :2;
[; ;pic18f452.h: 1775: unsigned D :1;
[; ;pic18f452.h: 1776: };
[; ;pic18f452.h: 1777: struct {
[; ;pic18f452.h: 1778: unsigned :2;
[; ;pic18f452.h: 1779: unsigned READ_WRITE :1;
[; ;pic18f452.h: 1780: unsigned :2;
[; ;pic18f452.h: 1781: unsigned DATA_ADDRESS :1;
[; ;pic18f452.h: 1782: };
[; ;pic18f452.h: 1783: struct {
[; ;pic18f452.h: 1784: unsigned :2;
[; ;pic18f452.h: 1785: unsigned NOT_WRITE :1;
[; ;pic18f452.h: 1786: };
[; ;pic18f452.h: 1787: struct {
[; ;pic18f452.h: 1788: unsigned :5;
[; ;pic18f452.h: 1789: unsigned NOT_ADDRESS :1;
[; ;pic18f452.h: 1790: };
[; ;pic18f452.h: 1791: struct {
[; ;pic18f452.h: 1792: unsigned :2;
[; ;pic18f452.h: 1793: unsigned nWRITE :1;
[; ;pic18f452.h: 1794: unsigned :2;
[; ;pic18f452.h: 1795: unsigned nADDRESS :1;
[; ;pic18f452.h: 1796: };
[; ;pic18f452.h: 1797: struct {
[; ;pic18f452.h: 1798: unsigned :2;
[; ;pic18f452.h: 1799: unsigned nW :1;
[; ;pic18f452.h: 1800: unsigned :2;
[; ;pic18f452.h: 1801: unsigned nA :1;
[; ;pic18f452.h: 1802: };
[; ;pic18f452.h: 1803: struct {
[; ;pic18f452.h: 1804: unsigned :2;
[; ;pic18f452.h: 1805: unsigned R_W :1;
[; ;pic18f452.h: 1806: unsigned :2;
[; ;pic18f452.h: 1807: unsigned D_A :1;
[; ;pic18f452.h: 1808: };
[; ;pic18f452.h: 1809: struct {
[; ;pic18f452.h: 1810: unsigned :5;
[; ;pic18f452.h: 1811: unsigned I2C_DAT :1;
[; ;pic18f452.h: 1812: };
[; ;pic18f452.h: 1813: struct {
[; ;pic18f452.h: 1814: unsigned :5;
[; ;pic18f452.h: 1815: unsigned DA :1;
[; ;pic18f452.h: 1816: };
[; ;pic18f452.h: 1817: struct {
[; ;pic18f452.h: 1818: unsigned :2;
[; ;pic18f452.h: 1819: unsigned RW :1;
[; ;pic18f452.h: 1820: };
[; ;pic18f452.h: 1821: struct {
[; ;pic18f452.h: 1822: unsigned :3;
[; ;pic18f452.h: 1823: unsigned START :1;
[; ;pic18f452.h: 1824: };
[; ;pic18f452.h: 1825: struct {
[; ;pic18f452.h: 1826: unsigned :4;
[; ;pic18f452.h: 1827: unsigned STOP :1;
[; ;pic18f452.h: 1828: };
[; ;pic18f452.h: 1829: struct {
[; ;pic18f452.h: 1830: unsigned :2;
[; ;pic18f452.h: 1831: unsigned NOT_W :1;
[; ;pic18f452.h: 1832: };
[; ;pic18f452.h: 1833: struct {
[; ;pic18f452.h: 1834: unsigned :5;
[; ;pic18f452.h: 1835: unsigned NOT_A :1;
[; ;pic18f452.h: 1836: };
[; ;pic18f452.h: 1837: } SSPSTATbits @ 0xFC7;
[; ;pic18f452.h: 1840: extern volatile unsigned char SSPADD @ 0xFC8;
"1842
[; ;pic18f452.h: 1842: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f452.h: 1845: extern volatile union {
[; ;pic18f452.h: 1846: struct {
[; ;pic18f452.h: 1847: unsigned SSPADD :8;
[; ;pic18f452.h: 1848: };
[; ;pic18f452.h: 1849: } SSPADDbits @ 0xFC8;
[; ;pic18f452.h: 1852: extern volatile unsigned char SSPBUF @ 0xFC9;
"1854
[; ;pic18f452.h: 1854: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f452.h: 1857: extern volatile union {
[; ;pic18f452.h: 1858: struct {
[; ;pic18f452.h: 1859: unsigned SSPBUF :8;
[; ;pic18f452.h: 1860: };
[; ;pic18f452.h: 1861: } SSPBUFbits @ 0xFC9;
[; ;pic18f452.h: 1864: extern volatile unsigned char T2CON @ 0xFCA;
"1866
[; ;pic18f452.h: 1866: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f452.h: 1869: extern volatile union {
[; ;pic18f452.h: 1870: struct {
[; ;pic18f452.h: 1871: unsigned T2CKPS :2;
[; ;pic18f452.h: 1872: unsigned TMR2ON :1;
[; ;pic18f452.h: 1873: unsigned TOUTPS :4;
[; ;pic18f452.h: 1874: };
[; ;pic18f452.h: 1875: struct {
[; ;pic18f452.h: 1876: unsigned T2CKPS0 :1;
[; ;pic18f452.h: 1877: unsigned T2CKPS1 :1;
[; ;pic18f452.h: 1878: unsigned :1;
[; ;pic18f452.h: 1879: unsigned TOUTPS0 :1;
[; ;pic18f452.h: 1880: unsigned TOUTPS1 :1;
[; ;pic18f452.h: 1881: unsigned TOUTPS2 :1;
[; ;pic18f452.h: 1882: unsigned TOUTPS3 :1;
[; ;pic18f452.h: 1883: };
[; ;pic18f452.h: 1884: } T2CONbits @ 0xFCA;
[; ;pic18f452.h: 1887: extern volatile unsigned char PR2 @ 0xFCB;
"1889
[; ;pic18f452.h: 1889: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f452.h: 1892: extern volatile unsigned char MEMCON @ 0xFCB;
"1894
[; ;pic18f452.h: 1894: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f452.h: 1897: extern volatile union {
[; ;pic18f452.h: 1898: struct {
[; ;pic18f452.h: 1899: unsigned PR2 :8;
[; ;pic18f452.h: 1900: };
[; ;pic18f452.h: 1901: } PR2bits @ 0xFCB;
[; ;pic18f452.h: 1903: extern volatile union {
[; ;pic18f452.h: 1904: struct {
[; ;pic18f452.h: 1905: unsigned PR2 :8;
[; ;pic18f452.h: 1906: };
[; ;pic18f452.h: 1907: } MEMCONbits @ 0xFCB;
[; ;pic18f452.h: 1910: extern volatile unsigned char TMR2 @ 0xFCC;
"1912
[; ;pic18f452.h: 1912: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f452.h: 1915: extern volatile union {
[; ;pic18f452.h: 1916: struct {
[; ;pic18f452.h: 1917: unsigned TMR2 :8;
[; ;pic18f452.h: 1918: };
[; ;pic18f452.h: 1919: } TMR2bits @ 0xFCC;
[; ;pic18f452.h: 1922: extern volatile unsigned char T1CON @ 0xFCD;
"1924
[; ;pic18f452.h: 1924: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f452.h: 1927: extern volatile union {
[; ;pic18f452.h: 1928: struct {
[; ;pic18f452.h: 1929: unsigned :2;
[; ;pic18f452.h: 1930: unsigned NOT_T1SYNC :1;
[; ;pic18f452.h: 1931: };
[; ;pic18f452.h: 1932: struct {
[; ;pic18f452.h: 1933: unsigned TMR1ON :1;
[; ;pic18f452.h: 1934: unsigned TMR1CS :1;
[; ;pic18f452.h: 1935: unsigned nT1SYNC :1;
[; ;pic18f452.h: 1936: unsigned T1OSCEN :1;
[; ;pic18f452.h: 1937: unsigned T1CKPS :2;
[; ;pic18f452.h: 1938: unsigned :1;
[; ;pic18f452.h: 1939: unsigned RD16 :1;
[; ;pic18f452.h: 1940: };
[; ;pic18f452.h: 1941: struct {
[; ;pic18f452.h: 1942: unsigned :2;
[; ;pic18f452.h: 1943: unsigned T1SYNC :1;
[; ;pic18f452.h: 1944: unsigned :1;
[; ;pic18f452.h: 1945: unsigned T1CKPS0 :1;
[; ;pic18f452.h: 1946: unsigned T1CKPS1 :1;
[; ;pic18f452.h: 1947: };
[; ;pic18f452.h: 1948: struct {
[; ;pic18f452.h: 1949: unsigned :2;
[; ;pic18f452.h: 1950: unsigned T1INSYNC :1;
[; ;pic18f452.h: 1951: };
[; ;pic18f452.h: 1952: struct {
[; ;pic18f452.h: 1953: unsigned :3;
[; ;pic18f452.h: 1954: unsigned SOSCEN :1;
[; ;pic18f452.h: 1955: };
[; ;pic18f452.h: 1956: struct {
[; ;pic18f452.h: 1957: unsigned :7;
[; ;pic18f452.h: 1958: unsigned T1RD16 :1;
[; ;pic18f452.h: 1959: };
[; ;pic18f452.h: 1960: } T1CONbits @ 0xFCD;
[; ;pic18f452.h: 1963: extern volatile unsigned short TMR1 @ 0xFCE;
"1965
[; ;pic18f452.h: 1965: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f452.h: 1968: extern volatile union {
[; ;pic18f452.h: 1969: struct {
[; ;pic18f452.h: 1970: unsigned TMR1 :16;
[; ;pic18f452.h: 1971: };
[; ;pic18f452.h: 1972: } TMR1bits @ 0xFCE;
[; ;pic18f452.h: 1975: extern volatile unsigned char TMR1L @ 0xFCE;
"1977
[; ;pic18f452.h: 1977: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f452.h: 1980: extern volatile union {
[; ;pic18f452.h: 1981: struct {
[; ;pic18f452.h: 1982: unsigned TMR1L :8;
[; ;pic18f452.h: 1983: };
[; ;pic18f452.h: 1984: } TMR1Lbits @ 0xFCE;
[; ;pic18f452.h: 1987: extern volatile unsigned char TMR1H @ 0xFCF;
"1989
[; ;pic18f452.h: 1989: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f452.h: 1992: extern volatile union {
[; ;pic18f452.h: 1993: struct {
[; ;pic18f452.h: 1994: unsigned TMR1H :8;
[; ;pic18f452.h: 1995: };
[; ;pic18f452.h: 1996: } TMR1Hbits @ 0xFCF;
[; ;pic18f452.h: 1999: extern volatile unsigned char RCON @ 0xFD0;
"2001
[; ;pic18f452.h: 2001: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f452.h: 2004: extern volatile union {
[; ;pic18f452.h: 2005: struct {
[; ;pic18f452.h: 2006: unsigned NOT_BOR :1;
[; ;pic18f452.h: 2007: };
[; ;pic18f452.h: 2008: struct {
[; ;pic18f452.h: 2009: unsigned :1;
[; ;pic18f452.h: 2010: unsigned NOT_POR :1;
[; ;pic18f452.h: 2011: };
[; ;pic18f452.h: 2012: struct {
[; ;pic18f452.h: 2013: unsigned :2;
[; ;pic18f452.h: 2014: unsigned NOT_PD :1;
[; ;pic18f452.h: 2015: };
[; ;pic18f452.h: 2016: struct {
[; ;pic18f452.h: 2017: unsigned :3;
[; ;pic18f452.h: 2018: unsigned NOT_TO :1;
[; ;pic18f452.h: 2019: };
[; ;pic18f452.h: 2020: struct {
[; ;pic18f452.h: 2021: unsigned :4;
[; ;pic18f452.h: 2022: unsigned NOT_RI :1;
[; ;pic18f452.h: 2023: };
[; ;pic18f452.h: 2024: struct {
[; ;pic18f452.h: 2025: unsigned nBOR :1;
[; ;pic18f452.h: 2026: unsigned nPOR :1;
[; ;pic18f452.h: 2027: unsigned nPD :1;
[; ;pic18f452.h: 2028: unsigned nTO :1;
[; ;pic18f452.h: 2029: unsigned nRI :1;
[; ;pic18f452.h: 2030: unsigned :2;
[; ;pic18f452.h: 2031: unsigned IPEN :1;
[; ;pic18f452.h: 2032: };
[; ;pic18f452.h: 2033: struct {
[; ;pic18f452.h: 2034: unsigned :7;
[; ;pic18f452.h: 2035: unsigned NOT_IPEN :1;
[; ;pic18f452.h: 2036: };
[; ;pic18f452.h: 2037: struct {
[; ;pic18f452.h: 2038: unsigned BOR :1;
[; ;pic18f452.h: 2039: unsigned POR :1;
[; ;pic18f452.h: 2040: unsigned PD :1;
[; ;pic18f452.h: 2041: unsigned TO :1;
[; ;pic18f452.h: 2042: unsigned RI :1;
[; ;pic18f452.h: 2043: unsigned :2;
[; ;pic18f452.h: 2044: unsigned nIPEN :1;
[; ;pic18f452.h: 2045: };
[; ;pic18f452.h: 2046: } RCONbits @ 0xFD0;
[; ;pic18f452.h: 2049: extern volatile unsigned char WDTCON @ 0xFD1;
"2051
[; ;pic18f452.h: 2051: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f452.h: 2054: extern volatile union {
[; ;pic18f452.h: 2055: struct {
[; ;pic18f452.h: 2056: unsigned SWDTEN :1;
[; ;pic18f452.h: 2057: };
[; ;pic18f452.h: 2058: struct {
[; ;pic18f452.h: 2059: unsigned SWDTE :1;
[; ;pic18f452.h: 2060: };
[; ;pic18f452.h: 2061: } WDTCONbits @ 0xFD1;
[; ;pic18f452.h: 2064: extern volatile unsigned char LVDCON @ 0xFD2;
"2066
[; ;pic18f452.h: 2066: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f452.h: 2069: extern volatile union {
[; ;pic18f452.h: 2070: struct {
[; ;pic18f452.h: 2071: unsigned LVDL :4;
[; ;pic18f452.h: 2072: unsigned LVDEN :1;
[; ;pic18f452.h: 2073: unsigned IRVST :1;
[; ;pic18f452.h: 2074: };
[; ;pic18f452.h: 2075: struct {
[; ;pic18f452.h: 2076: unsigned LVDL0 :1;
[; ;pic18f452.h: 2077: unsigned LVDL1 :1;
[; ;pic18f452.h: 2078: unsigned LVDL2 :1;
[; ;pic18f452.h: 2079: unsigned LVDL3 :1;
[; ;pic18f452.h: 2080: };
[; ;pic18f452.h: 2081: } LVDCONbits @ 0xFD2;
[; ;pic18f452.h: 2084: extern volatile unsigned char OSCCON @ 0xFD3;
"2086
[; ;pic18f452.h: 2086: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f452.h: 2089: extern volatile union {
[; ;pic18f452.h: 2090: struct {
[; ;pic18f452.h: 2091: unsigned SCS :1;
[; ;pic18f452.h: 2092: };
[; ;pic18f452.h: 2093: } OSCCONbits @ 0xFD3;
[; ;pic18f452.h: 2096: extern volatile unsigned char T0CON @ 0xFD5;
"2098
[; ;pic18f452.h: 2098: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f452.h: 2101: extern volatile union {
[; ;pic18f452.h: 2102: struct {
[; ;pic18f452.h: 2103: unsigned T0PS :3;
[; ;pic18f452.h: 2104: unsigned PSA :1;
[; ;pic18f452.h: 2105: unsigned T0SE :1;
[; ;pic18f452.h: 2106: unsigned T0CS :1;
[; ;pic18f452.h: 2107: unsigned T08BIT :1;
[; ;pic18f452.h: 2108: unsigned TMR0ON :1;
[; ;pic18f452.h: 2109: };
[; ;pic18f452.h: 2110: struct {
[; ;pic18f452.h: 2111: unsigned T0PS0 :1;
[; ;pic18f452.h: 2112: unsigned T0PS1 :1;
[; ;pic18f452.h: 2113: unsigned T0PS2 :1;
[; ;pic18f452.h: 2114: };
[; ;pic18f452.h: 2115: } T0CONbits @ 0xFD5;
[; ;pic18f452.h: 2118: extern volatile unsigned short TMR0 @ 0xFD6;
"2120
[; ;pic18f452.h: 2120: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f452.h: 2123: extern volatile union {
[; ;pic18f452.h: 2124: struct {
[; ;pic18f452.h: 2125: unsigned TMR0 :16;
[; ;pic18f452.h: 2126: };
[; ;pic18f452.h: 2127: } TMR0bits @ 0xFD6;
[; ;pic18f452.h: 2130: extern volatile unsigned char TMR0L @ 0xFD6;
"2132
[; ;pic18f452.h: 2132: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f452.h: 2135: extern volatile union {
[; ;pic18f452.h: 2136: struct {
[; ;pic18f452.h: 2137: unsigned TMR0L :8;
[; ;pic18f452.h: 2138: };
[; ;pic18f452.h: 2139: } TMR0Lbits @ 0xFD6;
[; ;pic18f452.h: 2142: extern volatile unsigned char TMR0H @ 0xFD7;
"2144
[; ;pic18f452.h: 2144: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f452.h: 2147: extern volatile union {
[; ;pic18f452.h: 2148: struct {
[; ;pic18f452.h: 2149: unsigned TMR0H :8;
[; ;pic18f452.h: 2150: };
[; ;pic18f452.h: 2151: } TMR0Hbits @ 0xFD7;
[; ;pic18f452.h: 2154: extern volatile unsigned char STATUS @ 0xFD8;
"2156
[; ;pic18f452.h: 2156: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f452.h: 2159: extern volatile union {
[; ;pic18f452.h: 2160: struct {
[; ;pic18f452.h: 2161: unsigned C :1;
[; ;pic18f452.h: 2162: unsigned DC :1;
[; ;pic18f452.h: 2163: unsigned Z :1;
[; ;pic18f452.h: 2164: unsigned OV :1;
[; ;pic18f452.h: 2165: unsigned N :1;
[; ;pic18f452.h: 2166: };
[; ;pic18f452.h: 2167: struct {
[; ;pic18f452.h: 2168: unsigned CARRY :1;
[; ;pic18f452.h: 2169: };
[; ;pic18f452.h: 2170: struct {
[; ;pic18f452.h: 2171: unsigned :4;
[; ;pic18f452.h: 2172: unsigned NEGATIVE :1;
[; ;pic18f452.h: 2173: };
[; ;pic18f452.h: 2174: struct {
[; ;pic18f452.h: 2175: unsigned :3;
[; ;pic18f452.h: 2176: unsigned OVERFLOW :1;
[; ;pic18f452.h: 2177: };
[; ;pic18f452.h: 2178: struct {
[; ;pic18f452.h: 2179: unsigned :2;
[; ;pic18f452.h: 2180: unsigned ZERO :1;
[; ;pic18f452.h: 2181: };
[; ;pic18f452.h: 2182: } STATUSbits @ 0xFD8;
[; ;pic18f452.h: 2185: extern volatile unsigned short FSR2 @ 0xFD9;
"2187
[; ;pic18f452.h: 2187: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f452.h: 2190: extern volatile union {
[; ;pic18f452.h: 2191: struct {
[; ;pic18f452.h: 2192: unsigned FSR2 :12;
[; ;pic18f452.h: 2193: };
[; ;pic18f452.h: 2194: } FSR2bits @ 0xFD9;
[; ;pic18f452.h: 2197: extern volatile unsigned char FSR2L @ 0xFD9;
"2199
[; ;pic18f452.h: 2199: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f452.h: 2202: extern volatile union {
[; ;pic18f452.h: 2203: struct {
[; ;pic18f452.h: 2204: unsigned FSR2L :8;
[; ;pic18f452.h: 2205: };
[; ;pic18f452.h: 2206: } FSR2Lbits @ 0xFD9;
[; ;pic18f452.h: 2209: extern volatile unsigned char FSR2H @ 0xFDA;
"2211
[; ;pic18f452.h: 2211: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f452.h: 2214: extern volatile union {
[; ;pic18f452.h: 2215: struct {
[; ;pic18f452.h: 2216: unsigned FSR2H :4;
[; ;pic18f452.h: 2217: };
[; ;pic18f452.h: 2218: } FSR2Hbits @ 0xFDA;
[; ;pic18f452.h: 2221: extern volatile unsigned char PLUSW2 @ 0xFDB;
"2223
[; ;pic18f452.h: 2223: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f452.h: 2226: extern volatile union {
[; ;pic18f452.h: 2227: struct {
[; ;pic18f452.h: 2228: unsigned PLUSW2 :8;
[; ;pic18f452.h: 2229: };
[; ;pic18f452.h: 2230: } PLUSW2bits @ 0xFDB;
[; ;pic18f452.h: 2233: extern volatile unsigned char PREINC2 @ 0xFDC;
"2235
[; ;pic18f452.h: 2235: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f452.h: 2238: extern volatile union {
[; ;pic18f452.h: 2239: struct {
[; ;pic18f452.h: 2240: unsigned PREINC2 :8;
[; ;pic18f452.h: 2241: };
[; ;pic18f452.h: 2242: } PREINC2bits @ 0xFDC;
[; ;pic18f452.h: 2245: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"2247
[; ;pic18f452.h: 2247: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f452.h: 2250: extern volatile union {
[; ;pic18f452.h: 2251: struct {
[; ;pic18f452.h: 2252: unsigned POSTDEC2 :8;
[; ;pic18f452.h: 2253: };
[; ;pic18f452.h: 2254: } POSTDEC2bits @ 0xFDD;
[; ;pic18f452.h: 2257: extern volatile unsigned char POSTINC2 @ 0xFDE;
"2259
[; ;pic18f452.h: 2259: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f452.h: 2262: extern volatile union {
[; ;pic18f452.h: 2263: struct {
[; ;pic18f452.h: 2264: unsigned POSTINC2 :8;
[; ;pic18f452.h: 2265: };
[; ;pic18f452.h: 2266: } POSTINC2bits @ 0xFDE;
[; ;pic18f452.h: 2269: extern volatile unsigned char INDF2 @ 0xFDF;
"2271
[; ;pic18f452.h: 2271: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f452.h: 2274: extern volatile union {
[; ;pic18f452.h: 2275: struct {
[; ;pic18f452.h: 2276: unsigned INDF2 :8;
[; ;pic18f452.h: 2277: };
[; ;pic18f452.h: 2278: } INDF2bits @ 0xFDF;
[; ;pic18f452.h: 2281: extern volatile unsigned char BSR @ 0xFE0;
"2283
[; ;pic18f452.h: 2283: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f452.h: 2286: extern volatile union {
[; ;pic18f452.h: 2287: struct {
[; ;pic18f452.h: 2288: unsigned BSR :4;
[; ;pic18f452.h: 2289: };
[; ;pic18f452.h: 2290: } BSRbits @ 0xFE0;
[; ;pic18f452.h: 2293: extern volatile unsigned short FSR1 @ 0xFE1;
"2295
[; ;pic18f452.h: 2295: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f452.h: 2298: extern volatile union {
[; ;pic18f452.h: 2299: struct {
[; ;pic18f452.h: 2300: unsigned FSR1 :12;
[; ;pic18f452.h: 2301: };
[; ;pic18f452.h: 2302: } FSR1bits @ 0xFE1;
[; ;pic18f452.h: 2305: extern volatile unsigned char FSR1L @ 0xFE1;
"2307
[; ;pic18f452.h: 2307: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f452.h: 2310: extern volatile union {
[; ;pic18f452.h: 2311: struct {
[; ;pic18f452.h: 2312: unsigned FSR1L :8;
[; ;pic18f452.h: 2313: };
[; ;pic18f452.h: 2314: } FSR1Lbits @ 0xFE1;
[; ;pic18f452.h: 2317: extern volatile unsigned char FSR1H @ 0xFE2;
"2319
[; ;pic18f452.h: 2319: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f452.h: 2322: extern volatile union {
[; ;pic18f452.h: 2323: struct {
[; ;pic18f452.h: 2324: unsigned FSR1H :4;
[; ;pic18f452.h: 2325: };
[; ;pic18f452.h: 2326: } FSR1Hbits @ 0xFE2;
[; ;pic18f452.h: 2329: extern volatile unsigned char PLUSW1 @ 0xFE3;
"2331
[; ;pic18f452.h: 2331: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f452.h: 2334: extern volatile union {
[; ;pic18f452.h: 2335: struct {
[; ;pic18f452.h: 2336: unsigned PLUSW1 :8;
[; ;pic18f452.h: 2337: };
[; ;pic18f452.h: 2338: } PLUSW1bits @ 0xFE3;
[; ;pic18f452.h: 2341: extern volatile unsigned char PREINC1 @ 0xFE4;
"2343
[; ;pic18f452.h: 2343: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f452.h: 2346: extern volatile union {
[; ;pic18f452.h: 2347: struct {
[; ;pic18f452.h: 2348: unsigned PREINC1 :8;
[; ;pic18f452.h: 2349: };
[; ;pic18f452.h: 2350: } PREINC1bits @ 0xFE4;
[; ;pic18f452.h: 2353: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"2355
[; ;pic18f452.h: 2355: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f452.h: 2358: extern volatile union {
[; ;pic18f452.h: 2359: struct {
[; ;pic18f452.h: 2360: unsigned POSTDEC1 :8;
[; ;pic18f452.h: 2361: };
[; ;pic18f452.h: 2362: } POSTDEC1bits @ 0xFE5;
[; ;pic18f452.h: 2365: extern volatile unsigned char POSTINC1 @ 0xFE6;
"2367
[; ;pic18f452.h: 2367: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f452.h: 2370: extern volatile union {
[; ;pic18f452.h: 2371: struct {
[; ;pic18f452.h: 2372: unsigned POSTINC1 :8;
[; ;pic18f452.h: 2373: };
[; ;pic18f452.h: 2374: } POSTINC1bits @ 0xFE6;
[; ;pic18f452.h: 2377: extern volatile unsigned char INDF1 @ 0xFE7;
"2379
[; ;pic18f452.h: 2379: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f452.h: 2382: extern volatile union {
[; ;pic18f452.h: 2383: struct {
[; ;pic18f452.h: 2384: unsigned INDF1 :8;
[; ;pic18f452.h: 2385: };
[; ;pic18f452.h: 2386: } INDF1bits @ 0xFE7;
[; ;pic18f452.h: 2389: extern volatile unsigned char WREG @ 0xFE8;
"2391
[; ;pic18f452.h: 2391: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f452.h: 2399: extern volatile union {
[; ;pic18f452.h: 2400: struct {
[; ;pic18f452.h: 2401: unsigned WREG :8;
[; ;pic18f452.h: 2402: };
[; ;pic18f452.h: 2403: } WREGbits @ 0xFE8;
[; ;pic18f452.h: 2405: extern volatile union {
[; ;pic18f452.h: 2406: struct {
[; ;pic18f452.h: 2407: unsigned WREG :8;
[; ;pic18f452.h: 2408: };
[; ;pic18f452.h: 2409: } Wbits @ 0xFE8;
[; ;pic18f452.h: 2412: extern volatile unsigned short FSR0 @ 0xFE9;
"2414
[; ;pic18f452.h: 2414: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f452.h: 2417: extern volatile union {
[; ;pic18f452.h: 2418: struct {
[; ;pic18f452.h: 2419: unsigned FSR0 :12;
[; ;pic18f452.h: 2420: };
[; ;pic18f452.h: 2421: } FSR0bits @ 0xFE9;
[; ;pic18f452.h: 2424: extern volatile unsigned char FSR0L @ 0xFE9;
"2426
[; ;pic18f452.h: 2426: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f452.h: 2429: extern volatile union {
[; ;pic18f452.h: 2430: struct {
[; ;pic18f452.h: 2431: unsigned FSR0L :8;
[; ;pic18f452.h: 2432: };
[; ;pic18f452.h: 2433: } FSR0Lbits @ 0xFE9;
[; ;pic18f452.h: 2436: extern volatile unsigned char FSR0H @ 0xFEA;
"2438
[; ;pic18f452.h: 2438: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f452.h: 2441: extern volatile union {
[; ;pic18f452.h: 2442: struct {
[; ;pic18f452.h: 2443: unsigned FSR0H :4;
[; ;pic18f452.h: 2444: };
[; ;pic18f452.h: 2445: } FSR0Hbits @ 0xFEA;
[; ;pic18f452.h: 2448: extern volatile unsigned char PLUSW0 @ 0xFEB;
"2450
[; ;pic18f452.h: 2450: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f452.h: 2453: extern volatile union {
[; ;pic18f452.h: 2454: struct {
[; ;pic18f452.h: 2455: unsigned PLUSW0 :8;
[; ;pic18f452.h: 2456: };
[; ;pic18f452.h: 2457: } PLUSW0bits @ 0xFEB;
[; ;pic18f452.h: 2460: extern volatile unsigned char PREINC0 @ 0xFEC;
"2462
[; ;pic18f452.h: 2462: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f452.h: 2465: extern volatile union {
[; ;pic18f452.h: 2466: struct {
[; ;pic18f452.h: 2467: unsigned PREINC0 :8;
[; ;pic18f452.h: 2468: };
[; ;pic18f452.h: 2469: } PREINC0bits @ 0xFEC;
[; ;pic18f452.h: 2472: extern volatile unsigned char POSTDEC0 @ 0xFED;
"2474
[; ;pic18f452.h: 2474: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f452.h: 2477: extern volatile union {
[; ;pic18f452.h: 2478: struct {
[; ;pic18f452.h: 2479: unsigned POSTDEC0 :8;
[; ;pic18f452.h: 2480: };
[; ;pic18f452.h: 2481: } POSTDEC0bits @ 0xFED;
[; ;pic18f452.h: 2484: extern volatile unsigned char POSTINC0 @ 0xFEE;
"2486
[; ;pic18f452.h: 2486: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f452.h: 2489: extern volatile union {
[; ;pic18f452.h: 2490: struct {
[; ;pic18f452.h: 2491: unsigned POSTINC0 :8;
[; ;pic18f452.h: 2492: };
[; ;pic18f452.h: 2493: } POSTINC0bits @ 0xFEE;
[; ;pic18f452.h: 2496: extern volatile unsigned char INDF0 @ 0xFEF;
"2498
[; ;pic18f452.h: 2498: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f452.h: 2501: extern volatile union {
[; ;pic18f452.h: 2502: struct {
[; ;pic18f452.h: 2503: unsigned INDF0 :8;
[; ;pic18f452.h: 2504: };
[; ;pic18f452.h: 2505: } INDF0bits @ 0xFEF;
[; ;pic18f452.h: 2508: extern volatile unsigned char INTCON3 @ 0xFF0;
"2510
[; ;pic18f452.h: 2510: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f452.h: 2513: extern volatile union {
[; ;pic18f452.h: 2514: struct {
[; ;pic18f452.h: 2515: unsigned INT1IF :1;
[; ;pic18f452.h: 2516: unsigned INT2IF :1;
[; ;pic18f452.h: 2517: unsigned :1;
[; ;pic18f452.h: 2518: unsigned INT1IE :1;
[; ;pic18f452.h: 2519: unsigned INT2IE :1;
[; ;pic18f452.h: 2520: unsigned :1;
[; ;pic18f452.h: 2521: unsigned INT1IP :1;
[; ;pic18f452.h: 2522: unsigned INT2IP :1;
[; ;pic18f452.h: 2523: };
[; ;pic18f452.h: 2524: struct {
[; ;pic18f452.h: 2525: unsigned INT1F :1;
[; ;pic18f452.h: 2526: unsigned INT2F :1;
[; ;pic18f452.h: 2527: unsigned :1;
[; ;pic18f452.h: 2528: unsigned INT1E :1;
[; ;pic18f452.h: 2529: unsigned INT2E :1;
[; ;pic18f452.h: 2530: unsigned :1;
[; ;pic18f452.h: 2531: unsigned INT1P :1;
[; ;pic18f452.h: 2532: unsigned INT2P :1;
[; ;pic18f452.h: 2533: };
[; ;pic18f452.h: 2534: } INTCON3bits @ 0xFF0;
[; ;pic18f452.h: 2537: extern volatile unsigned char INTCON2 @ 0xFF1;
"2539
[; ;pic18f452.h: 2539: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f452.h: 2542: extern volatile union {
[; ;pic18f452.h: 2543: struct {
[; ;pic18f452.h: 2544: unsigned :7;
[; ;pic18f452.h: 2545: unsigned NOT_RBPU :1;
[; ;pic18f452.h: 2546: };
[; ;pic18f452.h: 2547: struct {
[; ;pic18f452.h: 2548: unsigned RBIP :1;
[; ;pic18f452.h: 2549: unsigned :1;
[; ;pic18f452.h: 2550: unsigned TMR0IP :1;
[; ;pic18f452.h: 2551: unsigned :1;
[; ;pic18f452.h: 2552: unsigned INTEDG2 :1;
[; ;pic18f452.h: 2553: unsigned INTEDG1 :1;
[; ;pic18f452.h: 2554: unsigned INTEDG0 :1;
[; ;pic18f452.h: 2555: unsigned nRBPU :1;
[; ;pic18f452.h: 2556: };
[; ;pic18f452.h: 2557: struct {
[; ;pic18f452.h: 2558: unsigned :2;
[; ;pic18f452.h: 2559: unsigned T0IP :1;
[; ;pic18f452.h: 2560: unsigned :4;
[; ;pic18f452.h: 2561: unsigned RBPU :1;
[; ;pic18f452.h: 2562: };
[; ;pic18f452.h: 2563: } INTCON2bits @ 0xFF1;
[; ;pic18f452.h: 2566: extern volatile unsigned char INTCON @ 0xFF2;
"2568
[; ;pic18f452.h: 2568: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f452.h: 2571: extern volatile unsigned char INTCON1 @ 0xFF2;
"2573
[; ;pic18f452.h: 2573: asm("INTCON1 equ 0FF2h");
[; <" INTCON1 equ 0FF2h ;# ">
[; ;pic18f452.h: 2576: extern volatile union {
[; ;pic18f452.h: 2577: struct {
[; ;pic18f452.h: 2578: unsigned RBIF :1;
[; ;pic18f452.h: 2579: unsigned INT0IF :1;
[; ;pic18f452.h: 2580: unsigned TMR0IF :1;
[; ;pic18f452.h: 2581: unsigned RBIE :1;
[; ;pic18f452.h: 2582: unsigned INT0IE :1;
[; ;pic18f452.h: 2583: unsigned TMR0IE :1;
[; ;pic18f452.h: 2584: unsigned PEIE_GIEL :1;
[; ;pic18f452.h: 2585: unsigned GIE_GIEH :1;
[; ;pic18f452.h: 2586: };
[; ;pic18f452.h: 2587: struct {
[; ;pic18f452.h: 2588: unsigned RBIF :1;
[; ;pic18f452.h: 2589: unsigned INT0IF :1;
[; ;pic18f452.h: 2590: unsigned TMR0IF :1;
[; ;pic18f452.h: 2591: unsigned RBIE :1;
[; ;pic18f452.h: 2592: unsigned INT0IE :1;
[; ;pic18f452.h: 2593: unsigned TMR0IE :1;
[; ;pic18f452.h: 2594: unsigned PEIE :1;
[; ;pic18f452.h: 2595: unsigned GIE :1;
[; ;pic18f452.h: 2596: };
[; ;pic18f452.h: 2597: struct {
[; ;pic18f452.h: 2598: unsigned RBIF :1;
[; ;pic18f452.h: 2599: unsigned INT0IF :1;
[; ;pic18f452.h: 2600: unsigned TMR0IF :1;
[; ;pic18f452.h: 2601: unsigned RBIE :1;
[; ;pic18f452.h: 2602: unsigned INT0IE :1;
[; ;pic18f452.h: 2603: unsigned TMR0IE :1;
[; ;pic18f452.h: 2604: unsigned GIEL :1;
[; ;pic18f452.h: 2605: unsigned GIEH :1;
[; ;pic18f452.h: 2606: };
[; ;pic18f452.h: 2607: struct {
[; ;pic18f452.h: 2608: unsigned RBIF :1;
[; ;pic18f452.h: 2609: unsigned INT0IF :1;
[; ;pic18f452.h: 2610: unsigned TMR0IF :1;
[; ;pic18f452.h: 2611: unsigned RBIE :1;
[; ;pic18f452.h: 2612: unsigned INT0IE :1;
[; ;pic18f452.h: 2613: unsigned TMR0IE :1;
[; ;pic18f452.h: 2614: unsigned PEIE_GIEL :1;
[; ;pic18f452.h: 2615: unsigned GIE_GIEH :1;
[; ;pic18f452.h: 2616: };
[; ;pic18f452.h: 2617: struct {
[; ;pic18f452.h: 2618: unsigned :1;
[; ;pic18f452.h: 2619: unsigned INT0F :1;
[; ;pic18f452.h: 2620: unsigned T0IF :1;
[; ;pic18f452.h: 2621: unsigned :1;
[; ;pic18f452.h: 2622: unsigned INT0E :1;
[; ;pic18f452.h: 2623: unsigned T0IE :1;
[; ;pic18f452.h: 2624: unsigned PEIE :1;
[; ;pic18f452.h: 2625: unsigned GIE :1;
[; ;pic18f452.h: 2626: };
[; ;pic18f452.h: 2627: struct {
[; ;pic18f452.h: 2628: unsigned :6;
[; ;pic18f452.h: 2629: unsigned GIEL :1;
[; ;pic18f452.h: 2630: unsigned GIEH :1;
[; ;pic18f452.h: 2631: };
[; ;pic18f452.h: 2632: } INTCONbits @ 0xFF2;
[; ;pic18f452.h: 2634: extern volatile union {
[; ;pic18f452.h: 2635: struct {
[; ;pic18f452.h: 2636: unsigned RBIF :1;
[; ;pic18f452.h: 2637: unsigned INT0IF :1;
[; ;pic18f452.h: 2638: unsigned TMR0IF :1;
[; ;pic18f452.h: 2639: unsigned RBIE :1;
[; ;pic18f452.h: 2640: unsigned INT0IE :1;
[; ;pic18f452.h: 2641: unsigned TMR0IE :1;
[; ;pic18f452.h: 2642: unsigned PEIE_GIEL :1;
[; ;pic18f452.h: 2643: unsigned GIE_GIEH :1;
[; ;pic18f452.h: 2644: };
[; ;pic18f452.h: 2645: struct {
[; ;pic18f452.h: 2646: unsigned RBIF :1;
[; ;pic18f452.h: 2647: unsigned INT0IF :1;
[; ;pic18f452.h: 2648: unsigned TMR0IF :1;
[; ;pic18f452.h: 2649: unsigned RBIE :1;
[; ;pic18f452.h: 2650: unsigned INT0IE :1;
[; ;pic18f452.h: 2651: unsigned TMR0IE :1;
[; ;pic18f452.h: 2652: unsigned PEIE :1;
[; ;pic18f452.h: 2653: unsigned GIE :1;
[; ;pic18f452.h: 2654: };
[; ;pic18f452.h: 2655: struct {
[; ;pic18f452.h: 2656: unsigned RBIF :1;
[; ;pic18f452.h: 2657: unsigned INT0IF :1;
[; ;pic18f452.h: 2658: unsigned TMR0IF :1;
[; ;pic18f452.h: 2659: unsigned RBIE :1;
[; ;pic18f452.h: 2660: unsigned INT0IE :1;
[; ;pic18f452.h: 2661: unsigned TMR0IE :1;
[; ;pic18f452.h: 2662: unsigned GIEL :1;
[; ;pic18f452.h: 2663: unsigned GIEH :1;
[; ;pic18f452.h: 2664: };
[; ;pic18f452.h: 2665: struct {
[; ;pic18f452.h: 2666: unsigned RBIF :1;
[; ;pic18f452.h: 2667: unsigned INT0IF :1;
[; ;pic18f452.h: 2668: unsigned TMR0IF :1;
[; ;pic18f452.h: 2669: unsigned RBIE :1;
[; ;pic18f452.h: 2670: unsigned INT0IE :1;
[; ;pic18f452.h: 2671: unsigned TMR0IE :1;
[; ;pic18f452.h: 2672: unsigned PEIE_GIEL :1;
[; ;pic18f452.h: 2673: unsigned GIE_GIEH :1;
[; ;pic18f452.h: 2674: };
[; ;pic18f452.h: 2675: struct {
[; ;pic18f452.h: 2676: unsigned :1;
[; ;pic18f452.h: 2677: unsigned INT0F :1;
[; ;pic18f452.h: 2678: unsigned T0IF :1;
[; ;pic18f452.h: 2679: unsigned :1;
[; ;pic18f452.h: 2680: unsigned INT0E :1;
[; ;pic18f452.h: 2681: unsigned T0IE :1;
[; ;pic18f452.h: 2682: unsigned PEIE :1;
[; ;pic18f452.h: 2683: unsigned GIE :1;
[; ;pic18f452.h: 2684: };
[; ;pic18f452.h: 2685: struct {
[; ;pic18f452.h: 2686: unsigned :6;
[; ;pic18f452.h: 2687: unsigned GIEL :1;
[; ;pic18f452.h: 2688: unsigned GIEH :1;
[; ;pic18f452.h: 2689: };
[; ;pic18f452.h: 2690: } INTCON1bits @ 0xFF2;
[; ;pic18f452.h: 2693: extern volatile unsigned short PROD @ 0xFF3;
"2695
[; ;pic18f452.h: 2695: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f452.h: 2698: extern volatile union {
[; ;pic18f452.h: 2699: struct {
[; ;pic18f452.h: 2700: unsigned PROD :16;
[; ;pic18f452.h: 2701: };
[; ;pic18f452.h: 2702: } PRODbits @ 0xFF3;
[; ;pic18f452.h: 2705: extern volatile unsigned char PRODL @ 0xFF3;
"2707
[; ;pic18f452.h: 2707: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f452.h: 2710: extern volatile union {
[; ;pic18f452.h: 2711: struct {
[; ;pic18f452.h: 2712: unsigned PRODL :8;
[; ;pic18f452.h: 2713: };
[; ;pic18f452.h: 2714: } PRODLbits @ 0xFF3;
[; ;pic18f452.h: 2717: extern volatile unsigned char PRODH @ 0xFF4;
"2719
[; ;pic18f452.h: 2719: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f452.h: 2722: extern volatile union {
[; ;pic18f452.h: 2723: struct {
[; ;pic18f452.h: 2724: unsigned PRODH :8;
[; ;pic18f452.h: 2725: };
[; ;pic18f452.h: 2726: } PRODHbits @ 0xFF4;
[; ;pic18f452.h: 2729: extern volatile unsigned char TABLAT @ 0xFF5;
"2731
[; ;pic18f452.h: 2731: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f452.h: 2734: extern volatile union {
[; ;pic18f452.h: 2735: struct {
[; ;pic18f452.h: 2736: unsigned TABLAT :8;
[; ;pic18f452.h: 2737: };
[; ;pic18f452.h: 2738: } TABLATbits @ 0xFF5;
[; ;pic18f452.h: 2741: extern volatile unsigned short long TBLPTR @ 0xFF6;
"2743
[; ;pic18f452.h: 2743: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f452.h: 2746: extern volatile union {
[; ;pic18f452.h: 2747: struct {
[; ;pic18f452.h: 2748: unsigned TBLPTR :21;
[; ;pic18f452.h: 2749: unsigned ACSS :1;
[; ;pic18f452.h: 2750: };
[; ;pic18f452.h: 2751: } TBLPTRbits @ 0xFF6;
[; ;pic18f452.h: 2754: extern volatile unsigned char TBLPTRL @ 0xFF6;
"2756
[; ;pic18f452.h: 2756: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f452.h: 2759: extern volatile union {
[; ;pic18f452.h: 2760: struct {
[; ;pic18f452.h: 2761: unsigned TBLPTRL :8;
[; ;pic18f452.h: 2762: };
[; ;pic18f452.h: 2763: } TBLPTRLbits @ 0xFF6;
[; ;pic18f452.h: 2766: extern volatile unsigned char TBLPTRH @ 0xFF7;
"2768
[; ;pic18f452.h: 2768: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f452.h: 2771: extern volatile union {
[; ;pic18f452.h: 2772: struct {
[; ;pic18f452.h: 2773: unsigned TBLPTRH :8;
[; ;pic18f452.h: 2774: };
[; ;pic18f452.h: 2775: } TBLPTRHbits @ 0xFF7;
[; ;pic18f452.h: 2778: extern volatile unsigned char TBLPTRU @ 0xFF8;
"2780
[; ;pic18f452.h: 2780: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f452.h: 2783: extern volatile union {
[; ;pic18f452.h: 2784: struct {
[; ;pic18f452.h: 2785: unsigned TBLPTRU :5;
[; ;pic18f452.h: 2786: unsigned ACSS :1;
[; ;pic18f452.h: 2787: };
[; ;pic18f452.h: 2788: } TBLPTRUbits @ 0xFF8;
[; ;pic18f452.h: 2791: extern volatile unsigned short long PCLAT @ 0xFF9;
"2793
[; ;pic18f452.h: 2793: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f452.h: 2796: extern volatile unsigned short long PC @ 0xFF9;
"2798
[; ;pic18f452.h: 2798: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f452.h: 2801: extern volatile union {
[; ;pic18f452.h: 2802: struct {
[; ;pic18f452.h: 2803: unsigned PCLAT :21;
[; ;pic18f452.h: 2804: };
[; ;pic18f452.h: 2805: } PCLATbits @ 0xFF9;
[; ;pic18f452.h: 2807: extern volatile union {
[; ;pic18f452.h: 2808: struct {
[; ;pic18f452.h: 2809: unsigned PCLAT :21;
[; ;pic18f452.h: 2810: };
[; ;pic18f452.h: 2811: } PCbits @ 0xFF9;
[; ;pic18f452.h: 2814: extern volatile unsigned char PCL @ 0xFF9;
"2816
[; ;pic18f452.h: 2816: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f452.h: 2819: extern volatile union {
[; ;pic18f452.h: 2820: struct {
[; ;pic18f452.h: 2821: unsigned PCL :8;
[; ;pic18f452.h: 2822: };
[; ;pic18f452.h: 2823: } PCLbits @ 0xFF9;
[; ;pic18f452.h: 2826: extern volatile unsigned char PCLATH @ 0xFFA;
"2828
[; ;pic18f452.h: 2828: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f452.h: 2831: extern volatile union {
[; ;pic18f452.h: 2832: struct {
[; ;pic18f452.h: 2833: unsigned PCH :8;
[; ;pic18f452.h: 2834: };
[; ;pic18f452.h: 2835: } PCLATHbits @ 0xFFA;
[; ;pic18f452.h: 2838: extern volatile unsigned char PCLATU @ 0xFFB;
"2840
[; ;pic18f452.h: 2840: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f452.h: 2843: extern volatile union {
[; ;pic18f452.h: 2844: struct {
[; ;pic18f452.h: 2845: unsigned PCU :5;
[; ;pic18f452.h: 2846: };
[; ;pic18f452.h: 2847: } PCLATUbits @ 0xFFB;
[; ;pic18f452.h: 2850: extern volatile unsigned char STKPTR @ 0xFFC;
"2852
[; ;pic18f452.h: 2852: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f452.h: 2855: extern volatile union {
[; ;pic18f452.h: 2856: struct {
[; ;pic18f452.h: 2857: unsigned STKPTR :5;
[; ;pic18f452.h: 2858: unsigned :1;
[; ;pic18f452.h: 2859: unsigned STKUNF :1;
[; ;pic18f452.h: 2860: unsigned STKFUL :1;
[; ;pic18f452.h: 2861: };
[; ;pic18f452.h: 2862: struct {
[; ;pic18f452.h: 2863: unsigned STKPTR0 :1;
[; ;pic18f452.h: 2864: unsigned STKPTR1 :1;
[; ;pic18f452.h: 2865: unsigned STKPTR2 :1;
[; ;pic18f452.h: 2866: unsigned STKPTR3 :1;
[; ;pic18f452.h: 2867: unsigned STKPTR4 :1;
[; ;pic18f452.h: 2868: unsigned :2;
[; ;pic18f452.h: 2869: unsigned STKOVF :1;
[; ;pic18f452.h: 2870: };
[; ;pic18f452.h: 2871: struct {
[; ;pic18f452.h: 2872: unsigned SP0 :1;
[; ;pic18f452.h: 2873: unsigned SP1 :1;
[; ;pic18f452.h: 2874: unsigned SP2 :1;
[; ;pic18f452.h: 2875: unsigned SP3 :1;
[; ;pic18f452.h: 2876: unsigned SP4 :1;
[; ;pic18f452.h: 2877: };
[; ;pic18f452.h: 2878: } STKPTRbits @ 0xFFC;
[; ;pic18f452.h: 2881: extern volatile unsigned short long TOS @ 0xFFD;
"2883
[; ;pic18f452.h: 2883: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f452.h: 2886: extern volatile union {
[; ;pic18f452.h: 2887: struct {
[; ;pic18f452.h: 2888: unsigned TOS :21;
[; ;pic18f452.h: 2889: };
[; ;pic18f452.h: 2890: } TOSbits @ 0xFFD;
[; ;pic18f452.h: 2893: extern volatile unsigned char TOSL @ 0xFFD;
"2895
[; ;pic18f452.h: 2895: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f452.h: 2898: extern volatile union {
[; ;pic18f452.h: 2899: struct {
[; ;pic18f452.h: 2900: unsigned TOSL :8;
[; ;pic18f452.h: 2901: };
[; ;pic18f452.h: 2902: } TOSLbits @ 0xFFD;
[; ;pic18f452.h: 2905: extern volatile unsigned char TOSH @ 0xFFE;
"2907
[; ;pic18f452.h: 2907: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f452.h: 2910: extern volatile union {
[; ;pic18f452.h: 2911: struct {
[; ;pic18f452.h: 2912: unsigned TOSH :8;
[; ;pic18f452.h: 2913: };
[; ;pic18f452.h: 2914: } TOSHbits @ 0xFFE;
[; ;pic18f452.h: 2917: extern volatile unsigned char TOSU @ 0xFFF;
"2919
[; ;pic18f452.h: 2919: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f452.h: 2922: extern volatile union {
[; ;pic18f452.h: 2923: struct {
[; ;pic18f452.h: 2924: unsigned TOSU :5;
[; ;pic18f452.h: 2925: };
[; ;pic18f452.h: 2926: } TOSUbits @ 0xFFF;
[; ;pic18f452.h: 2932: extern volatile bit ACKDT @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f452.h: 2934: extern volatile bit ACKEN @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f452.h: 2936: extern volatile bit ACKSTAT @ (((unsigned) &SSPCON2)*8) + 6;
[; ;pic18f452.h: 2938: extern volatile bit ADCAL @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18f452.h: 2940: extern volatile bit ADCS0 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic18f452.h: 2942: extern volatile bit ADCS1 @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18f452.h: 2944: extern volatile bit ADCS2 @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic18f452.h: 2946: extern volatile bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f452.h: 2948: extern volatile bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic18f452.h: 2950: extern volatile bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f452.h: 2952: extern volatile bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f452.h: 2954: extern volatile bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f452.h: 2956: extern volatile bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f452.h: 2958: extern volatile bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f452.h: 2960: extern volatile bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f452.h: 2962: extern volatile bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f452.h: 2964: extern volatile bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f452.h: 2966: extern volatile bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f452.h: 2968: extern volatile bit AN5 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f452.h: 2970: extern volatile bit AN6 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f452.h: 2972: extern volatile bit AN7 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f452.h: 2974: extern volatile bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f452.h: 2976: extern volatile bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f452.h: 2978: extern volatile bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f452.h: 2980: extern volatile bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f452.h: 2982: extern volatile bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f452.h: 2984: extern volatile bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f452.h: 2986: extern volatile bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f452.h: 2988: extern volatile bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f452.h: 2990: extern volatile bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f452.h: 2992: extern volatile bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f452.h: 2994: extern volatile bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f452.h: 2996: extern volatile bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f452.h: 2998: extern volatile bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f452.h: 3000: extern volatile bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f452.h: 3002: extern volatile bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f452.h: 3004: extern volatile bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f452.h: 3006: extern volatile bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f452.h: 3008: extern volatile bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f452.h: 3010: extern volatile bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f452.h: 3012: extern volatile bit CCP2A @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f452.h: 3014: extern volatile bit CCP2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f452.h: 3016: extern volatile bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f452.h: 3018: extern volatile bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f452.h: 3020: extern volatile bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f452.h: 3022: extern volatile bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f452.h: 3024: extern volatile bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f452.h: 3026: extern volatile bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f452.h: 3028: extern volatile bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f452.h: 3030: extern volatile bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f452.h: 3032: extern volatile bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f452.h: 3034: extern volatile bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f452.h: 3036: extern volatile bit CCP6E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f452.h: 3038: extern volatile bit CCP7E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f452.h: 3040: extern volatile bit CCP8E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f452.h: 3042: extern volatile bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f452.h: 3044: extern volatile bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f452.h: 3046: extern volatile bit CHS0 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f452.h: 3048: extern volatile bit CHS1 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f452.h: 3050: extern volatile bit CHS2 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f452.h: 3052: extern volatile bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f452.h: 3054: extern volatile bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f452.h: 3056: extern volatile bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f452.h: 3058: extern volatile bit CKP @ (((unsigned) &SSPCON1)*8) + 4;
[; ;pic18f452.h: 3060: extern volatile bit CLKO @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f452.h: 3062: extern volatile bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f452.h: 3064: extern volatile bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f452.h: 3066: extern volatile bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f452.h: 3068: extern volatile bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f452.h: 3070: extern volatile bit DA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 3072: extern volatile bit DATA_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 3074: extern volatile bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f452.h: 3076: extern volatile bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f452.h: 3078: extern volatile bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f452.h: 3080: extern volatile bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f452.h: 3082: extern volatile bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f452.h: 3084: extern volatile bit DCCPX @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f452.h: 3086: extern volatile bit DONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 3088: extern volatile bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f452.h: 3090: extern volatile bit D_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 3092: extern volatile bit D_NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 3094: extern volatile bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 3096: extern volatile bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f452.h: 3098: extern volatile bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f452.h: 3100: extern volatile bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f452.h: 3102: extern volatile bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f452.h: 3104: extern volatile bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f452.h: 3106: extern volatile bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f452.h: 3108: extern volatile bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f452.h: 3110: extern volatile bit GCEN @ (((unsigned) &SSPCON2)*8) + 7;
[; ;pic18f452.h: 3112: extern volatile bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f452.h: 3114: extern volatile bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f452.h: 3116: extern volatile bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f452.h: 3118: extern volatile bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f452.h: 3120: extern volatile bit GO @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 3122: extern volatile bit GODONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 3124: extern volatile bit GO_DONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 3126: extern volatile bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 3128: extern volatile bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 3130: extern volatile bit I2C_DAT @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 3132: extern volatile bit I2C_DATA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 3134: extern volatile bit I2C_READ @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 3136: extern volatile bit I2C_START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f452.h: 3138: extern volatile bit I2C_STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f452.h: 3140: extern volatile bit IBF @ (((unsigned) &TRISE)*8) + 7;
[; ;pic18f452.h: 3142: extern volatile bit IBOV @ (((unsigned) &TRISE)*8) + 5;
[; ;pic18f452.h: 3144: extern volatile bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f452.h: 3146: extern volatile bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f452.h: 3148: extern volatile bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f452.h: 3150: extern volatile bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f452.h: 3152: extern volatile bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f452.h: 3154: extern volatile bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f452.h: 3156: extern volatile bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f452.h: 3158: extern volatile bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f452.h: 3160: extern volatile bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f452.h: 3162: extern volatile bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f452.h: 3164: extern volatile bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f452.h: 3166: extern volatile bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f452.h: 3168: extern volatile bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f452.h: 3170: extern volatile bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f452.h: 3172: extern volatile bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f452.h: 3174: extern volatile bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f452.h: 3176: extern volatile bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f452.h: 3178: extern volatile bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f452.h: 3180: extern volatile bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f452.h: 3182: extern volatile bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f452.h: 3184: extern volatile bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f452.h: 3186: extern volatile bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f452.h: 3188: extern volatile bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f452.h: 3190: extern volatile bit IRVST @ (((unsigned) &LVDCON)*8) + 5;
[; ;pic18f452.h: 3192: extern volatile bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f452.h: 3194: extern volatile bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f452.h: 3196: extern volatile bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f452.h: 3198: extern volatile bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f452.h: 3200: extern volatile bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f452.h: 3202: extern volatile bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f452.h: 3204: extern volatile bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f452.h: 3206: extern volatile bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f452.h: 3208: extern volatile bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f452.h: 3210: extern volatile bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f452.h: 3212: extern volatile bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f452.h: 3214: extern volatile bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f452.h: 3216: extern volatile bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f452.h: 3218: extern volatile bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f452.h: 3220: extern volatile bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f452.h: 3222: extern volatile bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f452.h: 3224: extern volatile bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f452.h: 3226: extern volatile bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f452.h: 3228: extern volatile bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f452.h: 3230: extern volatile bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f452.h: 3232: extern volatile bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f452.h: 3234: extern volatile bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f452.h: 3236: extern volatile bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f452.h: 3238: extern volatile bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f452.h: 3240: extern volatile bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f452.h: 3242: extern volatile bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f452.h: 3244: extern volatile bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f452.h: 3246: extern volatile bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f452.h: 3248: extern volatile bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f452.h: 3250: extern volatile bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f452.h: 3252: extern volatile bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f452.h: 3254: extern volatile bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f452.h: 3256: extern volatile bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f452.h: 3258: extern volatile bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f452.h: 3260: extern volatile bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f452.h: 3262: extern volatile bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f452.h: 3264: extern volatile bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f452.h: 3266: extern volatile bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f452.h: 3268: extern volatile bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f452.h: 3270: extern volatile bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f452.h: 3272: extern volatile bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f452.h: 3274: extern volatile bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f452.h: 3276: extern volatile bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f452.h: 3278: extern volatile bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f452.h: 3280: extern volatile bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f452.h: 3282: extern volatile bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f452.h: 3284: extern volatile bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f452.h: 3286: extern volatile bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f452.h: 3288: extern volatile bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f452.h: 3290: extern volatile bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f452.h: 3292: extern volatile bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f452.h: 3294: extern volatile bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f452.h: 3296: extern volatile bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f452.h: 3298: extern volatile bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f452.h: 3300: extern volatile bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f452.h: 3302: extern volatile bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f452.h: 3304: extern volatile bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f452.h: 3306: extern volatile bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f452.h: 3308: extern volatile bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f452.h: 3310: extern volatile bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f452.h: 3312: extern volatile bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f452.h: 3314: extern volatile bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f452.h: 3316: extern volatile bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f452.h: 3318: extern volatile bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f452.h: 3320: extern volatile bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f452.h: 3322: extern volatile bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f452.h: 3324: extern volatile bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f452.h: 3326: extern volatile bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f452.h: 3328: extern volatile bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f452.h: 3330: extern volatile bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f452.h: 3332: extern volatile bit LE3 @ (((unsigned) &LATE)*8) + 3;
[; ;pic18f452.h: 3334: extern volatile bit LE4 @ (((unsigned) &LATE)*8) + 4;
[; ;pic18f452.h: 3336: extern volatile bit LE5 @ (((unsigned) &LATE)*8) + 5;
[; ;pic18f452.h: 3338: extern volatile bit LE6 @ (((unsigned) &LATE)*8) + 6;
[; ;pic18f452.h: 3340: extern volatile bit LE7 @ (((unsigned) &LATE)*8) + 7;
[; ;pic18f452.h: 3342: extern volatile bit LVDEN @ (((unsigned) &LVDCON)*8) + 4;
[; ;pic18f452.h: 3344: extern volatile bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f452.h: 3346: extern volatile bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f452.h: 3348: extern volatile bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f452.h: 3350: extern volatile bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f452.h: 3352: extern volatile bit LVDL0 @ (((unsigned) &LVDCON)*8) + 0;
[; ;pic18f452.h: 3354: extern volatile bit LVDL1 @ (((unsigned) &LVDCON)*8) + 1;
[; ;pic18f452.h: 3356: extern volatile bit LVDL2 @ (((unsigned) &LVDCON)*8) + 2;
[; ;pic18f452.h: 3358: extern volatile bit LVDL3 @ (((unsigned) &LVDCON)*8) + 3;
[; ;pic18f452.h: 3360: extern volatile bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f452.h: 3362: extern volatile bit NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 3364: extern volatile bit NOT_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 3366: extern volatile bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f452.h: 3368: extern volatile bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 3370: extern volatile bit NOT_IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f452.h: 3372: extern volatile bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f452.h: 3374: extern volatile bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f452.h: 3376: extern volatile bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f452.h: 3378: extern volatile bit NOT_RC8 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f452.h: 3380: extern volatile bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f452.h: 3382: extern volatile bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f452.h: 3384: extern volatile bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f452.h: 3386: extern volatile bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f452.h: 3388: extern volatile bit NOT_TX8 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f452.h: 3390: extern volatile bit NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 3392: extern volatile bit NOT_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 3394: extern volatile bit OBF @ (((unsigned) &TRISE)*8) + 6;
[; ;pic18f452.h: 3396: extern volatile bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f452.h: 3398: extern volatile bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f452.h: 3400: extern volatile bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f452.h: 3402: extern volatile bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f452.h: 3404: extern volatile bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f452.h: 3406: extern volatile bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f452.h: 3408: extern volatile bit PA2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f452.h: 3410: extern volatile bit PB1E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f452.h: 3412: extern volatile bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f452.h: 3414: extern volatile bit PB3E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f452.h: 3416: extern volatile bit PC1E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f452.h: 3418: extern volatile bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f452.h: 3420: extern volatile bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f452.h: 3422: extern volatile bit PCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f452.h: 3424: extern volatile bit PCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f452.h: 3426: extern volatile bit PCFG2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f452.h: 3428: extern volatile bit PCFG3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f452.h: 3430: extern volatile bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f452.h: 3432: extern volatile bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f452.h: 3434: extern volatile bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f452.h: 3436: extern volatile bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f452.h: 3438: extern volatile bit PEN @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f452.h: 3440: extern volatile bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f452.h: 3442: extern volatile bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f452.h: 3444: extern volatile bit PGM @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f452.h: 3446: extern volatile bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f452.h: 3448: extern volatile bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f452.h: 3450: extern volatile bit PSP0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f452.h: 3452: extern volatile bit PSP1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f452.h: 3454: extern volatile bit PSP2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f452.h: 3456: extern volatile bit PSP3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f452.h: 3458: extern volatile bit PSP4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f452.h: 3460: extern volatile bit PSP5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f452.h: 3462: extern volatile bit PSP6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f452.h: 3464: extern volatile bit PSP7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f452.h: 3466: extern volatile bit PSPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f452.h: 3468: extern volatile bit PSPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f452.h: 3470: extern volatile bit PSPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f452.h: 3472: extern volatile bit PSPMODE @ (((unsigned) &TRISE)*8) + 4;
[; ;pic18f452.h: 3474: extern volatile bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f452.h: 3476: extern volatile bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f452.h: 3478: extern volatile bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f452.h: 3480: extern volatile bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f452.h: 3482: extern volatile bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f452.h: 3484: extern volatile bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f452.h: 3486: extern volatile bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f452.h: 3488: extern volatile bit RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f452.h: 3490: extern volatile bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f452.h: 3492: extern volatile bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f452.h: 3494: extern volatile bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f452.h: 3496: extern volatile bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f452.h: 3498: extern volatile bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f452.h: 3500: extern volatile bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f452.h: 3502: extern volatile bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f452.h: 3504: extern volatile bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f452.h: 3506: extern volatile bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f452.h: 3508: extern volatile bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f452.h: 3510: extern volatile bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f452.h: 3512: extern volatile bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f452.h: 3514: extern volatile bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f452.h: 3516: extern volatile bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f452.h: 3518: extern volatile bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f452.h: 3520: extern volatile bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f452.h: 3522: extern volatile bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f452.h: 3524: extern volatile bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f452.h: 3526: extern volatile bit __attribute__((__deprecated__)) RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f452.h: 3528: extern volatile bit __attribute__((__deprecated__)) RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f452.h: 3530: extern volatile bit __attribute__((__deprecated__)) RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f452.h: 3532: extern volatile bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f452.h: 3534: extern volatile bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f452.h: 3536: extern volatile bit RC8_9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f452.h: 3538: extern volatile bit RC9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f452.h: 3540: extern volatile bit RCD8 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f452.h: 3542: extern volatile bit RCEN @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f452.h: 3544: extern volatile bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f452.h: 3546: extern volatile bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f452.h: 3548: extern volatile bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f452.h: 3550: extern volatile bit __attribute__((__deprecated__)) RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f452.h: 3552: extern volatile bit __attribute__((__deprecated__)) RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f452.h: 3554: extern volatile bit __attribute__((__deprecated__)) RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f452.h: 3556: extern volatile bit __attribute__((__deprecated__)) RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f452.h: 3558: extern volatile bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f452.h: 3560: extern volatile bit __attribute__((__deprecated__)) RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f452.h: 3562: extern volatile bit __attribute__((__deprecated__)) RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f452.h: 3564: extern volatile bit __attribute__((__deprecated__)) RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f452.h: 3566: extern volatile bit __attribute__((__deprecated__)) RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f452.h: 3568: extern volatile bit __attribute__((__deprecated__)) RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f452.h: 3570: extern volatile bit __attribute__((__deprecated__)) RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f452.h: 3572: extern volatile bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f452.h: 3574: extern volatile bit __attribute__((__deprecated__)) RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f452.h: 3576: extern volatile bit __attribute__((__deprecated__)) RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f452.h: 3578: extern volatile bit __attribute__((__deprecated__)) RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f452.h: 3580: extern volatile bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f452.h: 3582: extern volatile bit RE4 @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f452.h: 3584: extern volatile bit RE5 @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f452.h: 3586: extern volatile bit RE6 @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f452.h: 3588: extern volatile bit RE7 @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f452.h: 3590: extern volatile bit READ_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 3592: extern volatile bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f452.h: 3594: extern volatile bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f452.h: 3596: extern volatile bit RSEN @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f452.h: 3598: extern volatile bit RW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 3600: extern volatile bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f452.h: 3602: extern volatile bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f452.h: 3604: extern volatile bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f452.h: 3606: extern volatile bit R_NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 3608: extern volatile bit R_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 3610: extern volatile bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 3612: extern volatile bit SCK @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f452.h: 3614: extern volatile bit SCL @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f452.h: 3616: extern volatile bit SCS @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f452.h: 3618: extern volatile bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f452.h: 3620: extern volatile bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f452.h: 3622: extern volatile bit SDO @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f452.h: 3624: extern volatile bit SEN @ (((unsigned) &SSPCON2)*8) + 0;
[; ;pic18f452.h: 3626: extern volatile bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f452.h: 3628: extern volatile bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f452.h: 3630: extern volatile bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f452.h: 3632: extern volatile bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f452.h: 3634: extern volatile bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f452.h: 3636: extern volatile bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f452.h: 3638: extern volatile bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f452.h: 3640: extern volatile bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f452.h: 3642: extern volatile bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f452.h: 3644: extern volatile bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f452.h: 3646: extern volatile bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f452.h: 3648: extern volatile bit SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f452.h: 3650: extern volatile bit SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f452.h: 3652: extern volatile bit SSPEN @ (((unsigned) &SSPCON1)*8) + 5;
[; ;pic18f452.h: 3654: extern volatile bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f452.h: 3656: extern volatile bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f452.h: 3658: extern volatile bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f452.h: 3660: extern volatile bit SSPM0 @ (((unsigned) &SSPCON1)*8) + 0;
[; ;pic18f452.h: 3662: extern volatile bit SSPM1 @ (((unsigned) &SSPCON1)*8) + 1;
[; ;pic18f452.h: 3664: extern volatile bit SSPM2 @ (((unsigned) &SSPCON1)*8) + 2;
[; ;pic18f452.h: 3666: extern volatile bit SSPM3 @ (((unsigned) &SSPCON1)*8) + 3;
[; ;pic18f452.h: 3668: extern volatile bit SSPOV @ (((unsigned) &SSPCON1)*8) + 6;
[; ;pic18f452.h: 3670: extern volatile bit START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f452.h: 3672: extern volatile bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f452.h: 3674: extern volatile bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f452.h: 3676: extern volatile bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f452.h: 3678: extern volatile bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f452.h: 3680: extern volatile bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f452.h: 3682: extern volatile bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f452.h: 3684: extern volatile bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f452.h: 3686: extern volatile bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f452.h: 3688: extern volatile bit STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f452.h: 3690: extern volatile bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f452.h: 3692: extern volatile bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f452.h: 3694: extern volatile bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f452.h: 3696: extern volatile bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f452.h: 3698: extern volatile bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f452.h: 3700: extern volatile bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f452.h: 3702: extern volatile bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f452.h: 3704: extern volatile bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f452.h: 3706: extern volatile bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f452.h: 3708: extern volatile bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f452.h: 3710: extern volatile bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f452.h: 3712: extern volatile bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f452.h: 3714: extern volatile bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f452.h: 3716: extern volatile bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f452.h: 3718: extern volatile bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f452.h: 3720: extern volatile bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f452.h: 3722: extern volatile bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f452.h: 3724: extern volatile bit T1INSYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f452.h: 3726: extern volatile bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f452.h: 3728: extern volatile bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f452.h: 3730: extern volatile bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f452.h: 3732: extern volatile bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f452.h: 3734: extern volatile bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f452.h: 3736: extern volatile bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f452.h: 3738: extern volatile bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f452.h: 3740: extern volatile bit T3CCP1 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f452.h: 3742: extern volatile bit T3CCP2 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f452.h: 3744: extern volatile bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f452.h: 3746: extern volatile bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f452.h: 3748: extern volatile bit T3INSYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f452.h: 3750: extern volatile bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f452.h: 3752: extern volatile bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f452.h: 3754: extern volatile bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f452.h: 3756: extern volatile bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f452.h: 3758: extern volatile bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f452.h: 3760: extern volatile bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f452.h: 3762: extern volatile bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f452.h: 3764: extern volatile bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f452.h: 3766: extern volatile bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f452.h: 3768: extern volatile bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f452.h: 3770: extern volatile bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f452.h: 3772: extern volatile bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f452.h: 3774: extern volatile bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f452.h: 3776: extern volatile bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f452.h: 3778: extern volatile bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f452.h: 3780: extern volatile bit TMR3CS @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f452.h: 3782: extern volatile bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f452.h: 3784: extern volatile bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f452.h: 3786: extern volatile bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f452.h: 3788: extern volatile bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f452.h: 3790: extern volatile bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f452.h: 3792: extern volatile bit TOUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f452.h: 3794: extern volatile bit TOUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f452.h: 3796: extern volatile bit TOUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f452.h: 3798: extern volatile bit TOUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f452.h: 3800: extern volatile bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f452.h: 3802: extern volatile bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f452.h: 3804: extern volatile bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f452.h: 3806: extern volatile bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f452.h: 3808: extern volatile bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f452.h: 3810: extern volatile bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f452.h: 3812: extern volatile bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f452.h: 3814: extern volatile bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f452.h: 3816: extern volatile bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f452.h: 3818: extern volatile bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f452.h: 3820: extern volatile bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f452.h: 3822: extern volatile bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f452.h: 3824: extern volatile bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f452.h: 3826: extern volatile bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f452.h: 3828: extern volatile bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f452.h: 3830: extern volatile bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f452.h: 3832: extern volatile bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f452.h: 3834: extern volatile bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f452.h: 3836: extern volatile bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f452.h: 3838: extern volatile bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f452.h: 3840: extern volatile bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f452.h: 3842: extern volatile bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f452.h: 3844: extern volatile bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f452.h: 3846: extern volatile bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f452.h: 3848: extern volatile bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f452.h: 3850: extern volatile bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f452.h: 3852: extern volatile bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f452.h: 3854: extern volatile bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f452.h: 3856: extern volatile bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f452.h: 3858: extern volatile bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f452.h: 3860: extern volatile bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f452.h: 3862: extern volatile bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f452.h: 3864: extern volatile bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f452.h: 3866: extern volatile bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f452.h: 3868: extern volatile bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f452.h: 3870: extern volatile bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f452.h: 3872: extern volatile bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f452.h: 3874: extern volatile bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f452.h: 3876: extern volatile bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f452.h: 3878: extern volatile bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f452.h: 3880: extern volatile bit TX8_9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f452.h: 3882: extern volatile bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f452.h: 3884: extern volatile bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f452.h: 3886: extern volatile bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f452.h: 3888: extern volatile bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f452.h: 3890: extern volatile bit TXD8 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f452.h: 3892: extern volatile bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f452.h: 3894: extern volatile bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f452.h: 3896: extern volatile bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f452.h: 3898: extern volatile bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f452.h: 3900: extern volatile bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f452.h: 3902: extern volatile bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f452.h: 3904: extern volatile bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f452.h: 3906: extern volatile bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f452.h: 3908: extern volatile bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f452.h: 3910: extern volatile bit WCOL @ (((unsigned) &SSPCON1)*8) + 7;
[; ;pic18f452.h: 3912: extern volatile bit __attribute__((__deprecated__)) WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f452.h: 3914: extern volatile bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f452.h: 3916: extern volatile bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f452.h: 3918: extern volatile bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f452.h: 3920: extern volatile bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f452.h: 3922: extern volatile bit nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 3924: extern volatile bit nADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 3926: extern volatile bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f452.h: 3928: extern volatile bit nDONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 3930: extern volatile bit nIPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f452.h: 3932: extern volatile bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f452.h: 3934: extern volatile bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f452.h: 3936: extern volatile bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f452.h: 3938: extern volatile bit nRC8 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f452.h: 3940: extern volatile bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f452.h: 3942: extern volatile bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f452.h: 3944: extern volatile bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f452.h: 3946: extern volatile bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f452.h: 3948: extern volatile bit nTX8 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f452.h: 3950: extern volatile bit nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 3952: extern volatile bit nWRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((unsupported("The flash_write routine is no longer supported. Please use the peripheral library functions: WriteBytesFlash, WriteBlockFlash or WriteWordFlash"))) void flash_write(const unsigned char *, unsigned int, far unsigned char *)
[; ;pic18.h: 60: extern unsigned char idloc_read(unsigned char reg_no);
[; ;pic18.h: 61: extern void idloc_write(unsigned char reg_no,unsigned char data);
[; ;pic18.h: 186: extern void _delay(unsigned long);
[; ;pic18.h: 188: extern void _delaywdt(unsigned long);
[; ;pic18.h: 190: extern void _delay3(unsigned char);
[; ;lcd.h: 60: extern void lcd_cmd(unsigned char);
[; ;lcd.h: 61: extern void lcd_data(unsigned char);
[; ;lcd.h: 62: extern void lcd_puts(const char * s);
[; ;lcd.h: 63: extern void lcd_putsint(int iValue);
[; ;lcd.h: 64: extern void lcd_putsTwoint(int iFirstValue,int iSecondValue);
[; ;lcd.h: 65: extern void lcd_putsfloat(float fValue);
[; ;lcd.h: 66: extern void lcd_init(unsigned char);
[; ;delay.h: 60: extern void DelayMs(unsigned char);
"17 newmain.c
[p x OSCS=ON ]
[p x OSC=HS ]
"18
[p x BOR=ON ]
[p x BORV=20 ]
[p x PWRT=OFF ]
[p x WDTPS=128 ]
[p x WDT=OFF ]
"19
[p x CCP2MUX=ON ]
"20
[p x DEBUG=OFF ]
[p x LVP=OFF ]
[p x STVR=ON ]
"21
[p x CP0=OFF ]
[p x CP1=OFF ]
[p x CP2=OFF ]
[p x CP3=OFF ]
[p x CPD=OFF ]
[p x CPB=OFF ]
"23
[v _WaitinMicroseconds `(v ~T0 1 ef1`ui ]
{
[; ;newmain.c: 17: __config("__PROG_CONFIG", "pic18", 1, 0x0200);
[; ;newmain.c: 18: __config("__PROG_CONFIG", "pic18", 2, 0X1E1F);
[; ;newmain.c: 19: __config("__PROG_CONFIG", "pic18", 3, 0X8100);
[; ;newmain.c: 20: __config("__PROG_CONFIG", "pic18", 4, 0X00C1);
[; ;newmain.c: 21: __config("__PROG_CONFIG", "pic18", 5, 0XC00F);
[; ;newmain.c: 23: void WaitinMicroseconds(unsigned int delay) {
[e :U _WaitinMicroseconds ]
[v _delay `ui ~T0 1 r1 ]
[f ]
[; ;newmain.c: 24: for (; delay; delay--);
"24
{
[e $U 496  ]
[e :U 493 ]
[e -- _delay -> -> 1 `i `ui ]
[e :U 496 ]
[e $ != _delay -> -> 0 `i `ui 493  ]
[e :U 494 ]
}
[; ;newmain.c: 25: { unsigned char _dcnt; if(100>=4) _dcnt=(100*((4*1)/(4*1))/2); else _dcnt=1; while(--_dcnt > 0) { asm("nop"); asm("nop"); continue; } };
"25
{
[v __dcnt `uc ~T0 1 a ]
[e $ ! >= -> 100 `i -> 4 `i 497  ]
[e = __dcnt -> / * -> 100 `i / * -> 4 `i -> 1 `i * -> 4 `i -> 1 `i -> 2 `i `uc ]
[e $U 498  ]
[e :U 497 ]
[e = __dcnt -> -> 1 `i `uc ]
[e :U 498 ]
[e $U 499  ]
[e :U 500 ]
{
[; <" nop ;# ">
[; <" nop ;# ">
[e $U 499  ]
}
[e :U 499 ]
[e $ > -> =- __dcnt -> -> 1 `i `uc `i -> 0 `i 500  ]
[e :U 501 ]
}
[; ;newmain.c: 26: }
"26
[e :UE 492 ]
}
"28
[v _WaitinMilliseconds `(v ~T0 1 ef1`ui ]
{
[; ;newmain.c: 28: void WaitinMilliseconds(unsigned int delay) {
[e :U _WaitinMilliseconds ]
[v _delay `ui ~T0 1 r1 ]
[f ]
[; ;newmain.c: 29: for (; delay; delay--);
"29
{
[e $U 506  ]
[e :U 503 ]
[e -- _delay -> -> 1 `i `ui ]
[e :U 506 ]
[e $ != _delay -> -> 0 `i `ui 503  ]
[e :U 504 ]
}
[; ;newmain.c: 30: DelayMs(100);
"30
[e ( _DelayMs (1 -> -> 100 `i `uc ]
[; ;newmain.c: 31: }
"31
[e :UE 502 ]
}
"33
[v _ApproxDelay `(v ~T0 1 ef1`ul ]
{
[; ;newmain.c: 33: void ApproxDelay(unsigned long lValue) {
[e :U _ApproxDelay ]
[v _lValue `ul ~T0 1 r1 ]
[f ]
"34
[v _lIter `ul ~T0 1 a ]
[; ;newmain.c: 34: unsigned long lIter;
[; ;newmain.c: 35: for (lIter = 0; lIter < 50000; lIter++)
"35
{
[e = _lIter -> -> -> 0 `i `l `ul ]
[e $ < _lIter -> -> 50000 `l `ul 508  ]
[e $U 509  ]
"36
[e :U 508 ]
[; ;newmain.c: 36: for (; lValue > 0; lValue--);
{
[e $ > _lValue -> -> -> 0 `i `l `ul 511  ]
[e $U 512  ]
[e :U 511 ]
[e -- _lValue -> -> -> 1 `i `l `ul ]
[e $ > _lValue -> -> -> 0 `i `l `ul 511  ]
[e :U 512 ]
}
"35
[e ++ _lIter -> -> -> 1 `i `l `ul ]
[e $ < _lIter -> -> 50000 `l `ul 508  ]
[e :U 509 ]
"36
}
[; ;newmain.c: 37: }
"37
[e :UE 507 ]
}
"39
[v _MotorDriver_Settings `(v ~T0 1 ef ]
{
[; ;newmain.c: 39: void MotorDriver_Settings() {
[e :U _MotorDriver_Settings ]
[f ]
[; ;newmain.c: 44: TRISC1 = 0;
"44
[e = _TRISC1 -> -> 0 `i `b ]
[; ;newmain.c: 45: TRISC2 = 0;
"45
[e = _TRISC2 -> -> 0 `i `b ]
[; ;newmain.c: 46: PR2 = 0x01;
"46
[e = _PR2 -> -> 1 `i `uc ]
[; ;newmain.c: 47: TMR2 = 0x01;
"47
[e = _TMR2 -> -> 1 `i `uc ]
[; ;newmain.c: 48: CCPR2L = 0xFF;
"48
[e = _CCPR2L -> -> 255 `i `uc ]
[; ;newmain.c: 49: CCPR1L = 0xFF;
"49
[e = _CCPR1L -> -> 255 `i `uc ]
[; ;newmain.c: 50: CCP2X = 0;
"50
[e = _CCP2X -> -> 0 `i `b ]
[; ;newmain.c: 51: CCP2Y = 1;
"51
[e = _CCP2Y -> -> 1 `i `b ]
[; ;newmain.c: 52: CCP1X = 0;
"52
[e = _CCP1X -> -> 0 `i `b ]
[; ;newmain.c: 53: CCP1Y = 1;
"53
[e = _CCP1Y -> -> 1 `i `b ]
[; ;newmain.c: 54: T2CON = 0x04;
"54
[e = _T2CON -> -> 4 `i `uc ]
[; ;newmain.c: 55: CCP2CON = CCP2CON | 0x0c;
"55
[e = _CCP2CON -> | -> _CCP2CON `i -> 12 `i `uc ]
[; ;newmain.c: 56: CCP1CON = CCP1CON | 0x0c;
"56
[e = _CCP1CON -> | -> _CCP1CON `i -> 12 `i `uc ]
[; ;newmain.c: 58: TRISB4 = 0;
"58
[e = _TRISB4 -> -> 0 `i `b ]
[; ;newmain.c: 59: TRISB5 = 0;
"59
[e = _TRISB5 -> -> 0 `i `b ]
[; ;newmain.c: 61: TRISB6 = 0;
"61
[e = _TRISB6 -> -> 0 `i `b ]
[; ;newmain.c: 62: TRISB7 = 0;
"62
[e = _TRISB7 -> -> 0 `i `b ]
[; ;newmain.c: 63: }
"63
[e :UE 514 ]
}
"65
[v _LcdInitialize_Settings `(v ~T0 1 ef ]
{
[; ;newmain.c: 65: void LcdInitialize_Settings() {
[e :U _LcdInitialize_Settings ]
[f ]
[; ;newmain.c: 67: WaitinMicroseconds(100);
"67
[e ( _WaitinMicroseconds (1 -> -> 100 `i `ui ]
[; ;newmain.c: 68: lcd_init(0x0);
"68
[e ( _lcd_init (1 -> -> 0 `i `uc ]
[; ;newmain.c: 69: lcd_cmd(0x1);
"69
[e ( _lcd_cmd (1 -> -> 1 `i `uc ]
[; ;newmain.c: 70: }
"70
[e :UE 515 ]
}
"72
[v _Analog2Digital_Settings `(v ~T0 1 ef ]
{
[; ;newmain.c: 72: void Analog2Digital_Settings() {
[e :U _Analog2Digital_Settings ]
[f ]
[; ;newmain.c: 73: TRISA0 = 1;
"73
[e = _TRISA0 -> -> 1 `i `b ]
[; ;newmain.c: 74: TRISA1 = 1;
"74
[e = _TRISA1 -> -> 1 `i `b ]
[; ;newmain.c: 75: ADCON1bits.PCFG0 = 1;
"75
[e = . . _ADCON1bits 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 76: ADCON1bits.PCFG1 = 0;
"76
[e = . . _ADCON1bits 1 1 -> -> 0 `i `uc ]
[; ;newmain.c: 77: ADCON1bits.PCFG2 = 0;
"77
[e = . . _ADCON1bits 1 2 -> -> 0 `i `uc ]
[; ;newmain.c: 78: ADCON1bits.PCFG3 = 1;
"78
[e = . . _ADCON1bits 1 3 -> -> 1 `i `uc ]
[; ;newmain.c: 79: ADCON0bits.ADCS0 = 0;
"79
[e = . . _ADCON0bits 4 5 -> -> 0 `i `uc ]
[; ;newmain.c: 80: ADCON0bits.ADCS1 = 1;
"80
[e = . . _ADCON0bits 4 6 -> -> 1 `i `uc ]
[; ;newmain.c: 81: }
"81
[e :UE 516 ]
}
"83
[v _main `(v ~T0 1 ef ]
{
[; ;newmain.c: 83: void main() {
[e :U _main ]
[f ]
"84
[v _iLeftVolt `ui ~T0 1 a ]
[; ;newmain.c: 84: unsigned int iLeftVolt = 0x00, iRightVolt = 0x00;
[e = _iLeftVolt -> -> 0 `i `ui ]
[v _iRightVolt `ui ~T0 1 a ]
[e = _iRightVolt -> -> 0 `i `ui ]
[; ;newmain.c: 85: MotorDriver_Settings();
"85
[e ( _MotorDriver_Settings ..  ]
[; ;newmain.c: 86: Analog2Digital_Settings();
"86
[e ( _Analog2Digital_Settings ..  ]
[; ;newmain.c: 87: LcdInitialize_Settings();
"87
[e ( _LcdInitialize_Settings ..  ]
[; ;newmain.c: 88: for (;;) {
"88
{
[e :U 518 ]
{
[; ;newmain.c: 89: ADCON0bits.CHS0 = 0;
"89
[e = . . _ADCON0bits 4 2 -> -> 0 `i `uc ]
[; ;newmain.c: 90: ADCON0bits.CHS1 = 0;
"90
[e = . . _ADCON0bits 4 3 -> -> 0 `i `uc ]
[; ;newmain.c: 91: ADCON0bits.CHS2 = 0;
"91
[e = . . _ADCON0bits 4 4 -> -> 0 `i `uc ]
[; ;newmain.c: 92: ADCON0bits.ADON = 1;
"92
[e = . . _ADCON0bits 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 93: ADCON0bits.GO = 1;
"93
[e = . . _ADCON0bits 4 1 -> -> 1 `i `uc ]
[; ;newmain.c: 94: while (ADCON0bits.GO);
"94
[e $U 521  ]
[e :U 522 ]
[e :U 521 ]
[e $ != -> . . _ADCON0bits 4 1 `i -> -> -> 0 `i `Vuc `i 522  ]
[e :U 523 ]
[; ;newmain.c: 95: ADCON1bits.ADFM = 0;
"95
[e = . . _ADCON1bits 0 3 -> -> 0 `i `uc ]
[; ;newmain.c: 96: iLeftVolt = ADRESH;
"96
[e = _iLeftVolt -> _ADRESH `ui ]
[; ;newmain.c: 98: lcd_putsTwoint(iLeftVolt, iRightVolt);
"98
[e ( _lcd_putsTwoint (2 , -> _iLeftVolt `i -> _iRightVolt `i ]
[; ;newmain.c: 99: WaitinMilliseconds(100000);
"99
[e ( _WaitinMilliseconds (1 -> -> 100000 `l `ui ]
[; ;newmain.c: 100: lcd_cmd(0x1);
"100
[e ( _lcd_cmd (1 -> -> 1 `i `uc ]
[; ;newmain.c: 101: if (iLeftVolt > 200) {
"101
[e $ ! > _iLeftVolt -> -> 200 `i `ui 524  ]
{
[; ;newmain.c: 102: RB4 = 0;
"102
[e = _RB4 -> -> 0 `i `b ]
[; ;newmain.c: 103: RB5 = 1;
"103
[e = _RB5 -> -> 1 `i `b ]
"104
}
[; ;newmain.c: 104: } else {
[e $U 525  ]
[e :U 524 ]
{
[; ;newmain.c: 105: RB4 = 0;
"105
[e = _RB4 -> -> 0 `i `b ]
[; ;newmain.c: 106: RB5 = 0;
"106
[e = _RB5 -> -> 0 `i `b ]
"107
}
[e :U 525 ]
[; ;newmain.c: 107: }
[; ;newmain.c: 108: ADCON0bits.CHS0 = 1;
"108
[e = . . _ADCON0bits 4 2 -> -> 1 `i `uc ]
[; ;newmain.c: 109: ADCON0bits.CHS1 = 0;
"109
[e = . . _ADCON0bits 4 3 -> -> 0 `i `uc ]
[; ;newmain.c: 110: ADCON0bits.CHS2 = 0;
"110
[e = . . _ADCON0bits 4 4 -> -> 0 `i `uc ]
[; ;newmain.c: 111: ADCON0bits.ADON = 1;
"111
[e = . . _ADCON0bits 1 0 -> -> 1 `i `uc ]
[; ;newmain.c: 112: ADCON0bits.GO = 1;
"112
[e = . . _ADCON0bits 4 1 -> -> 1 `i `uc ]
[; ;newmain.c: 113: while (ADCON0bits.GO);
"113
[e $U 526  ]
[e :U 527 ]
[e :U 526 ]
[e $ != -> . . _ADCON0bits 4 1 `i -> -> -> 0 `i `Vuc `i 527  ]
[e :U 528 ]
[; ;newmain.c: 114: ADCON1bits.ADFM = 0;
"114
[e = . . _ADCON1bits 0 3 -> -> 0 `i `uc ]
[; ;newmain.c: 115: iRightVolt = ADRESH;
"115
[e = _iRightVolt -> _ADRESH `ui ]
[; ;newmain.c: 117: lcd_putsTwoint(iLeftVolt, iRightVolt);
"117
[e ( _lcd_putsTwoint (2 , -> _iLeftVolt `i -> _iRightVolt `i ]
[; ;newmain.c: 118: WaitinMilliseconds(100000);
"118
[e ( _WaitinMilliseconds (1 -> -> 100000 `l `ui ]
[; ;newmain.c: 119: lcd_cmd(0x1);
"119
[e ( _lcd_cmd (1 -> -> 1 `i `uc ]
[; ;newmain.c: 120: if (iRightVolt > 200) {
"120
[e $ ! > _iRightVolt -> -> 200 `i `ui 529  ]
{
[; ;newmain.c: 121: RB6 = 1;
"121
[e = _RB6 -> -> 1 `i `b ]
[; ;newmain.c: 122: RB7 = 0;
"122
[e = _RB7 -> -> 0 `i `b ]
"123
}
[; ;newmain.c: 123: } else {
[e $U 530  ]
[e :U 529 ]
{
[; ;newmain.c: 124: RB6 = 0;
"124
[e = _RB6 -> -> 0 `i `b ]
[; ;newmain.c: 125: RB7 = 0;
"125
[e = _RB7 -> -> 0 `i `b ]
"126
}
[e :U 530 ]
"127
}
[; ;newmain.c: 126: }
[; ;newmain.c: 127: }
[e $U 518  ]
[e :U 519 ]
}
[; ;newmain.c: 128: }
"128
[e :UE 517 ]
}
