INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Architecture/Assignment Final/vivado_project/vivado_project.srcs/sim_1/new/mux2_8bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2_8bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/alu_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/arithmetic_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arithmetic_unit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/function_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity function_unit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/logic_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_unit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/mux2_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shifter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/shifter_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shifter_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/zero_detect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity zero_detect
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sim_1/new/function_unit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity function_unit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/Zero_fill.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Zero_fill
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/decoder_4to9.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_4to9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/mux9_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux9_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/reg16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg16
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sim_1/new/datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sim_1/new/register_file_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sim_1/new/decoder_4to9_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_4to9_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/decoder_4to9.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_4to9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/decoder_4to9.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_4to9
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sim_1/new/decoder_4to9_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_4to9_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sim_1/new/datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sim_1/new/PC_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/Extend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Extend
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sim_1/new/extend_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity extend_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/Extend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Extend
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/Extend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Extend
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/Extend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Extend
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sim_1/new/extend_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity extend_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/Extend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Extend
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/Extend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Extend
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/IR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sim_1/new/IR_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/CAR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CAR
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sim_1/new/CAR_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CAR_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/imports/new/mux8_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8_1bit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sim_1/new/mux8_1bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8_1bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sim_1/new/mux8_1bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8_1bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/imports/new/mux2_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sim_1/new/mux2_8bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2_8bit_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/control_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_memory
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sim_1/new/control_memory_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_memory_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sim_1/new/memory_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sim_1/new/memory_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sim_1/new/memory_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/microprogrammed_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity microprogrammed_control
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sim_1/new/microprogrammed_control_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity microprogrammed_control_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/programme_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity programme_cpu
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sim_1/new/programme_cpu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity programme_cpu_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/control_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_memory
INFO: [VRFC 10-163] Analyzing VHDL file "/home/brandon/github/secondyear/ht/computer_architecture_cs2022/labs/assignment3/vivado_project/vivado_project.srcs/sources_1/new/memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memory
