Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\FPGAs\Proyecto_final\system.qsys --block-symbol-file --output-directory=C:\FPGAs\Proyecto_final\system --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading Proyecto_final/system.qsys
Progress: Reading input file
Progress: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Progress: Parameterizing module alt_vip_itc_0
Progress: Adding alt_vip_vfr_0 [alt_vip_vfr 14.0]
Progress: Parameterizing module alt_vip_vfr_0
Progress: Adding analog1_x [altera_avalon_pio 15.0]
Progress: Parameterizing module analog1_x
Progress: Adding analog1_y [altera_avalon_pio 15.0]
Progress: Parameterizing module analog1_y
Progress: Adding analog2_x [altera_avalon_pio 15.0]
Progress: Parameterizing module analog2_x
Progress: Adding analog2_y [altera_avalon_pio 15.0]
Progress: Parameterizing module analog2_y
Progress: Adding boton_a [altera_avalon_pio 15.0]
Progress: Parameterizing module boton_a
Progress: Adding boton_b [altera_avalon_pio 15.0]
Progress: Parameterizing module boton_b
Progress: Adding boton_down [altera_avalon_pio 15.0]
Progress: Parameterizing module boton_down
Progress: Adding boton_l [altera_avalon_pio 15.0]
Progress: Parameterizing module boton_l
Progress: Adding boton_left [altera_avalon_pio 15.0]
Progress: Parameterizing module boton_left
Progress: Adding boton_r [altera_avalon_pio 15.0]
Progress: Parameterizing module boton_r
Progress: Adding boton_right [altera_avalon_pio 15.0]
Progress: Parameterizing module boton_right
Progress: Adding boton_up [altera_avalon_pio 15.0]
Progress: Parameterizing module boton_up
Progress: Adding boton_x [altera_avalon_pio 15.0]
Progress: Parameterizing module boton_x
Progress: Adding boton_y [altera_avalon_pio 15.0]
Progress: Parameterizing module boton_y
Progress: Adding clk_sys [clock_source 15.0]
Progress: Parameterizing module clk_sys
Progress: Adding cpu [altera_nios2_qsys 15.0]
Progress: Parameterizing module cpu
Progress: Adding cx [altera_avalon_pio 15.0]
Progress: Parameterizing module cx
Progress: Adding cy [altera_avalon_pio 15.0]
Progress: Parameterizing module cy
Progress: Adding epcs [altera_avalon_epcs_flash_controller 15.0]
Progress: Parameterizing module epcs
Progress: Adding f_engine [chu_avalon_frac 1.0]
Progress: Parameterizing module f_engine
Progress: Adding frac_start [altera_avalon_pio 15.0]
Progress: Parameterizing module frac_start
Progress: Adding idler [altera_avalon_pio 15.0]
Progress: Parameterizing module idler
Progress: Adding iter_sig [altera_avalon_pio 15.0]
Progress: Parameterizing module iter_sig
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding max_it [altera_avalon_pio 15.0]
Progress: Parameterizing module max_it
Progress: Adding pio_led_green [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_led_green
Progress: Adding pio_sw [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_sw
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Adding sysid [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid
Progress: Adding timer_0 [altera_avalon_timer 15.0]
Progress: Parameterizing module timer_0
Progress: Adding touch_panel_busy [altera_avalon_pio 15.0]
Progress: Parameterizing module touch_panel_busy
Progress: Adding touch_panel_penirq_n [altera_avalon_pio 15.0]
Progress: Parameterizing module touch_panel_penirq_n
Progress: Adding touch_panel_spi [altera_avalon_spi 15.0]
Progress: Parameterizing module touch_panel_spi
Progress: Adding uart_0 [altera_avalon_uart 15.0]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: system.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd
Info: system.analog1_x: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.analog1_y: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.analog2_x: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.analog2_y: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.boton_a: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.boton_b: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.boton_down: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.boton_l: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.boton_left: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.boton_r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.boton_right: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.boton_up: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.boton_x: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.boton_y: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: system.cpu: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: system.epcs: Dedicated AS interface is not supported, signals are exported to top level design.
Info: system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: system.sysid: Time stamp will be automatically updated when this component is generated.
Info: system.touch_panel_busy: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.touch_panel_penirq_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: system.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver
Warning: system.epcs: Interrupt sender epcs.irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\FPGAs\Proyecto_final\system.qsys --synthesis=VERILOG --output-directory=C:\FPGAs\Proyecto_final\system\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading Proyecto_final/system.qsys
Progress: Reading input file
Progress: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Progress: Parameterizing module alt_vip_itc_0
Progress: Adding alt_vip_vfr_0 [alt_vip_vfr 14.0]
Progress: Parameterizing module alt_vip_vfr_0
Progress: Adding analog1_x [altera_avalon_pio 15.0]
Progress: Parameterizing module analog1_x
Progress: Adding analog1_y [altera_avalon_pio 15.0]
Progress: Parameterizing module analog1_y
Progress: Adding analog2_x [altera_avalon_pio 15.0]
Progress: Parameterizing module analog2_x
Progress: Adding analog2_y [altera_avalon_pio 15.0]
Progress: Parameterizing module analog2_y
Progress: Adding boton_a [altera_avalon_pio 15.0]
Progress: Parameterizing module boton_a
Progress: Adding boton_b [altera_avalon_pio 15.0]
Progress: Parameterizing module boton_b
Progress: Adding boton_down [altera_avalon_pio 15.0]
Progress: Parameterizing module boton_down
Progress: Adding boton_l [altera_avalon_pio 15.0]
Progress: Parameterizing module boton_l
Progress: Adding boton_left [altera_avalon_pio 15.0]
Progress: Parameterizing module boton_left
Progress: Adding boton_r [altera_avalon_pio 15.0]
Progress: Parameterizing module boton_r
Progress: Adding boton_right [altera_avalon_pio 15.0]
Progress: Parameterizing module boton_right
Progress: Adding boton_up [altera_avalon_pio 15.0]
Progress: Parameterizing module boton_up
Progress: Adding boton_x [altera_avalon_pio 15.0]
Progress: Parameterizing module boton_x
Progress: Adding boton_y [altera_avalon_pio 15.0]
Progress: Parameterizing module boton_y
Progress: Adding clk_sys [clock_source 15.0]
Progress: Parameterizing module clk_sys
Progress: Adding cpu [altera_nios2_qsys 15.0]
Progress: Parameterizing module cpu
Progress: Adding cx [altera_avalon_pio 15.0]
Progress: Parameterizing module cx
Progress: Adding cy [altera_avalon_pio 15.0]
Progress: Parameterizing module cy
Progress: Adding epcs [altera_avalon_epcs_flash_controller 15.0]
Progress: Parameterizing module epcs
Progress: Adding f_engine [chu_avalon_frac 1.0]
Progress: Parameterizing module f_engine
Progress: Adding frac_start [altera_avalon_pio 15.0]
Progress: Parameterizing module frac_start
Progress: Adding idler [altera_avalon_pio 15.0]
Progress: Parameterizing module idler
Progress: Adding iter_sig [altera_avalon_pio 15.0]
Progress: Parameterizing module iter_sig
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding max_it [altera_avalon_pio 15.0]
Progress: Parameterizing module max_it
Progress: Adding pio_led_green [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_led_green
Progress: Adding pio_sw [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_sw
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Adding sysid [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid
Progress: Adding timer_0 [altera_avalon_timer 15.0]
Progress: Parameterizing module timer_0
Progress: Adding touch_panel_busy [altera_avalon_pio 15.0]
Progress: Parameterizing module touch_panel_busy
Progress: Adding touch_panel_penirq_n [altera_avalon_pio 15.0]
Progress: Parameterizing module touch_panel_penirq_n
Progress: Adding touch_panel_spi [altera_avalon_spi 15.0]
Progress: Parameterizing module touch_panel_spi
Progress: Adding uart_0 [altera_avalon_uart 15.0]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: system.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd
Info: system.analog1_x: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.analog1_y: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.analog2_x: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.analog2_y: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.boton_a: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.boton_b: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.boton_down: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.boton_l: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.boton_left: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.boton_r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.boton_right: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.boton_up: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.boton_x: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.boton_y: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: system.cpu: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: system.epcs: Dedicated AS interface is not supported, signals are exported to top level design.
Info: system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: system.sysid: Time stamp will be automatically updated when this component is generated.
Info: system.touch_panel_busy: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.touch_panel_penirq_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: system.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver
Warning: system.epcs: Interrupt sender epcs.irq is not connected to an interrupt receiver
Info: system: Generating system "system" for QUARTUS_SYNTH
Warning: system: "No matching role found for epcs:epcs_control_port:dataavailable (dataavailable)"
Warning: system: "No matching role found for epcs:epcs_control_port:endofpacket (endofpacket)"
Warning: system: "No matching role found for epcs:epcs_control_port:readyfordata (readyfordata)"
Warning: system: "No matching role found for uart_0:s1:dataavailable (dataavailable)"
Warning: system: "No matching role found for uart_0:s1:readyfordata (readyfordata)"
Info: alt_vip_itc_0: "system" instantiated alt_vip_itc "alt_vip_itc_0"
Info: alt_vip_vfr_0: "system" instantiated alt_vip_vfr "alt_vip_vfr_0"
Info: analog1_x: Starting RTL generation for module 'system_analog1_x'
Info: analog1_x:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_analog1_x --dir=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6774_4510515861962342180.dir/0006_analog1_x_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6774_4510515861962342180.dir/0006_analog1_x_gen//system_analog1_x_component_configuration.pl  --do_build_sim=0  ]
Info: analog1_x: Done RTL generation for module 'system_analog1_x'
Info: analog1_x: "system" instantiated altera_avalon_pio "analog1_x"
Info: boton_a: Starting RTL generation for module 'system_boton_a'
Info: boton_a:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_boton_a --dir=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6774_4510515861962342180.dir/0007_boton_a_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6774_4510515861962342180.dir/0007_boton_a_gen//system_boton_a_component_configuration.pl  --do_build_sim=0  ]
Info: boton_a: Done RTL generation for module 'system_boton_a'
Info: boton_a: "system" instantiated altera_avalon_pio "boton_a"
Info: cpu: Starting RTL generation for module 'system_cpu'
Info: cpu:   Generation command is [exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=system_cpu --dir=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6774_4510515861962342180.dir/0008_cpu_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6774_4510515861962342180.dir/0008_cpu_gen//system_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2015.12.04 18:38:13 (*) Starting Nios II generation
Info: cpu: # 2015.12.04 18:38:13 (*)   Checking for plaintext license.
Info: cpu: # 2015.12.04 18:38:18 (*)   Plaintext license not found.
Info: cpu: # 2015.12.04 18:38:18 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2015.12.04 18:38:22 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2015.12.04 18:38:22 (*)   Elaborating CPU configuration settings
Info: cpu: # 2015.12.04 18:38:22 (*)   Creating all objects for CPU
Info: cpu: # 2015.12.04 18:38:22 (*)     Testbench
Info: cpu: # 2015.12.04 18:38:23 (*)     Instruction decoding
Info: cpu: # 2015.12.04 18:38:23 (*)       Instruction fields
Info: cpu: # 2015.12.04 18:38:23 (*)       Instruction decodes
Info: cpu: # 2015.12.04 18:38:25 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2015.12.04 18:38:25 (*)       Instruction controls
Info: cpu: # 2015.12.04 18:38:25 (*)     Pipeline frontend
Info: cpu: # 2015.12.04 18:38:26 (*)     Pipeline backend
Info: cpu: # 2015.12.04 18:38:33 (*)   Generating RTL from CPU objects
Info: cpu: # 2015.12.04 18:38:40 (*)   Creating encrypted RTL
Info: cpu: # 2015.12.04 18:38:42 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'system_cpu'
Info: cpu: "system" instantiated altera_nios2_qsys "cpu"
Info: epcs: Starting RTL generation for module 'system_epcs'
Info: epcs:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=system_epcs --dir=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6774_4510515861962342180.dir/0009_epcs_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6774_4510515861962342180.dir/0009_epcs_gen//system_epcs_component_configuration.pl  --do_build_sim=0  ]
Info: epcs: Done RTL generation for module 'system_epcs'
Info: epcs: "system" instantiated altera_avalon_epcs_flash_controller "epcs"
Info: f_engine: "system" instantiated chu_avalon_frac "f_engine"
Info: jtag_uart: Starting RTL generation for module 'system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart --dir=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6774_4510515861962342180.dir/0010_jtag_uart_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6774_4510515861962342180.dir/0010_jtag_uart_gen//system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'system_jtag_uart'
Info: jtag_uart: "system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: pio_led_green: Starting RTL generation for module 'system_pio_led_green'
Info: pio_led_green:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_pio_led_green --dir=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6774_4510515861962342180.dir/0011_pio_led_green_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6774_4510515861962342180.dir/0011_pio_led_green_gen//system_pio_led_green_component_configuration.pl  --do_build_sim=0  ]
Info: pio_led_green: Done RTL generation for module 'system_pio_led_green'
Info: pio_led_green: "system" instantiated altera_avalon_pio "pio_led_green"
Info: pio_sw: Starting RTL generation for module 'system_pio_sw'
Info: pio_sw:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_pio_sw --dir=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6774_4510515861962342180.dir/0012_pio_sw_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6774_4510515861962342180.dir/0012_pio_sw_gen//system_pio_sw_component_configuration.pl  --do_build_sim=0  ]
Info: pio_sw: Done RTL generation for module 'system_pio_sw'
Info: pio_sw: "system" instantiated altera_avalon_pio "pio_sw"
Info: sdram: Starting RTL generation for module 'system_sdram'
Info: sdram:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram --dir=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6774_4510515861962342180.dir/0013_sdram_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6774_4510515861962342180.dir/0013_sdram_gen//system_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'system_sdram'
Info: sdram: "system" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sysid: "system" instantiated altera_avalon_sysid_qsys "sysid"
Info: timer_0: Starting RTL generation for module 'system_timer_0'
Info: timer_0:   Generation command is [exec C:/altera/15.0/quartus/bin64//perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64//perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=system_timer_0 --dir=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6774_4510515861962342180.dir/0015_timer_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6774_4510515861962342180.dir/0015_timer_0_gen//system_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'system_timer_0'
Info: timer_0: "system" instantiated altera_avalon_timer "timer_0"
Info: touch_panel_penirq_n: Starting RTL generation for module 'system_touch_panel_penirq_n'
Info: touch_panel_penirq_n:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_touch_panel_penirq_n --dir=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6774_4510515861962342180.dir/0016_touch_panel_penirq_n_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6774_4510515861962342180.dir/0016_touch_panel_penirq_n_gen//system_touch_panel_penirq_n_component_configuration.pl  --do_build_sim=0  ]
Info: touch_panel_penirq_n: Done RTL generation for module 'system_touch_panel_penirq_n'
Info: touch_panel_penirq_n: "system" instantiated altera_avalon_pio "touch_panel_penirq_n"
Info: touch_panel_spi: Starting RTL generation for module 'system_touch_panel_spi'
Info: touch_panel_spi:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=system_touch_panel_spi --dir=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6774_4510515861962342180.dir/0017_touch_panel_spi_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6774_4510515861962342180.dir/0017_touch_panel_spi_gen//system_touch_panel_spi_component_configuration.pl  --do_build_sim=0  ]
Info: touch_panel_spi: Done RTL generation for module 'system_touch_panel_spi'
Info: touch_panel_spi: "system" instantiated altera_avalon_spi "touch_panel_spi"
Info: uart_0: Starting RTL generation for module 'system_uart_0'
Info: uart_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=system_uart_0 --dir=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6774_4510515861962342180.dir/0018_uart_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6774_4510515861962342180.dir/0018_uart_0_gen//system_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'system_uart_0'
Info: uart_0: "system" instantiated altera_avalon_uart "uart_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_024: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_025: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_026: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_027: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info: alt_vip_vfr_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "alt_vip_vfr_0_avalon_master_translator"
Info: sdram_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sdram_s1_translator"
Info: alt_vip_vfr_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "alt_vip_vfr_0_avalon_master_agent"
Info: sdram_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sdram_s1_agent"
Info: sdram_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sdram_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: cpu_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_instruction_master_limiter"
Info: Reusing file C:/FPGAs/Proyecto_final/system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file C:/FPGAs/Proyecto_final/system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/FPGAs/Proyecto_final/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/FPGAs/Proyecto_final/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/FPGAs/Proyecto_final/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/FPGAs/Proyecto_final/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/FPGAs/Proyecto_final/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file C:/FPGAs/Proyecto_final/system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/FPGAs/Proyecto_final/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: limiter_pipeline: "mm_interconnect_0" instantiated altera_avalon_st_pipeline_stage "limiter_pipeline"
Info: Reusing file C:/FPGAs/Proyecto_final/system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file C:/FPGAs/Proyecto_final/system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: system: Done "system" with 49 modules, 112 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
