--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml InstructionMemory.twx InstructionMemory.ncd -o
InstructionMemory.twr InstructionMemory.pcf

Design file:              InstructionMemory.ncd
Physical constraint file: InstructionMemory.pcf
Device,package,speed:     xc3s400,pq208,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
data_out<0> |    8.963(R)|clk_BUFGP         |   0.000|
data_out<1> |    8.598(R)|clk_BUFGP         |   0.000|
data_out<2> |    8.628(R)|clk_BUFGP         |   0.000|
data_out<3> |    8.302(R)|clk_BUFGP         |   0.000|
data_out<4> |   10.867(R)|clk_BUFGP         |   0.000|
data_out<5> |   10.553(R)|clk_BUFGP         |   0.000|
data_out<6> |    7.955(R)|clk_BUFGP         |   0.000|
data_out<7> |    7.919(R)|clk_BUFGP         |   0.000|
data_out<8> |    8.599(R)|clk_BUFGP         |   0.000|
data_out<9> |    8.284(R)|clk_BUFGP         |   0.000|
data_out<10>|    8.620(R)|clk_BUFGP         |   0.000|
data_out<11>|    8.284(R)|clk_BUFGP         |   0.000|
data_out<12>|   11.651(R)|clk_BUFGP         |   0.000|
data_out<13>|   11.959(R)|clk_BUFGP         |   0.000|
data_out<14>|    9.255(R)|clk_BUFGP         |   0.000|
data_out<15>|    8.737(R)|clk_BUFGP         |   0.000|
data_out<16>|    9.133(R)|clk_BUFGP         |   0.000|
data_out<17>|    8.823(R)|clk_BUFGP         |   0.000|
data_out<18>|   10.531(R)|clk_BUFGP         |   0.000|
data_out<19>|    7.613(R)|clk_BUFGP         |   0.000|
data_out<20>|    9.345(R)|clk_BUFGP         |   0.000|
data_out<21>|    9.025(R)|clk_BUFGP         |   0.000|
data_out<22>|    8.635(R)|clk_BUFGP         |   0.000|
data_out<23>|    8.637(R)|clk_BUFGP         |   0.000|
data_out<24>|    8.012(R)|clk_BUFGP         |   0.000|
data_out<25>|    8.221(R)|clk_BUFGP         |   0.000|
data_out<26>|    7.906(R)|clk_BUFGP         |   0.000|
data_out<27>|    7.961(R)|clk_BUFGP         |   0.000|
data_out<28>|   10.501(R)|clk_BUFGP         |   0.000|
data_out<29>|   10.496(R)|clk_BUFGP         |   0.000|
data_out<30>|    8.222(R)|clk_BUFGP         |   0.000|
data_out<31>|    8.088(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.303|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 04 14:55:34 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 144 MB



