Running: xsim.dir/Gated_SR_latch_dataflow_tb_behav/xsimk.exe -simmode gui -wdb Gated_SR_latch_dataflow_tb_behav.wdb -simrunnum 0 -socket 51997
Design successfully loaded
Design Loading Memory Usage: 5228 KB (Peak: 5228 KB)
Design Loading CPU Usage: 15 ms
Simulation completed
Simulation Memory Usage: 5864 KB (Peak: 5864 KB)
Simulation CPU Usage: 15 ms
