module Pipeline_top (clk,
    rst);
 input clk;
 input rst;

 wire VPWR;
 wire VGND;

endmodule
