INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/CacheController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/SRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/SramController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SramController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/MEM_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_Stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/Val2Generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Val2Generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/EXE_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_Stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/EXE_Stage_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_Stage_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/ConditionCheck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConditionCheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/ID_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_Stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/ID_Stage_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_Stage_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/RegisterPosEdge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterPosEdge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/RegIFId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegsIfId
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/StatusRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StatusRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_MEM/ip/design_MEM_MEM_Stage_0_0/sim/design_MEM_MEM_Stage_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_MEM_MEM_Stage_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_MEM/sim/design_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_MEM/ip/design_MEM_EXE_Stage_0_1/sim/design_MEM_EXE_Stage_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_MEM_EXE_Stage_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_MEM/ip/design_MEM_EXE_Stage_Reg_0_1/sim/design_MEM_EXE_Stage_Reg_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_MEM_EXE_Stage_Reg_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_MEM/ip/design_MEM_ID_Stage_0_1/sim/design_MEM_ID_Stage_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_MEM_ID_Stage_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_MEM/ip/design_MEM_ID_Stage_Reg_0_1/sim/design_MEM_ID_Stage_Reg_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_MEM_ID_Stage_Reg_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_MEM/ip/design_MEM_IF_0_1/sim/design_MEM_IF_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_MEM_IF_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_MEM/ip/design_MEM_RegsIfId_0_1/sim/design_MEM_RegsIfId_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_MEM_RegsIfId_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_MEM/ip/design_MEM_StatusRegister_0_1/sim/design_MEM_StatusRegister_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_MEM_StatusRegister_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_MEM/ip/design_MEM_xlconstant_0_1/sim/design_MEM_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_MEM_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_MEM/ip/design_MEM_xlconstant_1_0/sim/design_MEM_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_MEM_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_MEM/ip/design_MEM_xlconstant_2_0/sim/design_MEM_xlconstant_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_MEM_xlconstant_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/bd/design_MEM/hdl/design_MEM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_MEM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sim_1/new/MEM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_design_MEM_wrapper
