###############################################################
#  Generated by:      Cadence Innovus 23.13-s082_1
#  OS:                Linux x86_64(Host ID mun)
#  Generated on:      Fri Jun 27 10:56:24 2025
#  Design:            axis_sa
#  Command:           report_timing -early -max_paths 100 -group $cg  > "${reports_path}/$this_run(stage)/${cg}.hold.timing.rpt"
###############################################################
Path 1: MET (0.409 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[2][7][12]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[2][12]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.001

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.001
          Data Path:+    0.033
              Slack:=    0.409

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[2][7][12]/CK  -      CK             R     (arrival)                        20  0.027       -    0.001  
  ro_reg[2][7][12]/Q   -      CK->Q          F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.033    0.034  
  m_data[2][12]        -      m_data[2][12]  F     -                                 2  0.016   0.000    0.034  
#-------------------------------------------------------------------------------------------------------------
Path 2: MET (0.410 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[2][7][10]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[2][10]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.001

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.001
          Data Path:+    0.033
              Slack:=    0.410

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[2][7][10]/CK  -      CK             R     (arrival)                        20  0.027       -    0.001  
  ro_reg[2][7][10]/Q   -      CK->Q          F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.034    0.035  
  m_data[2][10]        -      m_data[2][10]  F     -                                 2  0.016   0.000    0.035  
#-------------------------------------------------------------------------------------------------------------
Path 3: MET (0.410 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[2][7][15]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[2][15]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.001

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.001
          Data Path:+    0.034
              Slack:=    0.410

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[2][7][15]/CK  -      CK             R     (arrival)                        20  0.027       -    0.001  
  ro_reg[2][7][15]/Q   -      CK->Q          F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.034    0.035  
  m_data[2][15]        -      m_data[2][15]  F     -                                 2  0.016   0.000    0.035  
#-------------------------------------------------------------------------------------------------------------
Path 4: MET (0.410 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[2][7][14]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[2][14]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.001

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.001
          Data Path:+    0.034
              Slack:=    0.410

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[2][7][14]/CK  -      CK             R     (arrival)                        20  0.027       -    0.001  
  ro_reg[2][7][14]/Q   -      CK->Q          F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.034    0.035  
  m_data[2][14]        -      m_data[2][14]  F     -                                 2  0.016   0.000    0.035  
#-------------------------------------------------------------------------------------------------------------
Path 5: MET (0.410 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[3][7][12]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[3][12]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.033
              Slack:=    0.410

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[3][7][12]/CK  -      CK             R     (arrival)                        20  0.023       -    0.002  
  ro_reg[3][7][12]/Q   -      CK->Q          F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.023   0.033    0.035  
  m_data[3][12]        -      m_data[3][12]  F     -                                 2  0.016   0.000    0.035  
#-------------------------------------------------------------------------------------------------------------
Path 6: MET (0.410 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[2][7][13]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[2][13]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.001

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.001
          Data Path:+    0.034
              Slack:=    0.410

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[2][7][13]/CK  -      CK             R     (arrival)                        20  0.027       -    0.001  
  ro_reg[2][7][13]/Q   -      CK->Q          F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.034    0.035  
  m_data[2][13]        -      m_data[2][13]  F     -                                 2  0.016   0.000    0.035  
#-------------------------------------------------------------------------------------------------------------
Path 7: MET (0.410 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[2][7][4]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[2][4]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.112 (P)
            Arrival:=    0.000        0.001

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.001
          Data Path:+    0.034
              Slack:=    0.410

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[2][7][4]/CK  -      CK            R     (arrival)                        20  0.026       -    0.001  
  ro_reg[2][7][4]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.026   0.034    0.035  
  m_data[2][4]        -      m_data[2][4]  F     -                                 2  0.017   0.000    0.035  
#-----------------------------------------------------------------------------------------------------------
Path 8: MET (0.410 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[2][7][1]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[2][1]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.112 (P)
            Arrival:=    0.000        0.001

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.001
          Data Path:+    0.034
              Slack:=    0.410

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[2][7][1]/CK  -      CK            R     (arrival)                        20  0.026       -    0.001  
  ro_reg[2][7][1]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.026   0.034    0.035  
  m_data[2][1]        -      m_data[2][1]  F     -                                 2  0.017   0.000    0.035  
#-----------------------------------------------------------------------------------------------------------
Path 9: MET (0.410 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[3][7][13]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[3][13]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.033
              Slack:=    0.410

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[3][7][13]/CK  -      CK             R     (arrival)                        20  0.023       -    0.002  
  ro_reg[3][7][13]/Q   -      CK->Q          F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.023   0.033    0.035  
  m_data[3][13]        -      m_data[3][13]  F     -                                 2  0.016   0.000    0.035  
#-------------------------------------------------------------------------------------------------------------
Path 10: MET (0.410 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[2][7][11]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[2][11]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.001

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.001
          Data Path:+    0.034
              Slack:=    0.410

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[2][7][11]/CK  -      CK             R     (arrival)                        20  0.027       -    0.001  
  ro_reg[2][7][11]/Q   -      CK->Q          F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.034    0.035  
  m_data[2][11]        -      m_data[2][11]  F     -                                 2  0.016   0.000    0.035  
#-------------------------------------------------------------------------------------------------------------
Path 11: MET (0.410 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[2][7][3]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[2][3]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.112 (P)
            Arrival:=    0.000        0.001

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.001
          Data Path:+    0.034
              Slack:=    0.410

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[2][7][3]/CK  -      CK            R     (arrival)                        20  0.026       -    0.001  
  ro_reg[2][7][3]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.026   0.034    0.035  
  m_data[2][3]        -      m_data[2][3]  F     -                                 2  0.017   0.000    0.035  
#-----------------------------------------------------------------------------------------------------------
Path 12: MET (0.410 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[3][7][15]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[3][15]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.033
              Slack:=    0.410

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[3][7][15]/CK  -      CK             R     (arrival)                        20  0.023       -    0.002  
  ro_reg[3][7][15]/Q   -      CK->Q          F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.023   0.033    0.035  
  m_data[3][15]        -      m_data[3][15]  F     -                                 2  0.016   0.000    0.035  
#-------------------------------------------------------------------------------------------------------------
Path 13: MET (0.410 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[2][7][9]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[2][9]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.033
              Slack:=    0.410

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[2][7][9]/CK  -      CK            R     (arrival)                        20  0.027       -    0.002  
  ro_reg[2][7][9]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.033    0.035  
  m_data[2][9]        -      m_data[2][9]  F     -                                 2  0.015   0.000    0.035  
#-----------------------------------------------------------------------------------------------------------
Path 14: MET (0.410 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[2][7][2]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[2][2]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.112 (P)
            Arrival:=    0.000        0.001

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.001
          Data Path:+    0.034
              Slack:=    0.410

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[2][7][2]/CK  -      CK            R     (arrival)                        20  0.026       -    0.001  
  ro_reg[2][7][2]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.026   0.034    0.035  
  m_data[2][2]        -      m_data[2][2]  F     -                                 2  0.017   0.000    0.035  
#-----------------------------------------------------------------------------------------------------------
Path 15: MET (0.410 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[2][7][0]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[2][0]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.112 (P)
            Arrival:=    0.000        0.001

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.001
          Data Path:+    0.034
              Slack:=    0.410

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[2][7][0]/CK  -      CK            R     (arrival)                        20  0.026       -    0.001  
  ro_reg[2][7][0]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.026   0.034    0.035  
  m_data[2][0]        -      m_data[2][0]  F     -                                 2  0.017   0.000    0.035  
#-----------------------------------------------------------------------------------------------------------
Path 16: MET (0.410 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[2][7][8]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[2][8]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.034
              Slack:=    0.410

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[2][7][8]/CK  -      CK            R     (arrival)                        20  0.027       -    0.002  
  ro_reg[2][7][8]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.034    0.035  
  m_data[2][8]        -      m_data[2][8]  F     -                                 2  0.016   0.000    0.035  
#-----------------------------------------------------------------------------------------------------------
Path 17: MET (0.410 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[3][7][14]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[3][14]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.033
              Slack:=    0.410

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[3][7][14]/CK  -      CK             R     (arrival)                        20  0.023       -    0.002  
  ro_reg[3][7][14]/Q   -      CK->Q          F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.023   0.033    0.035  
  m_data[3][14]        -      m_data[3][14]  F     -                                 2  0.016   0.000    0.035  
#-------------------------------------------------------------------------------------------------------------
Path 18: MET (0.410 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[3][7][11]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[3][11]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.114 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.033
              Slack:=    0.410

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[3][7][11]/CK  -      CK             R     (arrival)                        20  0.023       -    0.002  
  ro_reg[3][7][11]/Q   -      CK->Q          F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.023   0.033    0.035  
  m_data[3][11]        -      m_data[3][11]  F     -                                 2  0.016   0.000    0.035  
#-------------------------------------------------------------------------------------------------------------
Path 19: MET (0.410 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[3][7][10]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[3][10]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.114 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.033
              Slack:=    0.410

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[3][7][10]/CK  -      CK             R     (arrival)                        20  0.023       -    0.002  
  ro_reg[3][7][10]/Q   -      CK->Q          F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.023   0.033    0.035  
  m_data[3][10]        -      m_data[3][10]  F     -                                 2  0.016   0.000    0.035  
#-------------------------------------------------------------------------------------------------------------
Path 20: MET (0.410 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[3][7][6]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[3][6]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.034
              Slack:=    0.410

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[3][7][6]/CK  -      CK            R     (arrival)                        20  0.027       -    0.002  
  ro_reg[3][7][6]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.034    0.035  
  m_data[3][6]        -      m_data[3][6]  F     -                                 2  0.016   0.000    0.035  
#-----------------------------------------------------------------------------------------------------------
Path 21: MET (0.410 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[3][7][8]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[3][8]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.114 (P)
            Arrival:=    0.000        0.003

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.003
          Data Path:+    0.033
              Slack:=    0.410

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[3][7][8]/CK  -      CK            R     (arrival)                        20  0.023       -    0.003  
  ro_reg[3][7][8]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.023   0.033    0.035  
  m_data[3][8]        -      m_data[3][8]  F     -                                 2  0.016   0.000    0.035  
#-----------------------------------------------------------------------------------------------------------
Path 22: MET (0.411 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[1][7][0]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[1][0]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.001

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.001
          Data Path:+    0.035
              Slack:=    0.411

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[1][7][0]/CK  -      CK            R     (arrival)                        20  0.027       -    0.001  
  ro_reg[1][7][0]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.035    0.036  
  m_data[1][0]        -      m_data[1][0]  F     -                                 2  0.018   0.000    0.036  
#-----------------------------------------------------------------------------------------------------------
Path 23: MET (0.411 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[2][7][5]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[2][5]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.034
              Slack:=    0.411

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[2][7][5]/CK  -      CK            R     (arrival)                        20  0.027       -    0.002  
  ro_reg[2][7][5]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.034    0.036  
  m_data[2][5]        -      m_data[2][5]  F     -                                 2  0.016   0.000    0.036  
#-----------------------------------------------------------------------------------------------------------
Path 24: MET (0.411 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[3][7][9]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[3][9]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.114 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.033
              Slack:=    0.411

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[3][7][9]/CK  -      CK            R     (arrival)                        20  0.023       -    0.002  
  ro_reg[3][7][9]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.023   0.033    0.036  
  m_data[3][9]        -      m_data[3][9]  F     -                                 2  0.016   0.000    0.036  
#-----------------------------------------------------------------------------------------------------------
Path 25: MET (0.411 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[3][7][7]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[3][7]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.114 (P)
            Arrival:=    0.000        0.003

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.003
          Data Path:+    0.033
              Slack:=    0.411

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[3][7][7]/CK  -      CK            R     (arrival)                        20  0.023       -    0.003  
  ro_reg[3][7][7]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.023   0.033    0.036  
  m_data[3][7]        -      m_data[3][7]  F     -                                 2  0.016   0.000    0.036  
#-----------------------------------------------------------------------------------------------------------
Path 26: MET (0.411 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[2][7][6]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[2][6]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.034
              Slack:=    0.411

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[2][7][6]/CK  -      CK            R     (arrival)                        20  0.027       -    0.002  
  ro_reg[2][7][6]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.034    0.036  
  m_data[2][6]        -      m_data[2][6]  F     -                                 2  0.017   0.000    0.036  
#-----------------------------------------------------------------------------------------------------------
Path 27: MET (0.411 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[3][7][4]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[3][4]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.034
              Slack:=    0.411

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[3][7][4]/CK  -      CK            R     (arrival)                        20  0.027       -    0.002  
  ro_reg[3][7][4]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.034    0.036  
  m_data[3][4]        -      m_data[3][4]  F     -                                 2  0.017   0.000    0.036  
#-----------------------------------------------------------------------------------------------------------
Path 28: MET (0.411 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[2][7][7]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[2][7]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.034
              Slack:=    0.411

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[2][7][7]/CK  -      CK            R     (arrival)                        20  0.027       -    0.002  
  ro_reg[2][7][7]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.034    0.036  
  m_data[2][7]        -      m_data[2][7]  F     -                                 2  0.017   0.000    0.036  
#-----------------------------------------------------------------------------------------------------------
Path 29: MET (0.411 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[1][7][10]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[1][10]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.034
              Slack:=    0.411

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[1][7][10]/CK  -      CK             R     (arrival)                        20  0.027       -    0.002  
  ro_reg[1][7][10]/Q   -      CK->Q          F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.034    0.036  
  m_data[1][10]        -      m_data[1][10]  F     -                                 2  0.017   0.000    0.036  
#-------------------------------------------------------------------------------------------------------------
Path 30: MET (0.411 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[1][7][8]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[1][8]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.034
              Slack:=    0.411

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[1][7][8]/CK  -      CK            R     (arrival)                        20  0.027       -    0.002  
  ro_reg[1][7][8]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.034    0.036  
  m_data[1][8]        -      m_data[1][8]  F     -                                 2  0.017   0.000    0.036  
#-----------------------------------------------------------------------------------------------------------
Path 31: MET (0.411 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[1][7][7]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[1][7]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.035
              Slack:=    0.411

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[1][7][7]/CK  -      CK            R     (arrival)                        20  0.027       -    0.002  
  ro_reg[1][7][7]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.035    0.036  
  m_data[1][7]        -      m_data[1][7]  F     -                                 2  0.018   0.000    0.036  
#-----------------------------------------------------------------------------------------------------------
Path 32: MET (0.411 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[3][7][5]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[3][5]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.035
              Slack:=    0.411

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[3][7][5]/CK  -      CK            R     (arrival)                        20  0.027       -    0.002  
  ro_reg[3][7][5]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.035    0.036  
  m_data[3][5]        -      m_data[3][5]  F     -                                 2  0.018   0.000    0.036  
#-----------------------------------------------------------------------------------------------------------
Path 33: MET (0.411 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[1][7][11]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[1][11]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.035
              Slack:=    0.411

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[1][7][11]/CK  -      CK             R     (arrival)                        20  0.027       -    0.002  
  ro_reg[1][7][11]/Q   -      CK->Q          F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.034    0.036  
  m_data[1][11]        -      m_data[1][11]  F     -                                 2  0.018   0.000    0.036  
#-------------------------------------------------------------------------------------------------------------
Path 34: MET (0.411 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[3][7][2]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[3][2]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.035
              Slack:=    0.411

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[3][7][2]/CK  -      CK            R     (arrival)                        20  0.027       -    0.002  
  ro_reg[3][7][2]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.035    0.036  
  m_data[3][2]        -      m_data[3][2]  F     -                                 2  0.018   0.000    0.036  
#-----------------------------------------------------------------------------------------------------------
Path 35: MET (0.412 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[1][7][15]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[1][15]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.035
              Slack:=    0.412

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[1][7][15]/CK  -      CK             R     (arrival)                        20  0.027       -    0.002  
  ro_reg[1][7][15]/Q   -      CK->Q          F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.035    0.037  
  m_data[1][15]        -      m_data[1][15]  F     -                                 2  0.018   0.000    0.037  
#-------------------------------------------------------------------------------------------------------------
Path 36: MET (0.412 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[1][7][13]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[1][13]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.035
              Slack:=    0.412

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[1][7][13]/CK  -      CK             R     (arrival)                        20  0.027       -    0.002  
  ro_reg[1][7][13]/Q   -      CK->Q          F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.035    0.037  
  m_data[1][13]        -      m_data[1][13]  F     -                                 2  0.018   0.000    0.037  
#-------------------------------------------------------------------------------------------------------------
Path 37: MET (0.412 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[1][7][9]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[1][9]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.035
              Slack:=    0.412

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[1][7][9]/CK  -      CK            R     (arrival)                        20  0.027       -    0.002  
  ro_reg[1][7][9]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.035    0.037  
  m_data[1][9]        -      m_data[1][9]  F     -                                 2  0.018   0.000    0.037  
#-----------------------------------------------------------------------------------------------------------
Path 38: MET (0.412 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[1][7][5]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[1][5]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.035
              Slack:=    0.412

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[1][7][5]/CK  -      CK            R     (arrival)                        20  0.027       -    0.002  
  ro_reg[1][7][5]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.035    0.037  
  m_data[1][5]        -      m_data[1][5]  F     -                                 2  0.018   0.000    0.037  
#-----------------------------------------------------------------------------------------------------------
Path 39: MET (0.412 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[3][7][3]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[3][3]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.035
              Slack:=    0.412

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[3][7][3]/CK  -      CK            R     (arrival)                        20  0.027       -    0.002  
  ro_reg[3][7][3]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.035    0.037  
  m_data[3][3]        -      m_data[3][3]  F     -                                 2  0.019   0.000    0.037  
#-----------------------------------------------------------------------------------------------------------
Path 40: MET (0.412 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[1][7][6]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[1][6]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.035
              Slack:=    0.412

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[1][7][6]/CK  -      CK            R     (arrival)                        20  0.027       -    0.002  
  ro_reg[1][7][6]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.035    0.037  
  m_data[1][6]        -      m_data[1][6]  F     -                                 2  0.019   0.000    0.037  
#-----------------------------------------------------------------------------------------------------------
Path 41: MET (0.412 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[1][7][3]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[1][3]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.114 (P)
            Arrival:=    0.000        0.003

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.003
          Data Path:+    0.035
              Slack:=    0.412

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[1][7][3]/CK  -      CK            R     (arrival)                        20  0.028       -    0.003  
  ro_reg[1][7][3]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.028   0.034    0.037  
  m_data[1][3]        -      m_data[1][3]  F     -                                 2  0.018   0.000    0.037  
#-----------------------------------------------------------------------------------------------------------
Path 42: MET (0.412 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[1][7][2]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[1][2]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.114 (P)
            Arrival:=    0.000        0.003

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.003
          Data Path:+    0.035
              Slack:=    0.412

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[1][7][2]/CK  -      CK            R     (arrival)                        20  0.028       -    0.003  
  ro_reg[1][7][2]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.028   0.035    0.037  
  m_data[1][2]        -      m_data[1][2]  F     -                                 2  0.018   0.000    0.037  
#-----------------------------------------------------------------------------------------------------------
Path 43: MET (0.412 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[1][7][12]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[1][12]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.036
              Slack:=    0.412

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[1][7][12]/CK  -      CK             R     (arrival)                        20  0.027       -    0.002  
  ro_reg[1][7][12]/Q   -      CK->Q          F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.036    0.037  
  m_data[1][12]        -      m_data[1][12]  F     -                                 2  0.020   0.000    0.037  
#-------------------------------------------------------------------------------------------------------------
Path 44: MET (0.412 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[1][7][1]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[1][1]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.114 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.035
              Slack:=    0.412

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[1][7][1]/CK  -      CK            R     (arrival)                        20  0.028       -    0.002  
  ro_reg[1][7][1]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.028   0.035    0.037  
  m_data[1][1]        -      m_data[1][1]  F     -                                 2  0.018   0.000    0.037  
#-----------------------------------------------------------------------------------------------------------
Path 45: MET (0.412 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[1][7][14]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[1][14]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.036
              Slack:=    0.412

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[1][7][14]/CK  -      CK             R     (arrival)                        20  0.027       -    0.002  
  ro_reg[1][7][14]/Q   -      CK->Q          F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.036    0.037  
  m_data[1][14]        -      m_data[1][14]  F     -                                 2  0.020   0.000    0.037  
#-------------------------------------------------------------------------------------------------------------
Path 46: MET (0.413 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[3][7][0]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[3][0]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.001

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.001
          Data Path:+    0.036
              Slack:=    0.413

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[3][7][0]/CK  -      CK            R     (arrival)                        20  0.027       -    0.001  
  ro_reg[3][7][0]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.036    0.038  
  m_data[3][0]        -      m_data[3][0]  F     -                                 2  0.021   0.000    0.038  
#-----------------------------------------------------------------------------------------------------------
Path 47: MET (0.413 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[3][7][1]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[3][1]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.036
              Slack:=    0.413

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[3][7][1]/CK  -      CK            R     (arrival)                        20  0.027       -    0.002  
  ro_reg[3][7][1]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.036    0.038  
  m_data[3][1]        -      m_data[3][1]  F     -                                 2  0.021   0.000    0.038  
#-----------------------------------------------------------------------------------------------------------
Path 48: MET (0.413 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[0][7][1]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[0][1]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.036
              Slack:=    0.413

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[0][7][1]/CK  -      CK            R     (arrival)                        20  0.027       -    0.002  
  ro_reg[0][7][1]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.037    0.038  
  m_data[0][1]        -      m_data[0][1]  F     -                                 2  0.021   0.000    0.038  
#-----------------------------------------------------------------------------------------------------------
Path 49: MET (0.413 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[1][7][4]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[1][4]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.114 (P)
            Arrival:=    0.000        0.003

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.003
          Data Path:+    0.036
              Slack:=    0.413

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[1][7][4]/CK  -      CK            R     (arrival)                        20  0.028       -    0.003  
  ro_reg[1][7][4]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.028   0.036    0.038  
  m_data[1][4]        -      m_data[1][4]  F     -                                 2  0.020   0.000    0.038  
#-----------------------------------------------------------------------------------------------------------
Path 50: MET (0.413 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[0][7][0]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[0][0]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.037
              Slack:=    0.413

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[0][7][0]/CK  -      CK            R     (arrival)                        20  0.027       -    0.002  
  ro_reg[0][7][0]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.037    0.038  
  m_data[0][0]        -      m_data[0][0]  F     -                                 2  0.021   0.000    0.038  
#-----------------------------------------------------------------------------------------------------------
Path 51: MET (0.414 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[0][7][2]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[0][2]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.037
              Slack:=    0.414

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[0][7][2]/CK  -      CK            R     (arrival)                        20  0.027       -    0.002  
  ro_reg[0][7][2]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.037    0.039  
  m_data[0][2]        -      m_data[0][2]  F     -                                 2  0.022   0.000    0.039  
#-----------------------------------------------------------------------------------------------------------
Path 52: MET (0.414 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[0][7][4]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[0][4]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.037
              Slack:=    0.414

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[0][7][4]/CK  -      CK            R     (arrival)                        20  0.028       -    0.002  
  ro_reg[0][7][4]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.028   0.037    0.039  
  m_data[0][4]        -      m_data[0][4]  F     -                                 2  0.022   0.000    0.039  
#-----------------------------------------------------------------------------------------------------------
Path 53: MET (0.415 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[0][7][9]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[0][9]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.038
              Slack:=    0.415

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[0][7][9]/CK  -      CK            R     (arrival)                        20  0.028       -    0.002  
  ro_reg[0][7][9]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.028   0.038    0.040  
  m_data[0][9]        -      m_data[0][9]  F     -                                 2  0.023   0.000    0.040  
#-----------------------------------------------------------------------------------------------------------
Path 54: MET (0.415 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[0][7][6]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[0][6]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.038
              Slack:=    0.415

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[0][7][6]/CK  -      CK            R     (arrival)                        20  0.028       -    0.002  
  ro_reg[0][7][6]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.028   0.038    0.040  
  m_data[0][6]        -      m_data[0][6]  F     -                                 2  0.024   0.000    0.040  
#-----------------------------------------------------------------------------------------------------------
Path 55: MET (0.415 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[0][7][3]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[0][3]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.001

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.001
          Data Path:+    0.038
              Slack:=    0.415

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[0][7][3]/CK  -      CK            R     (arrival)                        20  0.027       -    0.001  
  ro_reg[0][7][3]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.027   0.038    0.040  
  m_data[0][3]        -      m_data[0][3]  F     -                                 2  0.024   0.000    0.040  
#-----------------------------------------------------------------------------------------------------------
Path 56: MET (0.415 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[0][7][7]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[0][7]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.038
              Slack:=    0.415

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[0][7][7]/CK  -      CK            R     (arrival)                        20  0.028       -    0.002  
  ro_reg[0][7][7]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.028   0.038    0.040  
  m_data[0][7]        -      m_data[0][7]  F     -                                 2  0.023   0.000    0.040  
#-----------------------------------------------------------------------------------------------------------
Path 57: MET (0.415 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[0][7][5]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[0][5]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.039
              Slack:=    0.415

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[0][7][5]/CK  -      CK            R     (arrival)                        20  0.028       -    0.002  
  ro_reg[0][7][5]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.028   0.039    0.040  
  m_data[0][5]        -      m_data[0][5]  F     -                                 2  0.024   0.000    0.040  
#-----------------------------------------------------------------------------------------------------------
Path 58: MET (0.415 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[0][7][8]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[0][8]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.039
              Slack:=    0.415

#-----------------------------------------------------------------------------------------------------------
# Timing Point        Flags  Arc           Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  ro_reg[0][7][8]/CK  -      CK            R     (arrival)                        20  0.028       -    0.002  
  ro_reg[0][7][8]/Q   -      CK->Q         F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.028   0.039    0.040  
  m_data[0][8]        -      m_data[0][8]  F     -                                 2  0.024   0.000    0.040  
#-----------------------------------------------------------------------------------------------------------
Path 59: MET (0.416 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[0][7][10]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[0][10]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.039
              Slack:=    0.416

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[0][7][10]/CK  -      CK             R     (arrival)                        20  0.028       -    0.002  
  ro_reg[0][7][10]/Q   -      CK->Q          F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.028   0.039    0.041  
  m_data[0][10]        -      m_data[0][10]  F     -                                 2  0.025   0.000    0.041  
#-------------------------------------------------------------------------------------------------------------
Path 60: MET (0.416 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[0][7][13]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[0][13]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.039
              Slack:=    0.416

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[0][7][13]/CK  -      CK             R     (arrival)                        20  0.028       -    0.002  
  ro_reg[0][7][13]/Q   -      CK->Q          F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.028   0.039    0.041  
  m_data[0][13]        -      m_data[0][13]  F     -                                 2  0.025   0.000    0.041  
#-------------------------------------------------------------------------------------------------------------
Path 61: MET (0.416 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[0][7][11]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[0][11]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.039
              Slack:=    0.416

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[0][7][11]/CK  -      CK             R     (arrival)                        20  0.028       -    0.002  
  ro_reg[0][7][11]/Q   -      CK->Q          F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.028   0.039    0.041  
  m_data[0][11]        -      m_data[0][11]  F     -                                 2  0.025   0.000    0.041  
#-------------------------------------------------------------------------------------------------------------
Path 62: MET (0.416 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[0][7][15]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[0][15]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.040
              Slack:=    0.416

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[0][7][15]/CK  -      CK             R     (arrival)                        20  0.028       -    0.002  
  ro_reg[0][7][15]/Q   -      CK->Q          F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.028   0.040    0.041  
  m_data[0][15]        -      m_data[0][15]  F     -                                 2  0.026   0.000    0.041  
#-------------------------------------------------------------------------------------------------------------
Path 63: MET (0.416 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[0][7][12]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[0][12]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.040
              Slack:=    0.416

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[0][7][12]/CK  -      CK             R     (arrival)                        20  0.028       -    0.002  
  ro_reg[0][7][12]/Q   -      CK->Q          F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.028   0.040    0.041  
  m_data[0][12]        -      m_data[0][12]  F     -                                 2  0.026   0.000    0.041  
#-------------------------------------------------------------------------------------------------------------
Path 64: MET (0.417 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) ro_reg[0][7][14]/CK
              Clock: (R) CLK
           Endpoint: (F) m_data[0][14]
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.040
              Slack:=    0.417

#-------------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc            Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  ro_reg[0][7][14]/CK  -      CK             R     (arrival)                        20  0.028       -    0.002  
  ro_reg[0][7][14]/Q   -      CK->Q          F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.028   0.040    0.042  
  m_data[0][14]        -      m_data[0][14]  F     -                                 2  0.027   0.000    0.042  
#-------------------------------------------------------------------------------------------------------------
Path 65: MET (0.431 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) retime_s9_48_reg/CK
              Clock: (R) CLK
           Endpoint: (F) m_last
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.054
              Slack:=    0.431

#------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  retime_s9_48_reg/CK  -      CK      R     (arrival)                        20  0.028       -    0.002  
  retime_s9_48_reg/Q   -      CK->Q   F     DFFRPQA_X1M_A9PP140ZTUL_C35       4  0.028   0.054    0.056  
  m_last               -      m_last  F     -                                 4  0.051   0.000    0.056  
#------------------------------------------------------------------------------------------------------
Path 66: MET (0.458 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) retime_s1_21_reg/CK
              Clock: (R) CLK
           Endpoint: (F) m_valid
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.113 (P)
            Arrival:=    0.000        0.002

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.002
          Data Path:+    0.081
              Slack:=    0.458

#-------------------------------------------------------------------------------------------------------
# Timing Point         Flags  Arc      Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  retime_s1_21_reg/CK  -      CK       R     (arrival)                        20  0.028       -    0.002  
  retime_s1_21_reg/Q   -      CK->Q    F     DFFRPQA_X1M_A9PP140ZTUL_C35       2  0.028   0.030    0.032  
  g33683/Y             -      A->Y     F     AND2_X1M_A9PP140ZTUL_C35          5  0.010   0.052    0.083  
  m_valid              -      m_valid  F     -                                 5  0.067   0.000    0.083  
#-------------------------------------------------------------------------------------------------------
Path 67: MET (0.785 ns) Early Output Delay Assertion
               View: bc_analysis_view
              Group: reg2out
         Startpoint: (R) retime_s4_163_reg/CK
              Clock: (R) CLK
           Endpoint: (F) s_ready
              Clock: (R) CLK

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000       -0.111
        Net Latency:+    0.000 (P)    0.117 (P)
            Arrival:=    0.000        0.006

       Output Delay:-    0.500
        Uncertainty:+    0.125
      Required Time:=   -0.375
       Launch Clock:=    0.006
          Data Path:+    0.404
              Slack:=    0.785

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc      Edge  Cell                         Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  retime_s4_163_reg/CK             -      CK       R     (arrival)                        20  0.027       -    0.006  
  retime_s4_163_reg/Q              -      CK->Q    R     DFFRPQA_X1M_A9PP140ZTUL_C35       3  0.027   0.039    0.045  
  g39220__1666/Y                   -      B1->Y    R     AO22_X1M_A9PP140ZTUL_C35          1  0.014   0.023    0.068  
  g39175__1705/Y                   -      C->Y     R     OR3_X2M_A9PP140ZTUL_C35          54  0.016   0.112    0.180  
  place_opt_inst_FE_OFC40_n_203/Y  -      A->Y     R     BUFH_X1M_A9PP140ZTUL_C35         37  0.166   0.111    0.292  
  g46132/Y                         -      A->Y     F     INV_X2M_A9PP140ZTUL_C35          67  0.184   0.118    0.410  
  s_ready                          -      s_ready  F     -                                67  0.146   0.000    0.410  
#-------------------------------------------------------------------------------------------------------------------

