\hypertarget{union__hw__dac__datnh}{}\section{\+\_\+hw\+\_\+dac\+\_\+datnh Union Reference}
\label{union__hw__dac__datnh}\index{\+\_\+hw\+\_\+dac\+\_\+datnh@{\+\_\+hw\+\_\+dac\+\_\+datnh}}


H\+W\+\_\+\+D\+A\+C\+\_\+\+D\+A\+TnH -\/ D\+AC Data High Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+dac.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__dac__datnh_1_1__hw__dac__datnh__bitfields}{\+\_\+hw\+\_\+dac\+\_\+datnh\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__dac__datnh_aed6478ff67522c0fdaeab7f1b3d32846}{}\label{union__hw__dac__datnh_aed6478ff67522c0fdaeab7f1b3d32846}

\item 
struct \hyperlink{struct__hw__dac__datnh_1_1__hw__dac__datnh__bitfields}{\+\_\+hw\+\_\+dac\+\_\+datnh\+::\+\_\+hw\+\_\+dac\+\_\+datnh\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__dac__datnh_a6450efbe486b799980f4793f6a891cc1}{}\label{union__hw__dac__datnh_a6450efbe486b799980f4793f6a891cc1}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+D\+A\+C\+\_\+\+D\+A\+TnH -\/ D\+AC Data High Register (RW) 

Reset value\+: 0x00U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+dac.\+h\end{DoxyCompactItemize}
