# 12x12_BoothRecodedMultiplier_verilog