{"files":[{"patch":"@@ -1338,1 +1338,4 @@\n-  assert((csr != CSR_INSTRET && csr != CSR_CYCLE && csr != CSR_TIME) || VM_Version::ext_Zicntr.enabled(), \"sanity\");\n+  \/\/ These three are specified in zicntr and are unused.\n+  \/\/ Before adding use-cases add the appropriate hwprobe and flag.\n+  assert(csr != CSR_INSTRET && csr != CSR_CYCLE && csr != CSR_TIME,\n+         \"Not intended for use without enabling zicntr.\");\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp","additions":4,"deletions":1,"binary":false,"changes":5,"status":"modified"}]}