[16:38:01.807] <TB0>     INFO: *** Welcome to pxar ***
[16:38:01.807] <TB0>     INFO: *** Today: 2016/04/28
[16:38:01.814] <TB0>     INFO: *** Version: b2a7-dirty
[16:38:01.814] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C15.dat
[16:38:01.814] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:38:01.814] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//defaultMaskFile.dat
[16:38:01.814] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters_C15.dat
[16:38:01.889] <TB0>     INFO:         clk: 4
[16:38:01.889] <TB0>     INFO:         ctr: 4
[16:38:01.889] <TB0>     INFO:         sda: 19
[16:38:01.889] <TB0>     INFO:         tin: 9
[16:38:01.889] <TB0>     INFO:         level: 15
[16:38:01.889] <TB0>     INFO:         triggerdelay: 0
[16:38:01.889] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[16:38:01.889] <TB0>     INFO: Log level: DEBUG
[16:38:01.899] <TB0>     INFO: Found DTB DTB_WWXGRB
[16:38:01.911] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[16:38:01.914] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[16:38:01.916] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[16:38:03.471] <TB0>     INFO: DUT info: 
[16:38:03.471] <TB0>     INFO: The DUT currently contains the following objects:
[16:38:03.471] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[16:38:03.471] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[16:38:03.471] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[16:38:03.471] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[16:38:03.471] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:03.471] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:03.471] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:03.471] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:03.471] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:03.471] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:03.471] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:03.471] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:03.471] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:03.471] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:03.471] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:03.471] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:03.471] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:03.471] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:03.471] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:03.471] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[16:38:03.472] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:38:03.473] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:38:03.474] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:38:03.474] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[16:38:03.474] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[16:38:03.474] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[16:38:03.474] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[16:38:03.474] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[16:38:03.474] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[16:38:03.474] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[16:38:03.474] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[16:38:03.474] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:38:03.474] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:38:03.476] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30883840
[16:38:03.476] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xfa5f90
[16:38:03.476] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xf1a770
[16:38:03.476] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f54e9d94010
[16:38:03.476] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f54effff510
[16:38:03.476] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30949376 fPxarMemory = 0x7f54e9d94010
[16:38:03.478] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 377.8mA
[16:38:03.479] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 474.3mA
[16:38:03.480] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.7 C
[16:38:03.480] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[16:38:03.880] <TB0>     INFO: enter 'restricted' command line mode
[16:38:03.881] <TB0>     INFO: enter test to run
[16:38:03.881] <TB0>     INFO:   test: FPIXTest no parameter change
[16:38:03.881] <TB0>     INFO:   running: fpixtest
[16:38:03.881] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[16:38:03.884] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[16:38:03.884] <TB0>     INFO: ######################################################################
[16:38:03.884] <TB0>     INFO: PixTestFPIXTest::doTest()
[16:38:03.884] <TB0>     INFO: ######################################################################
[16:38:03.887] <TB0>     INFO: ######################################################################
[16:38:03.887] <TB0>     INFO: PixTestPretest::doTest()
[16:38:03.887] <TB0>     INFO: ######################################################################
[16:38:03.890] <TB0>     INFO:    ----------------------------------------------------------------------
[16:38:03.890] <TB0>     INFO:    PixTestPretest::programROC() 
[16:38:03.890] <TB0>     INFO:    ----------------------------------------------------------------------
[16:38:21.907] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[16:38:21.907] <TB0>     INFO: IA differences per ROC:  18.5 20.1 18.5 19.3 20.9 20.1 18.5 17.7 18.5 19.3 16.9 17.7 20.1 18.5 19.3 20.1
[16:38:21.982] <TB0>     INFO:    ----------------------------------------------------------------------
[16:38:21.982] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[16:38:21.982] <TB0>     INFO:    ----------------------------------------------------------------------
[16:38:22.085] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 69.2812 mA
[16:38:22.187] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.9188 mA
[16:38:22.288] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 24.7188 mA
[16:38:22.389] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  75 Ia 23.9188 mA
[16:38:22.490] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.9188 mA
[16:38:22.592] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.9188 mA
[16:38:22.693] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 25.5188 mA
[16:38:22.801] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  70 Ia 23.9188 mA
[16:38:22.903] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 24.7188 mA
[16:38:22.003] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  75 Ia 23.9188 mA
[16:38:23.105] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.1188 mA
[16:38:23.206] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  83 Ia 24.7188 mA
[16:38:23.306] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  80 Ia 23.9188 mA
[16:38:23.408] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.3188 mA
[16:38:23.509] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  88 Ia 24.7188 mA
[16:38:23.609] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  85 Ia 24.7188 mA
[16:38:23.710] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  82 Ia 23.9188 mA
[16:38:23.812] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.1188 mA
[16:38:23.913] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  83 Ia 23.9188 mA
[16:38:24.015] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.1188 mA
[16:38:24.115] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  83 Ia 24.7188 mA
[16:38:24.216] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  80 Ia 23.9188 mA
[16:38:24.318] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 20.7188 mA
[16:38:24.418] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  98 Ia 24.7188 mA
[16:38:24.519] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  95 Ia 24.7188 mA
[16:38:24.619] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  92 Ia 23.9188 mA
[16:38:24.721] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.1188 mA
[16:38:24.822] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  83 Ia 23.9188 mA
[16:38:24.924] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 24.7188 mA
[16:38:25.025] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  75 Ia 23.9188 mA
[16:38:25.126] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.3188 mA
[16:38:25.227] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  88 Ia 24.7188 mA
[16:38:25.328] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  85 Ia 24.7188 mA
[16:38:25.429] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  82 Ia 23.9188 mA
[16:38:25.530] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.9188 mA
[16:38:25.632] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.9188 mA
[16:38:25.663] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  78
[16:38:25.663] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  75
[16:38:25.663] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  78
[16:38:25.663] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  78
[16:38:25.664] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  70
[16:38:25.664] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  75
[16:38:25.664] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  80
[16:38:25.664] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  82
[16:38:25.664] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  83
[16:38:25.664] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  80
[16:38:25.664] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  92
[16:38:25.664] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  83
[16:38:25.665] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  75
[16:38:25.665] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  82
[16:38:25.665] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  78
[16:38:25.665] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  78
[16:38:27.492] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 387.5 mA = 24.2188 mA/ROC
[16:38:27.492] <TB0>     INFO: i(loss) [mA/ROC]:     20.1  20.1  19.3  20.1  19.3  20.1  20.1  20.1  20.1  20.1  20.1  20.1  20.1  19.3  19.3  20.1
[16:38:27.532] <TB0>     INFO:    ----------------------------------------------------------------------
[16:38:27.532] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[16:38:27.532] <TB0>     INFO:    ----------------------------------------------------------------------
[16:38:27.668] <TB0>     INFO: Expecting 231680 events.
[16:38:35.857] <TB0>     INFO: 231680 events read in total (7471ms).
[16:38:36.013] <TB0>     INFO: Test took 8478ms.
[16:38:36.215] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 96 and Delta(CalDel) = 57
[16:38:36.219] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 120 and Delta(CalDel) = 59
[16:38:36.223] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 89 and Delta(CalDel) = 64
[16:38:36.226] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 104 and Delta(CalDel) = 63
[16:38:36.229] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 101 and Delta(CalDel) = 59
[16:38:36.233] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 84 and Delta(CalDel) = 56
[16:38:36.236] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 90 and Delta(CalDel) = 57
[16:38:36.240] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 97 and Delta(CalDel) = 62
[16:38:36.244] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 88 and Delta(CalDel) = 61
[16:38:36.247] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 92 and Delta(CalDel) = 59
[16:38:36.250] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 74 and Delta(CalDel) = 69
[16:38:36.254] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 94 and Delta(CalDel) = 60
[16:38:36.257] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 99 and Delta(CalDel) = 58
[16:38:36.261] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 92 and Delta(CalDel) = 63
[16:38:36.264] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 91 and Delta(CalDel) = 61
[16:38:36.268] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 94 and Delta(CalDel) = 63
[16:38:36.311] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[16:38:36.347] <TB0>     INFO:    ----------------------------------------------------------------------
[16:38:36.347] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[16:38:36.347] <TB0>     INFO:    ----------------------------------------------------------------------
[16:38:36.483] <TB0>     INFO: Expecting 231680 events.
[16:38:44.624] <TB0>     INFO: 231680 events read in total (7426ms).
[16:38:44.630] <TB0>     INFO: Test took 8279ms.
[16:38:44.655] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 110 +/- 30
[16:38:44.967] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30
[16:38:44.970] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31.5
[16:38:44.974] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31
[16:38:44.977] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30
[16:38:44.981] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 28.5
[16:38:44.984] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 29.5
[16:38:44.988] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30.5
[16:38:44.991] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30.5
[16:38:44.995] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 120 +/- 29
[16:38:44.999] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 163 +/- 33.5
[16:38:44.002] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30.5
[16:38:45.006] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 29.5
[16:38:45.010] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 32
[16:38:45.013] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 29.5
[16:38:45.017] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31.5
[16:38:45.058] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[16:38:45.058] <TB0>     INFO: CalDel:      110   128   148   137   131   124   130   138   134   120   163   125   124   139   133   148
[16:38:45.058] <TB0>     INFO: VthrComp:     51    51    51    52    51    51    51    51    51    51    51    51    51    51    51    51
[16:38:45.062] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C0.dat
[16:38:45.063] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C1.dat
[16:38:45.063] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C2.dat
[16:38:45.063] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C3.dat
[16:38:45.063] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C4.dat
[16:38:45.063] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C5.dat
[16:38:45.063] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C6.dat
[16:38:45.063] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C7.dat
[16:38:45.064] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C8.dat
[16:38:45.064] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C9.dat
[16:38:45.064] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C10.dat
[16:38:45.064] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C11.dat
[16:38:45.064] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C12.dat
[16:38:45.064] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C13.dat
[16:38:45.064] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C14.dat
[16:38:45.064] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C15.dat
[16:38:45.065] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:38:45.065] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:38:45.065] <TB0>     INFO: PixTestPretest::doTest() done, duration: 41 seconds
[16:38:45.065] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[16:38:45.157] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[16:38:45.157] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[16:38:45.157] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[16:38:45.157] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[16:38:45.160] <TB0>     INFO: ######################################################################
[16:38:45.160] <TB0>     INFO: PixTestTiming::doTest()
[16:38:45.160] <TB0>     INFO: ######################################################################
[16:38:45.160] <TB0>     INFO:    ----------------------------------------------------------------------
[16:38:45.160] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[16:38:45.160] <TB0>     INFO:    ----------------------------------------------------------------------
[16:38:45.160] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:38:52.134] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:38:54.406] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:38:56.680] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:38:58.969] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:39:01.252] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:39:03.527] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:39:05.803] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:39:08.077] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:39:15.426] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:39:17.698] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:39:19.983] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:39:22.270] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:39:24.564] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:39:26.842] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:39:29.115] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:39:31.388] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:39:34.601] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:39:36.121] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:39:37.643] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:39:39.162] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:39:40.683] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:39:42.202] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:39:43.722] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:39:45.242] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:39:50.003] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:39:52.523] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:39:58.179] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:39:59.703] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:40:01.224] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:40:02.744] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:40:04.266] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:40:05.787] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:40:08.437] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:40:09.958] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:40:11.481] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:40:12.002] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:40:15.278] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:40:16.807] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:40:18.334] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:40:19.854] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:40:25.076] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:40:27.348] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:40:29.622] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:40:31.896] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:40:39.227] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:40:41.500] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:40:43.778] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:40:46.051] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:40:52.442] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:40:54.716] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:40:56.994] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:40:59.268] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:41:05.111] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:41:07.385] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:41:11.545] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:41:13.831] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:41:19.232] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:41:21.506] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:41:23.779] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:41:26.051] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:41:28.324] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:41:30.600] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:41:32.875] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:41:35.151] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:41:42.500] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:41:44.777] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:41:47.054] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:41:49.330] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:41:51.610] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:41:53.883] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:41:56.168] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:41:57.877] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:42:03.345] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:42:05.618] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:42:07.909] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:42:10.183] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:42:12.456] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:42:14.730] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:42:17.004] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:42:19.281] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:42:26.630] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:42:28.149] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:42:29.668] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:42:31.188] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:42:32.708] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:42:34.230] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:42:35.749] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:42:37.268] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:42:54.465] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:42:55.985] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:43:02.673] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:43:04.194] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:43:05.714] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:43:07.235] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:43:08.755] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:43:10.276] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:43:17.812] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:43:19.334] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:43:20.856] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:43:22.377] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:43:23.897] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:43:25.418] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:43:26.939] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:43:28.459] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:43:35.622] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:43:37.895] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:43:40.168] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:43:42.441] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:43:55.200] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:43:57.473] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:43:59.748] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:44:02.022] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:44:09.558] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:44:11.831] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:44:14.105] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:44:16.379] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:44:18.275] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:44:20.549] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:44:22.822] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:44:25.096] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:44:39.367] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:44:41.642] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:44:43.916] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:44:46.190] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:44:59.405] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:45:01.679] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:45:03.954] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:45:06.612] <TB0>     INFO: TBM Phase Settings: 232
[16:45:06.612] <TB0>     INFO: 400MHz Phase: 2
[16:45:06.612] <TB0>     INFO: 160MHz Phase: 7
[16:45:06.612] <TB0>     INFO: Functional Phase Area: 3
[16:45:06.615] <TB0>     INFO: Test took 381455 ms.
[16:45:06.615] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[16:45:06.615] <TB0>     INFO:    ----------------------------------------------------------------------
[16:45:06.615] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[16:45:06.615] <TB0>     INFO:    ----------------------------------------------------------------------
[16:45:06.615] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[16:45:07.757] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[16:45:09.839] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[16:45:11.359] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[16:45:12.878] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[16:45:14.398] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[16:45:15.918] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[16:45:17.438] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[16:45:18.957] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[16:45:20.478] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[16:45:21.998] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[16:45:23.518] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[16:45:25.039] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[16:45:26.559] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[16:45:28.078] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[16:45:29.599] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[16:45:31.118] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[16:45:32.638] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[16:45:34.158] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[16:45:36.431] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[16:45:38.704] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[16:45:40.979] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[16:45:43.253] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[16:45:45.526] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[16:45:47.799] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[16:45:49.319] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[16:45:50.838] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[16:45:53.113] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[16:45:55.387] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[16:45:57.659] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[16:45:59.934] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[16:46:02.209] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[16:46:03.729] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[16:46:05.248] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[16:46:06.768] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[16:46:09.041] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[16:46:11.315] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[16:46:13.588] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[16:46:15.862] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[16:46:18.136] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[16:46:20.409] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[16:46:21.929] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[16:46:23.448] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[16:46:25.722] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[16:46:27.995] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[16:46:30.268] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[16:46:32.543] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[16:46:34.819] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[16:46:36.338] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[16:46:37.867] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[16:46:39.387] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[16:46:41.667] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[16:46:43.942] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[16:46:46.215] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[16:46:48.489] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[16:46:50.763] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[16:46:52.282] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[16:46:53.801] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[16:46:55.321] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[16:46:56.841] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[16:46:59.115] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[16:47:00.635] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[16:47:02.154] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[16:47:04.427] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[16:47:07.084] <TB0>     INFO: ROC Delay Settings: 228
[16:47:07.084] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[16:47:07.085] <TB0>     INFO: ROC Port 0 Delay: 4
[16:47:07.085] <TB0>     INFO: ROC Port 1 Delay: 4
[16:47:07.085] <TB0>     INFO: Functional ROC Area: 5
[16:47:07.087] <TB0>     INFO: Test took 120472 ms.
[16:47:07.088] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[16:47:07.088] <TB0>     INFO:    ----------------------------------------------------------------------
[16:47:07.088] <TB0>     INFO:    PixTestTiming::TimingTest()
[16:47:07.088] <TB0>     INFO:    ----------------------------------------------------------------------
[16:47:08.227] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4039 4039 4039 4038 4038 4039 4039 4038 e062 c000 a101 8040 4038 4038 4038 4038 4038 4038 4038 4038 e062 c000 
[16:47:08.227] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4039 4039 4039 4039 4038 4039 4039 4038 e022 c000 a102 80b1 4038 4038 4038 4038 4038 4038 4038 4038 e022 c000 
[16:47:08.227] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4038 4038 4038 4038 4038 4038 4038 4039 e022 c000 a103 80c0 4038 4038 4038 4039 4038 4038 4038 4038 e022 c000 
[16:47:08.227] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[16:47:22.349] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:47:22.349] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[16:47:36.462] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:47:36.462] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[16:47:50.528] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:47:50.528] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[16:48:04.678] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:48:04.678] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[16:48:18.921] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:48:18.921] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[16:48:32.985] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:48:32.985] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[16:48:46.002] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:48:46.002] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[16:49:01.183] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:49:01.183] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[16:49:15.320] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:49:15.320] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[16:49:29.294] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:49:29.675] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:49:29.687] <TB0>     INFO: Decoding statistics:
[16:49:29.687] <TB0>     INFO:   General information:
[16:49:29.687] <TB0>     INFO: 	 16bit words read:         240000000
[16:49:29.687] <TB0>     INFO: 	 valid events total:       20000000
[16:49:29.687] <TB0>     INFO: 	 empty events:             20000000
[16:49:29.687] <TB0>     INFO: 	 valid events with pixels: 0
[16:49:29.687] <TB0>     INFO: 	 valid pixel hits:         0
[16:49:29.687] <TB0>     INFO:   Event errors: 	           0
[16:49:29.687] <TB0>     INFO: 	 start marker:             0
[16:49:29.687] <TB0>     INFO: 	 stop marker:              0
[16:49:29.687] <TB0>     INFO: 	 overflow:                 0
[16:49:29.687] <TB0>     INFO: 	 invalid 5bit words:       0
[16:49:29.687] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[16:49:29.687] <TB0>     INFO:   TBM errors: 		           0
[16:49:29.687] <TB0>     INFO: 	 flawed TBM headers:       0
[16:49:29.687] <TB0>     INFO: 	 flawed TBM trailers:      0
[16:49:29.687] <TB0>     INFO: 	 event ID mismatches:      0
[16:49:29.687] <TB0>     INFO:   ROC errors: 		           0
[16:49:29.687] <TB0>     INFO: 	 missing ROC header(s):    0
[16:49:29.687] <TB0>     INFO: 	 misplaced readback start: 0
[16:49:29.687] <TB0>     INFO:   Pixel decoding errors:	   0
[16:49:29.687] <TB0>     INFO: 	 pixel data incomplete:    0
[16:49:29.687] <TB0>     INFO: 	 pixel address:            0
[16:49:29.687] <TB0>     INFO: 	 pulse height fill bit:    0
[16:49:29.687] <TB0>     INFO: 	 buffer corruption:        0
[16:49:29.687] <TB0>     INFO:    ----------------------------------------------------------------------
[16:49:29.687] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[16:49:29.687] <TB0>     INFO:    ----------------------------------------------------------------------
[16:49:29.687] <TB0>     INFO:    ----------------------------------------------------------------------
[16:49:29.687] <TB0>     INFO:    Read back bit status: 1
[16:49:29.687] <TB0>     INFO:    ----------------------------------------------------------------------
[16:49:29.687] <TB0>     INFO:    ----------------------------------------------------------------------
[16:49:29.687] <TB0>     INFO:    Timings are good!
[16:49:29.687] <TB0>     INFO:    ----------------------------------------------------------------------
[16:49:29.687] <TB0>     INFO: Test took 142599 ms.
[16:49:29.687] <TB0>     INFO: PixTestTiming::TimingTest() done.
[16:49:29.688] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:49:29.688] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:49:29.688] <TB0>     INFO: PixTestTiming::doTest took 644531 ms.
[16:49:29.688] <TB0>     INFO: PixTestTiming::doTest() done
[16:49:29.688] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[16:49:29.688] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[16:49:29.688] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[16:49:29.688] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[16:49:29.688] <TB0>     INFO: Write out ROCDelayScan3_V0
[16:49:29.689] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[16:49:29.689] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[16:49:30.042] <TB0>     INFO: ######################################################################
[16:49:30.042] <TB0>     INFO: PixTestAlive::doTest()
[16:49:30.042] <TB0>     INFO: ######################################################################
[16:49:30.046] <TB0>     INFO:    ----------------------------------------------------------------------
[16:49:30.046] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:49:30.046] <TB0>     INFO:    ----------------------------------------------------------------------
[16:49:30.047] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:49:30.393] <TB0>     INFO: Expecting 41600 events.
[16:49:34.472] <TB0>     INFO: 41600 events read in total (3364ms).
[16:49:34.472] <TB0>     INFO: Test took 4425ms.
[16:49:34.480] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:49:34.480] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[16:49:34.480] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:49:34.857] <TB0>     INFO: PixTestAlive::aliveTest() done
[16:49:34.857] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:49:34.857] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:49:34.860] <TB0>     INFO:    ----------------------------------------------------------------------
[16:49:34.860] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:49:34.860] <TB0>     INFO:    ----------------------------------------------------------------------
[16:49:34.861] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:49:35.210] <TB0>     INFO: Expecting 41600 events.
[16:49:38.193] <TB0>     INFO: 41600 events read in total (2268ms).
[16:49:38.193] <TB0>     INFO: Test took 3332ms.
[16:49:38.193] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:49:38.193] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[16:49:38.193] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[16:49:38.194] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[16:49:38.601] <TB0>     INFO: PixTestAlive::maskTest() done
[16:49:38.601] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:49:38.604] <TB0>     INFO:    ----------------------------------------------------------------------
[16:49:38.604] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:49:38.604] <TB0>     INFO:    ----------------------------------------------------------------------
[16:49:38.605] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:49:38.949] <TB0>     INFO: Expecting 41600 events.
[16:49:42.002] <TB0>     INFO: 41600 events read in total (3338ms).
[16:49:42.003] <TB0>     INFO: Test took 4398ms.
[16:49:43.011] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:49:43.011] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[16:49:43.011] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[16:49:43.391] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[16:49:43.391] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:49:43.391] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[16:49:43.391] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[16:49:43.400] <TB0>     INFO: ######################################################################
[16:49:43.400] <TB0>     INFO: PixTestTrim::doTest()
[16:49:43.400] <TB0>     INFO: ######################################################################
[16:49:43.403] <TB0>     INFO:    ----------------------------------------------------------------------
[16:49:43.403] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[16:49:43.403] <TB0>     INFO:    ----------------------------------------------------------------------
[16:49:43.482] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[16:49:43.482] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:49:43.509] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:49:43.509] <TB0>     INFO:     run 1 of 1
[16:49:43.509] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:49:43.854] <TB0>     INFO: Expecting 5025280 events.
[16:50:29.124] <TB0>     INFO: 1402920 events read in total (44555ms).
[16:51:12.056] <TB0>     INFO: 2791864 events read in total (87487ms).
[16:51:56.471] <TB0>     INFO: 4189624 events read in total (131903ms).
[16:52:23.055] <TB0>     INFO: 5025280 events read in total (158486ms).
[16:52:23.097] <TB0>     INFO: Test took 159588ms.
[16:52:23.157] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:52:23.264] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:52:24.746] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:52:26.166] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:52:27.557] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:52:29.029] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:52:30.441] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:52:31.856] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:52:33.262] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:52:34.646] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:52:36.075] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:52:37.513] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:52:38.843] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:52:40.344] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:52:41.825] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:52:43.224] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:52:44.650] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:52:46.043] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 231448576
[16:52:46.047] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.5366 minThrLimit = 96.5296 minThrNLimit = 123.32 -> result = 96.5366 -> 96
[16:52:46.048] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.8449 minThrLimit = 95.8441 minThrNLimit = 119.285 -> result = 95.8449 -> 95
[16:52:46.048] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.6039 minThrLimit = 89.5712 minThrNLimit = 111.724 -> result = 89.6039 -> 89
[16:52:46.049] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.224 minThrLimit = 104.187 minThrNLimit = 128.992 -> result = 104.224 -> 104
[16:52:46.049] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.851 minThrLimit = 92.8082 minThrNLimit = 114.903 -> result = 92.851 -> 92
[16:52:46.050] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.6383 minThrLimit = 86.6218 minThrNLimit = 112.783 -> result = 86.6383 -> 86
[16:52:46.050] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.5147 minThrLimit = 87.4771 minThrNLimit = 111.055 -> result = 87.5147 -> 87
[16:52:46.050] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.3059 minThrLimit = 86.3008 minThrNLimit = 107.848 -> result = 86.3059 -> 86
[16:52:46.051] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.7873 minThrLimit = 90.7462 minThrNLimit = 114.895 -> result = 90.7873 -> 90
[16:52:46.051] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.0761 minThrLimit = 87.0204 minThrNLimit = 114.155 -> result = 87.0761 -> 87
[16:52:46.051] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.3998 minThrLimit = 83.3696 minThrNLimit = 100.908 -> result = 83.3998 -> 83
[16:52:46.052] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.737 minThrLimit = 102.673 minThrNLimit = 128.518 -> result = 102.737 -> 102
[16:52:46.052] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.905 minThrLimit = 100.889 minThrNLimit = 128.157 -> result = 100.905 -> 100
[16:52:46.052] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.6673 minThrLimit = 87.6432 minThrNLimit = 110.515 -> result = 87.6673 -> 87
[16:52:46.053] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.067 minThrLimit = 93.0087 minThrNLimit = 116.639 -> result = 93.067 -> 93
[16:52:46.053] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.6289 minThrLimit = 86.4725 minThrNLimit = 108.858 -> result = 86.6289 -> 86
[16:52:46.053] <TB0>     INFO: ROC 0 VthrComp = 96
[16:52:46.054] <TB0>     INFO: ROC 1 VthrComp = 95
[16:52:46.054] <TB0>     INFO: ROC 2 VthrComp = 89
[16:52:46.054] <TB0>     INFO: ROC 3 VthrComp = 104
[16:52:46.054] <TB0>     INFO: ROC 4 VthrComp = 92
[16:52:46.054] <TB0>     INFO: ROC 5 VthrComp = 86
[16:52:46.054] <TB0>     INFO: ROC 6 VthrComp = 87
[16:52:46.054] <TB0>     INFO: ROC 7 VthrComp = 86
[16:52:46.054] <TB0>     INFO: ROC 8 VthrComp = 90
[16:52:46.054] <TB0>     INFO: ROC 9 VthrComp = 87
[16:52:46.055] <TB0>     INFO: ROC 10 VthrComp = 83
[16:52:46.055] <TB0>     INFO: ROC 11 VthrComp = 102
[16:52:46.055] <TB0>     INFO: ROC 12 VthrComp = 100
[16:52:46.055] <TB0>     INFO: ROC 13 VthrComp = 87
[16:52:46.055] <TB0>     INFO: ROC 14 VthrComp = 93
[16:52:46.055] <TB0>     INFO: ROC 15 VthrComp = 86
[16:52:46.055] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[16:52:46.055] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:52:46.074] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:52:46.074] <TB0>     INFO:     run 1 of 1
[16:52:46.074] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:52:46.422] <TB0>     INFO: Expecting 5025280 events.
[16:53:22.512] <TB0>     INFO: 885024 events read in total (35375ms).
[16:53:57.602] <TB0>     INFO: 1768184 events read in total (70465ms).
[16:54:32.578] <TB0>     INFO: 2650424 events read in total (105441ms).
[16:55:07.233] <TB0>     INFO: 3524000 events read in total (140096ms).
[16:55:42.801] <TB0>     INFO: 4393256 events read in total (175665ms).
[16:56:08.570] <TB0>     INFO: 5025280 events read in total (201433ms).
[16:56:08.649] <TB0>     INFO: Test took 202576ms.
[16:56:08.830] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:56:09.186] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:56:10.792] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:56:12.389] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:56:13.989] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:56:15.626] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:56:17.233] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:56:18.815] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:56:20.407] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:56:21.995] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:56:23.580] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:56:25.155] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:56:26.786] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:56:28.386] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:56:29.977] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:56:31.565] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:56:33.166] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:56:34.761] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 257204224
[16:56:34.764] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.1954 for pixel 4/3 mean/min/max = 44.7975/32.3673/57.2276
[16:56:34.765] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.4012 for pixel 2/2 mean/min/max = 44.4451/32.3233/56.5669
[16:56:34.765] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.177 for pixel 0/3 mean/min/max = 45.3429/34.472/56.2137
[16:56:34.765] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 62.3479 for pixel 0/25 mean/min/max = 48.2136/33.9833/62.444
[16:56:34.766] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 59.8942 for pixel 0/37 mean/min/max = 46.5088/33.1204/59.8971
[16:56:34.766] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 54.822 for pixel 0/35 mean/min/max = 43.9684/32.9536/54.9831
[16:56:34.766] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 54.9253 for pixel 2/0 mean/min/max = 43.8738/32.4601/55.2875
[16:56:34.767] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.6486 for pixel 0/10 mean/min/max = 44.5704/32.4549/56.6859
[16:56:34.767] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.4355 for pixel 22/5 mean/min/max = 45.0382/34.3201/55.7563
[16:56:34.767] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.7092 for pixel 34/0 mean/min/max = 43.5604/32.0554/55.0654
[16:56:34.768] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 60.364 for pixel 11/3 mean/min/max = 46.5324/32.583/60.4818
[16:56:34.768] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.1491 for pixel 10/29 mean/min/max = 44.8844/32.5303/57.2385
[16:56:34.768] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.5705 for pixel 21/2 mean/min/max = 44.5734/32.401/56.7458
[16:56:34.769] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.7263 for pixel 0/41 mean/min/max = 44.1105/32.4549/55.7662
[16:56:34.769] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.5951 for pixel 3/10 mean/min/max = 44.5923/33.498/55.6866
[16:56:34.769] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.0868 for pixel 22/31 mean/min/max = 44.6654/32.235/57.0957
[16:56:34.769] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:56:34.902] <TB0>     INFO: Expecting 411648 events.
[16:56:42.666] <TB0>     INFO: 411648 events read in total (7049ms).
[16:56:42.673] <TB0>     INFO: Expecting 411648 events.
[16:56:50.279] <TB0>     INFO: 411648 events read in total (6943ms).
[16:56:50.288] <TB0>     INFO: Expecting 411648 events.
[16:56:57.776] <TB0>     INFO: 411648 events read in total (6824ms).
[16:56:57.787] <TB0>     INFO: Expecting 411648 events.
[16:57:05.374] <TB0>     INFO: 411648 events read in total (6918ms).
[16:57:05.386] <TB0>     INFO: Expecting 411648 events.
[16:57:13.045] <TB0>     INFO: 411648 events read in total (6996ms).
[16:57:13.060] <TB0>     INFO: Expecting 411648 events.
[16:57:20.621] <TB0>     INFO: 411648 events read in total (6900ms).
[16:57:20.638] <TB0>     INFO: Expecting 411648 events.
[16:57:28.173] <TB0>     INFO: 411648 events read in total (6874ms).
[16:57:28.193] <TB0>     INFO: Expecting 411648 events.
[16:57:35.605] <TB0>     INFO: 411648 events read in total (6758ms).
[16:57:35.627] <TB0>     INFO: Expecting 411648 events.
[16:57:43.094] <TB0>     INFO: 411648 events read in total (6811ms).
[16:57:43.121] <TB0>     INFO: Expecting 411648 events.
[16:57:50.571] <TB0>     INFO: 411648 events read in total (6806ms).
[16:57:50.600] <TB0>     INFO: Expecting 411648 events.
[16:57:57.986] <TB0>     INFO: 411648 events read in total (6742ms).
[16:57:58.017] <TB0>     INFO: Expecting 411648 events.
[16:58:05.627] <TB0>     INFO: 411648 events read in total (6961ms).
[16:58:05.660] <TB0>     INFO: Expecting 411648 events.
[16:58:13.328] <TB0>     INFO: 411648 events read in total (7030ms).
[16:58:13.364] <TB0>     INFO: Expecting 411648 events.
[16:58:20.999] <TB0>     INFO: 411648 events read in total (7000ms).
[16:58:21.037] <TB0>     INFO: Expecting 411648 events.
[16:58:28.615] <TB0>     INFO: 411648 events read in total (6943ms).
[16:58:28.655] <TB0>     INFO: Expecting 411648 events.
[16:58:36.228] <TB0>     INFO: 411648 events read in total (6941ms).
[16:58:36.269] <TB0>     INFO: Test took 121500ms.
[16:58:36.776] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0193 < 35 for itrim = 103; old thr = 33.7475 ... break
[16:58:36.808] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.15 < 35 for itrim = 103; old thr = 33.9838 ... break
[16:58:36.832] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0741 < 35 for itrim = 79; old thr = 34.7187 ... break
[16:58:36.860] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0121 < 35 for itrim = 118; old thr = 32.9895 ... break
[16:58:36.887] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2854 < 35 for itrim = 102; old thr = 33.3443 ... break
[16:58:36.919] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2965 < 35 for itrim+1 = 84; old thr = 34.7883 ... break
[16:58:36.958] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3008 < 35 for itrim+1 = 92; old thr = 34.8021 ... break
[16:58:36.989] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1732 < 35 for itrim+1 = 99; old thr = 34.933 ... break
[16:58:37.040] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3483 < 35 for itrim = 103; old thr = 34.5765 ... break
[16:58:37.086] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8521 < 35 for itrim+1 = 97; old thr = 34.3269 ... break
[16:58:37.115] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0662 < 35 for itrim = 101; old thr = 34.0655 ... break
[16:58:37.155] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1356 < 35 for itrim = 104; old thr = 34.8304 ... break
[16:58:37.191] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6235 < 35 for itrim+1 = 103; old thr = 34.3906 ... break
[16:58:37.224] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5516 < 35 for itrim+1 = 99; old thr = 34.7643 ... break
[16:58:37.268] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0052 < 35 for itrim = 103; old thr = 34.8306 ... break
[16:58:37.306] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7951 < 35 for itrim+1 = 100; old thr = 34.4231 ... break
[16:58:37.381] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[16:58:37.392] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:58:37.392] <TB0>     INFO:     run 1 of 1
[16:58:37.392] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:58:37.736] <TB0>     INFO: Expecting 5025280 events.
[16:59:13.275] <TB0>     INFO: 870120 events read in total (34825ms).
[16:59:48.156] <TB0>     INFO: 1738552 events read in total (69706ms).
[17:00:23.008] <TB0>     INFO: 2606160 events read in total (104558ms).
[17:00:56.984] <TB0>     INFO: 3463616 events read in total (138534ms).
[17:01:31.748] <TB0>     INFO: 4316704 events read in total (173298ms).
[17:02:00.190] <TB0>     INFO: 5025280 events read in total (201740ms).
[17:02:00.263] <TB0>     INFO: Test took 202871ms.
[17:02:00.446] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:02:00.839] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:02:02.386] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:02:03.937] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:02:05.479] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:02:07.073] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:02:08.633] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:02:10.155] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:02:11.691] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:02:13.233] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:02:14.761] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:02:16.276] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:02:17.867] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:02:19.418] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:02:20.966] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:02:22.508] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:02:24.053] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:02:25.603] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 274857984
[17:02:25.605] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.601263 .. 48.603795
[17:02:25.680] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 58 (-1/-1) hits flags = 528 (plus default)
[17:02:25.690] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:02:25.690] <TB0>     INFO:     run 1 of 1
[17:02:25.690] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:02:26.032] <TB0>     INFO: Expecting 1896960 events.
[17:03:07.523] <TB0>     INFO: 1170104 events read in total (40776ms).
[17:03:32.222] <TB0>     INFO: 1896960 events read in total (65475ms).
[17:03:32.244] <TB0>     INFO: Test took 66555ms.
[17:03:32.286] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:03:32.373] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:03:33.360] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:03:34.344] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:03:35.328] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:03:36.310] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:03:37.295] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:03:38.285] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:03:39.274] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:03:40.262] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:03:41.246] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:03:42.236] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:03:43.216] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:03:44.204] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:03:45.192] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:03:46.184] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:03:47.172] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:03:48.164] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 237563904
[17:03:48.245] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.974091 .. 43.779979
[17:03:48.319] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 53 (-1/-1) hits flags = 528 (plus default)
[17:03:48.330] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:03:48.330] <TB0>     INFO:     run 1 of 1
[17:03:48.330] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:03:48.672] <TB0>     INFO: Expecting 1530880 events.
[17:04:29.470] <TB0>     INFO: 1167120 events read in total (40082ms).
[17:04:42.652] <TB0>     INFO: 1530880 events read in total (53264ms).
[17:04:42.666] <TB0>     INFO: Test took 54336ms.
[17:04:42.697] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:04:42.767] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:04:43.709] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:04:44.645] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:04:45.589] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:04:46.522] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:04:47.462] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:04:48.404] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:04:49.346] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:04:50.286] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:04:51.231] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:04:52.177] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:04:53.111] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:04:54.054] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:04:55.006] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:04:55.958] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:04:56.897] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:04:57.846] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 293986304
[17:04:57.927] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.942340 .. 41.078276
[17:04:58.005] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 51 (-1/-1) hits flags = 528 (plus default)
[17:04:58.017] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:04:58.017] <TB0>     INFO:     run 1 of 1
[17:04:58.017] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:04:58.370] <TB0>     INFO: Expecting 1331200 events.
[17:05:39.152] <TB0>     INFO: 1158088 events read in total (40067ms).
[17:05:45.612] <TB0>     INFO: 1331200 events read in total (46527ms).
[17:05:45.623] <TB0>     INFO: Test took 47606ms.
[17:05:45.652] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:05:45.718] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:05:46.656] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:05:47.592] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:05:48.528] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:05:49.457] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:05:50.388] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:05:51.324] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:05:52.264] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:05:53.200] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:05:54.132] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:05:55.071] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:05:55.000] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:05:56.933] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:05:57.864] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:05:58.793] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:05:59.727] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:06:00.663] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 234901504
[17:06:00.745] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 26.175510 .. 40.620089
[17:06:00.820] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 16 .. 50 (-1/-1) hits flags = 528 (plus default)
[17:06:00.832] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:06:00.832] <TB0>     INFO:     run 1 of 1
[17:06:00.832] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:06:01.174] <TB0>     INFO: Expecting 1164800 events.
[17:06:42.655] <TB0>     INFO: 1132512 events read in total (40766ms).
[17:06:44.212] <TB0>     INFO: 1164800 events read in total (42323ms).
[17:06:44.223] <TB0>     INFO: Test took 43391ms.
[17:06:44.250] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:06:44.307] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:06:45.257] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:06:46.212] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:06:47.171] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:06:48.122] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:06:49.079] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:06:50.042] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:06:50.001] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:06:51.958] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:06:52.913] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:06:53.873] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:06:54.818] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:06:55.772] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:06:56.725] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:06:57.682] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:06:58.646] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:06:59.613] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 307503104
[17:06:59.696] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[17:06:59.696] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[17:06:59.706] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:06:59.706] <TB0>     INFO:     run 1 of 1
[17:06:59.706] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:07:00.049] <TB0>     INFO: Expecting 1364480 events.
[17:07:38.878] <TB0>     INFO: 1075840 events read in total (38114ms).
[17:07:49.798] <TB0>     INFO: 1364480 events read in total (49035ms).
[17:07:49.813] <TB0>     INFO: Test took 50107ms.
[17:07:49.847] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:07:49.921] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:07:50.903] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:07:51.886] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:07:52.866] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:07:53.841] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:07:54.821] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:07:55.800] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:07:56.781] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:07:57.762] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:07:58.739] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:07:59.729] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:08:00.701] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:08:01.680] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:08:02.658] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:08:03.638] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:08:04.616] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:08:05.596] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 356679680
[17:08:05.630] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C0.dat
[17:08:05.630] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C1.dat
[17:08:05.630] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C2.dat
[17:08:05.630] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C3.dat
[17:08:05.630] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C4.dat
[17:08:05.630] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C5.dat
[17:08:05.630] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C6.dat
[17:08:05.631] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C7.dat
[17:08:05.631] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C8.dat
[17:08:05.631] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C9.dat
[17:08:05.631] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C10.dat
[17:08:05.631] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C11.dat
[17:08:05.631] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C12.dat
[17:08:05.631] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C13.dat
[17:08:05.631] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C14.dat
[17:08:05.631] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C15.dat
[17:08:05.631] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C0.dat
[17:08:05.639] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C1.dat
[17:08:05.646] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C2.dat
[17:08:05.653] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C3.dat
[17:08:05.660] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C4.dat
[17:08:05.667] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C5.dat
[17:08:05.675] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C6.dat
[17:08:05.682] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C7.dat
[17:08:05.689] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C8.dat
[17:08:05.696] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C9.dat
[17:08:05.703] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C10.dat
[17:08:05.710] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C11.dat
[17:08:05.717] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C12.dat
[17:08:05.724] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C13.dat
[17:08:05.731] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C14.dat
[17:08:05.738] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C15.dat
[17:08:05.745] <TB0>     INFO: PixTestTrim::trimTest() done
[17:08:05.745] <TB0>     INFO: vtrim:     103 103  79 118 102  84  92  99 103  97 101 104 103  99 103 100 
[17:08:05.745] <TB0>     INFO: vthrcomp:   96  95  89 104  92  86  87  86  90  87  83 102 100  87  93  86 
[17:08:05.745] <TB0>     INFO: vcal mean:  34.96  34.98  35.01  35.02  35.04  35.09  35.01  34.99  35.03  34.97  35.08  34.97  35.00  34.96  35.00  34.95 
[17:08:05.745] <TB0>     INFO: vcal RMS:    0.85   0.84   0.77   0.87   0.84   0.79   0.79   0.81   0.75   0.75   0.87   0.81   0.82   0.80   0.84   0.84 
[17:08:05.745] <TB0>     INFO: bits mean:   9.88   9.90   8.85   8.52   8.82   9.64  10.10   9.77   9.29   9.85   9.16   9.52   9.85   9.85  10.01  10.15 
[17:08:05.745] <TB0>     INFO: bits RMS:    2.58   2.56   2.68   2.59   2.81   2.67   2.50   2.67   2.54   2.68   2.68   2.69   2.54   2.59   2.37   2.48 
[17:08:05.756] <TB0>     INFO:    ----------------------------------------------------------------------
[17:08:05.756] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[17:08:05.756] <TB0>     INFO:    ----------------------------------------------------------------------
[17:08:05.760] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[17:08:05.760] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[17:08:05.770] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:08:05.771] <TB0>     INFO:     run 1 of 1
[17:08:05.771] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:08:06.119] <TB0>     INFO: Expecting 4160000 events.
[17:08:52.635] <TB0>     INFO: 1131250 events read in total (45801ms).
[17:09:39.277] <TB0>     INFO: 2252825 events read in total (92443ms).
[17:10:24.689] <TB0>     INFO: 3360950 events read in total (137856ms).
[17:10:57.765] <TB0>     INFO: 4160000 events read in total (170931ms).
[17:10:57.834] <TB0>     INFO: Test took 172063ms.
[17:10:57.968] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:10:58.233] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:11:00.124] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:11:02.014] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:11:03.892] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:11:05.761] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:11:07.636] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:11:09.534] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:11:11.433] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:11:13.324] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:11:15.191] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:11:17.081] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:11:18.980] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:11:20.858] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:11:22.748] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:11:24.631] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:11:26.493] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:11:28.385] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 403951616
[17:11:28.386] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[17:11:28.460] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[17:11:28.460] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 174 (-1/-1) hits flags = 528 (plus default)
[17:11:28.470] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:11:28.470] <TB0>     INFO:     run 1 of 1
[17:11:28.470] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:11:28.814] <TB0>     INFO: Expecting 3640000 events.
[17:12:16.174] <TB0>     INFO: 1160250 events read in total (46645ms).
[17:13:03.454] <TB0>     INFO: 2305545 events read in total (93925ms).
[17:13:49.628] <TB0>     INFO: 3439425 events read in total (140099ms).
[17:13:58.135] <TB0>     INFO: 3640000 events read in total (148606ms).
[17:13:58.185] <TB0>     INFO: Test took 149715ms.
[17:13:58.292] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:13:58.512] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:14:00.307] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:14:02.098] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:14:03.915] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:14:05.675] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:14:07.464] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:14:09.277] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:14:11.094] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:14:12.909] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:14:14.759] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:14:16.602] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:14:18.446] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:14:20.259] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:14:22.069] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:14:23.920] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:14:25.785] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:14:27.644] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 404099072
[17:14:27.645] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[17:14:27.719] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[17:14:27.719] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 161 (-1/-1) hits flags = 528 (plus default)
[17:14:27.730] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:14:27.730] <TB0>     INFO:     run 1 of 1
[17:14:27.730] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:14:28.074] <TB0>     INFO: Expecting 3369600 events.
[17:15:16.592] <TB0>     INFO: 1211140 events read in total (47803ms).
[17:16:03.743] <TB0>     INFO: 2401190 events read in total (94954ms).
[17:16:42.647] <TB0>     INFO: 3369600 events read in total (133858ms).
[17:16:42.691] <TB0>     INFO: Test took 134961ms.
[17:16:42.779] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:16:42.955] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:16:44.608] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:16:46.258] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:16:47.936] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:16:49.534] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:16:51.192] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:16:52.882] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:16:54.567] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:16:56.248] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:16:57.938] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:16:59.624] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:17:01.293] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:17:02.923] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:17:04.560] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:17:06.250] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:17:07.939] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:17:09.644] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 404099072
[17:17:09.645] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[17:17:09.719] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[17:17:09.720] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[17:17:09.730] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:17:09.730] <TB0>     INFO:     run 1 of 1
[17:17:09.730] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:17:10.073] <TB0>     INFO: Expecting 3348800 events.
[17:17:58.300] <TB0>     INFO: 1215440 events read in total (47512ms).
[17:18:45.796] <TB0>     INFO: 2409110 events read in total (95008ms).
[17:19:23.476] <TB0>     INFO: 3348800 events read in total (132688ms).
[17:19:23.518] <TB0>     INFO: Test took 133789ms.
[17:19:23.605] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:19:23.781] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:19:25.440] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:19:27.097] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:19:28.782] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:19:30.376] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:19:32.028] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:19:33.713] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:19:35.413] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:19:37.112] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:19:38.797] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:19:40.490] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:19:42.166] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:19:43.809] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:19:45.444] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:19:47.154] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:19:48.862] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:19:50.593] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 404099072
[17:19:50.593] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[17:19:50.668] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[17:19:50.668] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 161 (-1/-1) hits flags = 528 (plus default)
[17:19:50.680] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:19:50.680] <TB0>     INFO:     run 1 of 1
[17:19:50.680] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:19:51.028] <TB0>     INFO: Expecting 3369600 events.
[17:20:38.393] <TB0>     INFO: 1210850 events read in total (46650ms).
[17:21:25.142] <TB0>     INFO: 2400525 events read in total (93399ms).
[17:22:03.958] <TB0>     INFO: 3369600 events read in total (132216ms).
[17:22:04.008] <TB0>     INFO: Test took 133328ms.
[17:22:04.097] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:22:04.284] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:22:05.941] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:22:07.589] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:22:09.277] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:22:10.878] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:22:12.534] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:22:14.219] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:22:15.911] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:22:17.595] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:22:19.286] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:22:20.984] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:22:22.661] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:22:24.291] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:22:25.926] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:22:27.613] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:22:29.306] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:22:31.008] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 350724096
[17:22:31.009] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.49517, thr difference RMS: 1.79074
[17:22:31.009] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.15076, thr difference RMS: 1.49197
[17:22:31.009] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 10.1636, thr difference RMS: 1.38737
[17:22:31.009] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 10.7467, thr difference RMS: 1.24493
[17:22:31.010] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.48792, thr difference RMS: 1.65548
[17:22:31.010] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.36948, thr difference RMS: 1.31132
[17:22:31.010] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.58863, thr difference RMS: 1.33052
[17:22:31.010] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.17233, thr difference RMS: 1.53115
[17:22:31.011] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.5163, thr difference RMS: 1.39429
[17:22:31.011] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.71837, thr difference RMS: 1.28745
[17:22:31.011] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.90937, thr difference RMS: 1.58623
[17:22:31.011] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.86701, thr difference RMS: 1.42945
[17:22:31.011] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.94994, thr difference RMS: 1.72483
[17:22:31.012] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.83735, thr difference RMS: 1.27851
[17:22:31.012] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.81564, thr difference RMS: 1.63522
[17:22:31.012] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.92706, thr difference RMS: 1.30758
[17:22:31.012] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.51348, thr difference RMS: 1.79303
[17:22:31.012] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.1232, thr difference RMS: 1.48898
[17:22:31.013] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 10.3226, thr difference RMS: 1.37688
[17:22:31.013] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 10.7045, thr difference RMS: 1.23981
[17:22:31.013] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.42348, thr difference RMS: 1.65167
[17:22:31.013] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.49319, thr difference RMS: 1.31484
[17:22:31.014] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.57016, thr difference RMS: 1.31111
[17:22:31.014] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.1141, thr difference RMS: 1.52795
[17:22:31.014] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.48104, thr difference RMS: 1.36157
[17:22:31.014] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.61851, thr difference RMS: 1.27418
[17:22:31.014] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.78629, thr difference RMS: 1.5851
[17:22:31.015] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.8428, thr difference RMS: 1.44896
[17:22:31.015] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.90858, thr difference RMS: 1.73051
[17:22:31.015] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.83594, thr difference RMS: 1.28169
[17:22:31.015] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.79672, thr difference RMS: 1.67553
[17:22:31.015] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.0597, thr difference RMS: 1.30808
[17:22:31.015] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.6837, thr difference RMS: 1.77329
[17:22:31.016] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.11896, thr difference RMS: 1.50737
[17:22:31.016] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.4706, thr difference RMS: 1.35295
[17:22:31.016] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 10.6714, thr difference RMS: 1.2271
[17:22:31.016] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.44025, thr difference RMS: 1.64219
[17:22:31.016] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.67611, thr difference RMS: 1.28111
[17:22:31.017] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.68831, thr difference RMS: 1.27344
[17:22:31.017] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.05958, thr difference RMS: 1.52299
[17:22:31.017] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.49614, thr difference RMS: 1.36092
[17:22:31.017] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.6302, thr difference RMS: 1.27505
[17:22:31.017] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.65622, thr difference RMS: 1.56566
[17:22:31.018] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.95135, thr difference RMS: 1.41694
[17:22:31.018] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.9112, thr difference RMS: 1.73597
[17:22:31.018] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.91268, thr difference RMS: 1.28129
[17:22:31.018] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.93459, thr difference RMS: 1.64133
[17:22:31.018] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.2303, thr difference RMS: 1.31179
[17:22:31.019] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.75895, thr difference RMS: 1.76694
[17:22:31.019] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.17233, thr difference RMS: 1.48829
[17:22:31.019] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.7149, thr difference RMS: 1.32548
[17:22:31.019] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 10.7031, thr difference RMS: 1.25451
[17:22:31.019] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.52395, thr difference RMS: 1.63594
[17:22:31.020] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.74325, thr difference RMS: 1.29231
[17:22:31.020] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.9257, thr difference RMS: 1.28797
[17:22:31.020] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.09827, thr difference RMS: 1.53621
[17:22:31.020] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.45277, thr difference RMS: 1.37007
[17:22:31.020] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.65174, thr difference RMS: 1.27138
[17:22:31.020] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.55374, thr difference RMS: 1.59775
[17:22:31.021] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.98968, thr difference RMS: 1.43012
[17:22:31.021] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.91096, thr difference RMS: 1.74479
[17:22:31.021] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.97005, thr difference RMS: 1.2636
[17:22:31.021] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.88772, thr difference RMS: 1.65493
[17:22:31.021] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.4659, thr difference RMS: 1.28656
[17:22:31.121] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[17:22:31.124] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1967 seconds
[17:22:31.124] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[17:22:31.828] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[17:22:31.828] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[17:22:31.831] <TB0>     INFO: ######################################################################
[17:22:31.831] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[17:22:31.831] <TB0>     INFO: ######################################################################
[17:22:31.831] <TB0>     INFO:    ----------------------------------------------------------------------
[17:22:31.831] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[17:22:31.831] <TB0>     INFO:    ----------------------------------------------------------------------
[17:22:31.831] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[17:22:31.841] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[17:22:31.841] <TB0>     INFO:     run 1 of 1
[17:22:31.841] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:22:32.189] <TB0>     INFO: Expecting 59072000 events.
[17:23:00.757] <TB0>     INFO: 1072600 events read in total (27853ms).
[17:23:28.481] <TB0>     INFO: 2140800 events read in total (55577ms).
[17:23:56.983] <TB0>     INFO: 3209800 events read in total (84079ms).
[17:24:25.279] <TB0>     INFO: 4282400 events read in total (112375ms).
[17:24:53.504] <TB0>     INFO: 5351000 events read in total (140600ms).
[17:25:21.749] <TB0>     INFO: 6420600 events read in total (168845ms).
[17:25:49.992] <TB0>     INFO: 7491600 events read in total (197088ms).
[17:26:18.264] <TB0>     INFO: 8560400 events read in total (225360ms).
[17:26:46.580] <TB0>     INFO: 9630200 events read in total (253676ms).
[17:27:14.764] <TB0>     INFO: 10701000 events read in total (281860ms).
[17:27:42.982] <TB0>     INFO: 11769800 events read in total (310078ms).
[17:28:11.281] <TB0>     INFO: 12840400 events read in total (338377ms).
[17:28:39.634] <TB0>     INFO: 13911200 events read in total (366730ms).
[17:29:07.881] <TB0>     INFO: 14979400 events read in total (394977ms).
[17:29:36.192] <TB0>     INFO: 16050400 events read in total (423288ms).
[17:30:04.478] <TB0>     INFO: 17120400 events read in total (451574ms).
[17:30:32.818] <TB0>     INFO: 18189000 events read in total (479914ms).
[17:31:01.129] <TB0>     INFO: 19259800 events read in total (508225ms).
[17:31:29.399] <TB0>     INFO: 20330000 events read in total (536495ms).
[17:31:57.690] <TB0>     INFO: 21398400 events read in total (564786ms).
[17:32:26.075] <TB0>     INFO: 22469800 events read in total (593171ms).
[17:32:54.403] <TB0>     INFO: 23539400 events read in total (621499ms).
[17:33:22.690] <TB0>     INFO: 24608400 events read in total (649786ms).
[17:33:51.019] <TB0>     INFO: 25681400 events read in total (678115ms).
[17:34:19.246] <TB0>     INFO: 26750200 events read in total (706342ms).
[17:34:47.460] <TB0>     INFO: 27819400 events read in total (734556ms).
[17:35:15.759] <TB0>     INFO: 28891400 events read in total (762855ms).
[17:35:44.028] <TB0>     INFO: 29960000 events read in total (791124ms).
[17:36:12.319] <TB0>     INFO: 31031000 events read in total (819415ms).
[17:36:40.637] <TB0>     INFO: 32101000 events read in total (847733ms).
[17:37:08.885] <TB0>     INFO: 33169600 events read in total (875981ms).
[17:37:37.209] <TB0>     INFO: 34240200 events read in total (904305ms).
[17:38:05.531] <TB0>     INFO: 35310600 events read in total (932627ms).
[17:38:33.809] <TB0>     INFO: 36378800 events read in total (960905ms).
[17:39:02.106] <TB0>     INFO: 37448600 events read in total (989202ms).
[17:39:30.478] <TB0>     INFO: 38519000 events read in total (1017574ms).
[17:39:58.851] <TB0>     INFO: 39587200 events read in total (1045947ms).
[17:40:27.119] <TB0>     INFO: 40657000 events read in total (1074215ms).
[17:40:55.503] <TB0>     INFO: 41727600 events read in total (1102599ms).
[17:41:23.814] <TB0>     INFO: 42795600 events read in total (1130910ms).
[17:41:52.269] <TB0>     INFO: 43863800 events read in total (1159365ms).
[17:42:20.655] <TB0>     INFO: 44936000 events read in total (1187751ms).
[17:42:49.094] <TB0>     INFO: 46004000 events read in total (1216190ms).
[17:43:17.446] <TB0>     INFO: 47072200 events read in total (1244542ms).
[17:43:45.737] <TB0>     INFO: 48143400 events read in total (1272833ms).
[17:44:14.065] <TB0>     INFO: 49212000 events read in total (1301161ms).
[17:44:42.442] <TB0>     INFO: 50279800 events read in total (1329538ms).
[17:45:10.801] <TB0>     INFO: 51349600 events read in total (1357897ms).
[17:45:39.114] <TB0>     INFO: 52420200 events read in total (1386210ms).
[17:46:07.387] <TB0>     INFO: 53488400 events read in total (1414483ms).
[17:46:35.648] <TB0>     INFO: 54556200 events read in total (1442744ms).
[17:47:03.991] <TB0>     INFO: 55628000 events read in total (1471087ms).
[17:47:31.366] <TB0>     INFO: 56695800 events read in total (1498462ms).
[17:47:59.619] <TB0>     INFO: 57764000 events read in total (1526715ms).
[17:48:27.963] <TB0>     INFO: 58834600 events read in total (1555059ms).
[17:48:34.595] <TB0>     INFO: 59072000 events read in total (1561691ms).
[17:48:34.615] <TB0>     INFO: Test took 1562773ms.
[17:48:34.672] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:48:34.803] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:48:34.803] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:48:36.013] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:48:36.013] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:48:37.216] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:48:37.216] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:48:38.401] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:48:38.401] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:48:39.600] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:48:39.600] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:48:40.784] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:48:40.784] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:48:41.944] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:48:41.944] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:48:43.111] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:48:43.111] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:48:44.282] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:48:44.282] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:48:45.438] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:48:45.438] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:48:46.609] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:48:46.609] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:48:47.796] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:48:47.796] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:48:48.965] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:48:48.965] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:48:50.156] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:48:50.156] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:48:51.336] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:48:51.336] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:48:52.505] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:48:52.505] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:48:53.704] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 501141504
[17:48:53.733] <TB0>     INFO: PixTestScurves::scurves() done 
[17:48:53.733] <TB0>     INFO: Vcal mean:  35.03  35.07  35.12  35.12  35.12  35.17  35.13  35.10  35.09  35.06  35.12  35.10  35.07  35.03  35.09  35.06 
[17:48:53.733] <TB0>     INFO: Vcal RMS:    0.74   0.70   0.63   0.74   0.72   0.65   0.65   0.68   0.62   0.63   0.75   0.68   0.70   0.67   0.71   0.73 
[17:48:53.733] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[17:48:53.806] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[17:48:53.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[17:48:53.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[17:48:53.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[17:48:53.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[17:48:53.807] <TB0>     INFO: ######################################################################
[17:48:53.807] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[17:48:53.807] <TB0>     INFO: ######################################################################
[17:48:53.811] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[17:48:54.157] <TB0>     INFO: Expecting 41600 events.
[17:48:58.256] <TB0>     INFO: 41600 events read in total (3373ms).
[17:48:58.257] <TB0>     INFO: Test took 4446ms.
[17:48:58.265] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:48:58.265] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[17:48:58.265] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[17:48:58.273] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[17:48:58.273] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[17:48:58.274] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[17:48:58.274] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[17:48:58.613] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:48:58.957] <TB0>     INFO: Expecting 41600 events.
[17:49:03.079] <TB0>     INFO: 41600 events read in total (3407ms).
[17:49:03.080] <TB0>     INFO: Test took 4467ms.
[17:49:03.088] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:49:03.088] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[17:49:03.088] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[17:49:03.092] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.355
[17:49:03.092] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 162
[17:49:03.093] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.385
[17:49:03.093] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 180
[17:49:03.093] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.805
[17:49:03.093] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 174
[17:49:03.093] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.707
[17:49:03.093] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 177
[17:49:03.093] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.303
[17:49:03.093] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[17:49:03.093] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.815
[17:49:03.093] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[17:49:03.093] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.935
[17:49:03.093] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 190
[17:49:03.094] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.127
[17:49:03.094] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,5] phvalue 180
[17:49:03.094] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.017
[17:49:03.094] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,8] phvalue 170
[17:49:03.094] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.053
[17:49:03.094] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 175
[17:49:03.094] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.553
[17:49:03.094] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 186
[17:49:03.094] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.85
[17:49:03.094] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 164
[17:49:03.094] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.059
[17:49:03.094] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[17:49:03.094] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.77
[17:49:03.094] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 177
[17:49:03.095] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.801
[17:49:03.095] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 169
[17:49:03.095] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.223
[17:49:03.095] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 183
[17:49:03.095] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[17:49:03.095] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[17:49:03.095] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[17:49:03.184] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:49:03.532] <TB0>     INFO: Expecting 41600 events.
[17:49:07.694] <TB0>     INFO: 41600 events read in total (3448ms).
[17:49:07.694] <TB0>     INFO: Test took 4510ms.
[17:49:07.702] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:49:07.702] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[17:49:07.702] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[17:49:07.706] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[17:49:07.707] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 53minph_roc = 0
[17:49:07.707] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.1426
[17:49:07.707] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 57
[17:49:07.707] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.0541
[17:49:07.707] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 79
[17:49:07.707] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.9143
[17:49:07.707] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 72
[17:49:07.707] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.9258
[17:49:07.707] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 65
[17:49:07.708] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.125
[17:49:07.708] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 65
[17:49:07.708] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.845
[17:49:07.708] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 82
[17:49:07.708] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.7259
[17:49:07.708] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 88
[17:49:07.708] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.3739
[17:49:07.708] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 77
[17:49:07.708] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.9525
[17:49:07.708] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 70
[17:49:07.708] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.2856
[17:49:07.708] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,61] phvalue 72
[17:49:07.708] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.3736
[17:49:07.708] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 79
[17:49:07.709] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.0008
[17:49:07.709] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,48] phvalue 61
[17:49:07.709] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.4417
[17:49:07.709] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 82
[17:49:07.709] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.8213
[17:49:07.709] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 70
[17:49:07.709] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.4471
[17:49:07.709] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 60
[17:49:07.709] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.8478
[17:49:07.709] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 85
[17:49:07.710] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 0 0
[17:49:08.121] <TB0>     INFO: Expecting 2560 events.
[17:49:09.078] <TB0>     INFO: 2560 events read in total (242ms).
[17:49:09.079] <TB0>     INFO: Test took 1369ms.
[17:49:09.079] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:49:09.079] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 1 1
[17:49:09.587] <TB0>     INFO: Expecting 2560 events.
[17:49:10.545] <TB0>     INFO: 2560 events read in total (243ms).
[17:49:10.545] <TB0>     INFO: Test took 1466ms.
[17:49:10.545] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:49:10.546] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 2 2
[17:49:11.053] <TB0>     INFO: Expecting 2560 events.
[17:49:12.011] <TB0>     INFO: 2560 events read in total (243ms).
[17:49:12.011] <TB0>     INFO: Test took 1465ms.
[17:49:12.012] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:49:12.012] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 3 3
[17:49:12.518] <TB0>     INFO: Expecting 2560 events.
[17:49:13.477] <TB0>     INFO: 2560 events read in total (244ms).
[17:49:13.477] <TB0>     INFO: Test took 1465ms.
[17:49:13.478] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:49:13.478] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 4 4
[17:49:13.985] <TB0>     INFO: Expecting 2560 events.
[17:49:14.942] <TB0>     INFO: 2560 events read in total (242ms).
[17:49:14.942] <TB0>     INFO: Test took 1464ms.
[17:49:14.943] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:49:14.943] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 5 5
[17:49:15.450] <TB0>     INFO: Expecting 2560 events.
[17:49:16.408] <TB0>     INFO: 2560 events read in total (243ms).
[17:49:16.409] <TB0>     INFO: Test took 1466ms.
[17:49:16.409] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:49:16.410] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 6 6
[17:49:16.916] <TB0>     INFO: Expecting 2560 events.
[17:49:17.873] <TB0>     INFO: 2560 events read in total (242ms).
[17:49:17.873] <TB0>     INFO: Test took 1463ms.
[17:49:17.874] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:49:17.874] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 7 7
[17:49:18.381] <TB0>     INFO: Expecting 2560 events.
[17:49:19.338] <TB0>     INFO: 2560 events read in total (242ms).
[17:49:19.339] <TB0>     INFO: Test took 1465ms.
[17:49:19.339] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:49:19.339] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 8 8
[17:49:19.846] <TB0>     INFO: Expecting 2560 events.
[17:49:20.803] <TB0>     INFO: 2560 events read in total (242ms).
[17:49:20.804] <TB0>     INFO: Test took 1465ms.
[17:49:20.804] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:49:20.804] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 61, 9 9
[17:49:21.312] <TB0>     INFO: Expecting 2560 events.
[17:49:22.271] <TB0>     INFO: 2560 events read in total (245ms).
[17:49:22.271] <TB0>     INFO: Test took 1467ms.
[17:49:22.271] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:49:22.271] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 10 10
[17:49:22.778] <TB0>     INFO: Expecting 2560 events.
[17:49:23.736] <TB0>     INFO: 2560 events read in total (243ms).
[17:49:23.737] <TB0>     INFO: Test took 1465ms.
[17:49:23.737] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:49:23.737] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 48, 11 11
[17:49:24.244] <TB0>     INFO: Expecting 2560 events.
[17:49:25.203] <TB0>     INFO: 2560 events read in total (244ms).
[17:49:25.203] <TB0>     INFO: Test took 1466ms.
[17:49:25.204] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:49:25.204] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 12 12
[17:49:25.711] <TB0>     INFO: Expecting 2560 events.
[17:49:26.668] <TB0>     INFO: 2560 events read in total (242ms).
[17:49:26.668] <TB0>     INFO: Test took 1464ms.
[17:49:26.669] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:49:26.669] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 13 13
[17:49:27.176] <TB0>     INFO: Expecting 2560 events.
[17:49:28.133] <TB0>     INFO: 2560 events read in total (242ms).
[17:49:28.134] <TB0>     INFO: Test took 1465ms.
[17:49:28.134] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:49:28.134] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 14 14
[17:49:28.642] <TB0>     INFO: Expecting 2560 events.
[17:49:29.600] <TB0>     INFO: 2560 events read in total (242ms).
[17:49:29.601] <TB0>     INFO: Test took 1467ms.
[17:49:29.601] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:49:29.601] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 15 15
[17:49:30.109] <TB0>     INFO: Expecting 2560 events.
[17:49:31.065] <TB0>     INFO: 2560 events read in total (241ms).
[17:49:31.066] <TB0>     INFO: Test took 1465ms.
[17:49:31.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:49:31.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[17:49:31.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[17:49:31.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[17:49:31.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC3
[17:49:31.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[17:49:31.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[17:49:31.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC6
[17:49:31.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[17:49:31.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[17:49:31.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[17:49:31.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[17:49:31.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[17:49:31.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[17:49:31.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[17:49:31.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[17:49:31.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[17:49:31.070] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:31.575] <TB0>     INFO: Expecting 655360 events.
[17:49:43.124] <TB0>     INFO: 655360 events read in total (10834ms).
[17:49:43.135] <TB0>     INFO: Expecting 655360 events.
[17:49:54.711] <TB0>     INFO: 655360 events read in total (11004ms).
[17:49:54.726] <TB0>     INFO: Expecting 655360 events.
[17:50:06.290] <TB0>     INFO: 655360 events read in total (11000ms).
[17:50:06.309] <TB0>     INFO: Expecting 655360 events.
[17:50:17.857] <TB0>     INFO: 655360 events read in total (10987ms).
[17:50:17.880] <TB0>     INFO: Expecting 655360 events.
[17:50:29.496] <TB0>     INFO: 655360 events read in total (11058ms).
[17:50:29.524] <TB0>     INFO: Expecting 655360 events.
[17:50:41.115] <TB0>     INFO: 655360 events read in total (11042ms).
[17:50:41.149] <TB0>     INFO: Expecting 655360 events.
[17:50:52.752] <TB0>     INFO: 655360 events read in total (11053ms).
[17:50:52.789] <TB0>     INFO: Expecting 655360 events.
[17:51:04.347] <TB0>     INFO: 655360 events read in total (11013ms).
[17:51:04.389] <TB0>     INFO: Expecting 655360 events.
[17:51:15.978] <TB0>     INFO: 655360 events read in total (11054ms).
[17:51:16.023] <TB0>     INFO: Expecting 655360 events.
[17:51:27.655] <TB0>     INFO: 655360 events read in total (11097ms).
[17:51:27.704] <TB0>     INFO: Expecting 655360 events.
[17:51:39.305] <TB0>     INFO: 655360 events read in total (11071ms).
[17:51:39.357] <TB0>     INFO: Expecting 655360 events.
[17:51:50.971] <TB0>     INFO: 655360 events read in total (11085ms).
[17:51:51.030] <TB0>     INFO: Expecting 655360 events.
[17:52:02.663] <TB0>     INFO: 655360 events read in total (11106ms).
[17:52:02.724] <TB0>     INFO: Expecting 655360 events.
[17:52:14.324] <TB0>     INFO: 655360 events read in total (11073ms).
[17:52:14.393] <TB0>     INFO: Expecting 655360 events.
[17:52:26.012] <TB0>     INFO: 655360 events read in total (11093ms).
[17:52:26.082] <TB0>     INFO: Expecting 655360 events.
[17:52:37.724] <TB0>     INFO: 655360 events read in total (11116ms).
[17:52:37.798] <TB0>     INFO: Test took 186728ms.
[17:52:37.893] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:38.199] <TB0>     INFO: Expecting 655360 events.
[17:52:49.977] <TB0>     INFO: 655360 events read in total (11064ms).
[17:52:49.987] <TB0>     INFO: Expecting 655360 events.
[17:53:01.582] <TB0>     INFO: 655360 events read in total (11025ms).
[17:53:01.598] <TB0>     INFO: Expecting 655360 events.
[17:53:13.154] <TB0>     INFO: 655360 events read in total (10991ms).
[17:53:13.173] <TB0>     INFO: Expecting 655360 events.
[17:53:24.684] <TB0>     INFO: 655360 events read in total (10949ms).
[17:53:24.708] <TB0>     INFO: Expecting 655360 events.
[17:53:36.294] <TB0>     INFO: 655360 events read in total (11022ms).
[17:53:36.323] <TB0>     INFO: Expecting 655360 events.
[17:53:47.865] <TB0>     INFO: 655360 events read in total (10991ms).
[17:53:47.897] <TB0>     INFO: Expecting 655360 events.
[17:53:59.446] <TB0>     INFO: 655360 events read in total (11003ms).
[17:53:59.483] <TB0>     INFO: Expecting 655360 events.
[17:54:11.055] <TB0>     INFO: 655360 events read in total (11030ms).
[17:54:11.095] <TB0>     INFO: Expecting 655360 events.
[17:54:22.702] <TB0>     INFO: 655360 events read in total (11067ms).
[17:54:22.750] <TB0>     INFO: Expecting 655360 events.
[17:54:34.386] <TB0>     INFO: 655360 events read in total (11103ms).
[17:54:34.435] <TB0>     INFO: Expecting 655360 events.
[17:54:46.105] <TB0>     INFO: 655360 events read in total (11141ms).
[17:54:46.159] <TB0>     INFO: Expecting 655360 events.
[17:54:57.820] <TB0>     INFO: 655360 events read in total (11134ms).
[17:54:57.877] <TB0>     INFO: Expecting 655360 events.
[17:55:09.525] <TB0>     INFO: 655360 events read in total (11122ms).
[17:55:09.586] <TB0>     INFO: Expecting 655360 events.
[17:55:21.242] <TB0>     INFO: 655360 events read in total (11130ms).
[17:55:21.309] <TB0>     INFO: Expecting 655360 events.
[17:55:32.999] <TB0>     INFO: 655360 events read in total (11164ms).
[17:55:33.069] <TB0>     INFO: Expecting 655360 events.
[17:55:44.742] <TB0>     INFO: 655360 events read in total (11147ms).
[17:55:44.817] <TB0>     INFO: Test took 186924ms.
[17:55:44.990] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:55:44.991] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[17:55:44.991] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:55:44.991] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[17:55:44.991] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:55:44.992] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[17:55:44.992] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:55:44.992] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[17:55:44.992] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:55:44.992] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[17:55:44.992] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:55:44.993] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[17:55:44.993] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:55:44.993] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[17:55:44.993] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:55:44.994] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[17:55:44.994] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:55:44.994] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[17:55:44.994] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:55:44.994] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[17:55:44.994] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:55:44.995] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[17:55:44.995] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:55:44.995] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[17:55:44.995] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:55:44.996] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[17:55:44.996] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:55:44.996] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[17:55:44.996] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:55:44.996] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[17:55:44.996] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:55:44.997] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[17:55:44.997] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:55:45.004] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:55:45.011] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:55:45.018] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:55:45.025] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:55:45.032] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:55:45.038] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:55:45.045] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:55:45.052] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:55:45.059] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:55:45.066] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:55:45.072] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:55:45.079] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:55:45.086] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:55:45.093] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:55:45.099] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:55:45.106] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:55:45.113] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[17:55:45.120] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:55:45.127] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:55:45.134] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:55:45.140] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:55:45.147] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[17:55:45.154] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[17:55:45.161] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[17:55:45.191] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C0.dat
[17:55:45.192] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C1.dat
[17:55:45.192] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C2.dat
[17:55:45.192] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C3.dat
[17:55:45.192] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C4.dat
[17:55:45.193] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C5.dat
[17:55:45.193] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C6.dat
[17:55:45.193] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C7.dat
[17:55:45.193] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C8.dat
[17:55:45.193] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C9.dat
[17:55:45.194] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C10.dat
[17:55:45.194] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C11.dat
[17:55:45.194] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C12.dat
[17:55:45.194] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C13.dat
[17:55:45.194] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C14.dat
[17:55:45.195] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C15.dat
[17:55:45.543] <TB0>     INFO: Expecting 41600 events.
[17:55:49.378] <TB0>     INFO: 41600 events read in total (3120ms).
[17:55:49.379] <TB0>     INFO: Test took 4181ms.
[17:55:50.030] <TB0>     INFO: Expecting 41600 events.
[17:55:53.877] <TB0>     INFO: 41600 events read in total (3132ms).
[17:55:53.878] <TB0>     INFO: Test took 4191ms.
[17:55:54.534] <TB0>     INFO: Expecting 41600 events.
[17:55:58.379] <TB0>     INFO: 41600 events read in total (3130ms).
[17:55:58.380] <TB0>     INFO: Test took 4192ms.
[17:55:58.688] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:55:58.819] <TB0>     INFO: Expecting 2560 events.
[17:55:59.779] <TB0>     INFO: 2560 events read in total (245ms).
[17:55:59.780] <TB0>     INFO: Test took 1092ms.
[17:55:59.781] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:00.288] <TB0>     INFO: Expecting 2560 events.
[17:56:01.246] <TB0>     INFO: 2560 events read in total (243ms).
[17:56:01.247] <TB0>     INFO: Test took 1466ms.
[17:56:01.249] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:01.755] <TB0>     INFO: Expecting 2560 events.
[17:56:02.711] <TB0>     INFO: 2560 events read in total (242ms).
[17:56:02.712] <TB0>     INFO: Test took 1463ms.
[17:56:02.714] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:03.220] <TB0>     INFO: Expecting 2560 events.
[17:56:04.180] <TB0>     INFO: 2560 events read in total (245ms).
[17:56:04.181] <TB0>     INFO: Test took 1467ms.
[17:56:04.183] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:04.689] <TB0>     INFO: Expecting 2560 events.
[17:56:05.649] <TB0>     INFO: 2560 events read in total (245ms).
[17:56:05.649] <TB0>     INFO: Test took 1466ms.
[17:56:05.652] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:06.158] <TB0>     INFO: Expecting 2560 events.
[17:56:07.118] <TB0>     INFO: 2560 events read in total (245ms).
[17:56:07.118] <TB0>     INFO: Test took 1467ms.
[17:56:07.120] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:07.627] <TB0>     INFO: Expecting 2560 events.
[17:56:08.586] <TB0>     INFO: 2560 events read in total (244ms).
[17:56:08.587] <TB0>     INFO: Test took 1467ms.
[17:56:08.589] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:09.095] <TB0>     INFO: Expecting 2560 events.
[17:56:10.055] <TB0>     INFO: 2560 events read in total (245ms).
[17:56:10.055] <TB0>     INFO: Test took 1466ms.
[17:56:10.058] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:10.564] <TB0>     INFO: Expecting 2560 events.
[17:56:11.521] <TB0>     INFO: 2560 events read in total (242ms).
[17:56:11.522] <TB0>     INFO: Test took 1464ms.
[17:56:11.524] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:12.030] <TB0>     INFO: Expecting 2560 events.
[17:56:12.990] <TB0>     INFO: 2560 events read in total (245ms).
[17:56:12.990] <TB0>     INFO: Test took 1466ms.
[17:56:12.993] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:13.499] <TB0>     INFO: Expecting 2560 events.
[17:56:14.457] <TB0>     INFO: 2560 events read in total (244ms).
[17:56:14.457] <TB0>     INFO: Test took 1464ms.
[17:56:14.459] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:14.966] <TB0>     INFO: Expecting 2560 events.
[17:56:15.923] <TB0>     INFO: 2560 events read in total (242ms).
[17:56:15.923] <TB0>     INFO: Test took 1464ms.
[17:56:15.925] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:16.432] <TB0>     INFO: Expecting 2560 events.
[17:56:17.391] <TB0>     INFO: 2560 events read in total (244ms).
[17:56:17.392] <TB0>     INFO: Test took 1467ms.
[17:56:17.393] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:17.901] <TB0>     INFO: Expecting 2560 events.
[17:56:18.860] <TB0>     INFO: 2560 events read in total (244ms).
[17:56:18.860] <TB0>     INFO: Test took 1467ms.
[17:56:18.863] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:19.371] <TB0>     INFO: Expecting 2560 events.
[17:56:20.330] <TB0>     INFO: 2560 events read in total (244ms).
[17:56:20.330] <TB0>     INFO: Test took 1467ms.
[17:56:20.333] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:20.839] <TB0>     INFO: Expecting 2560 events.
[17:56:21.799] <TB0>     INFO: 2560 events read in total (245ms).
[17:56:21.799] <TB0>     INFO: Test took 1466ms.
[17:56:21.802] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:22.308] <TB0>     INFO: Expecting 2560 events.
[17:56:23.267] <TB0>     INFO: 2560 events read in total (244ms).
[17:56:23.267] <TB0>     INFO: Test took 1465ms.
[17:56:23.271] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:23.775] <TB0>     INFO: Expecting 2560 events.
[17:56:24.735] <TB0>     INFO: 2560 events read in total (245ms).
[17:56:24.735] <TB0>     INFO: Test took 1464ms.
[17:56:24.737] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:25.246] <TB0>     INFO: Expecting 2560 events.
[17:56:26.205] <TB0>     INFO: 2560 events read in total (244ms).
[17:56:26.206] <TB0>     INFO: Test took 1469ms.
[17:56:26.208] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:26.715] <TB0>     INFO: Expecting 2560 events.
[17:56:27.673] <TB0>     INFO: 2560 events read in total (244ms).
[17:56:27.675] <TB0>     INFO: Test took 1467ms.
[17:56:27.678] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:28.183] <TB0>     INFO: Expecting 2560 events.
[17:56:29.143] <TB0>     INFO: 2560 events read in total (246ms).
[17:56:29.143] <TB0>     INFO: Test took 1466ms.
[17:56:29.145] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:29.652] <TB0>     INFO: Expecting 2560 events.
[17:56:30.613] <TB0>     INFO: 2560 events read in total (246ms).
[17:56:30.613] <TB0>     INFO: Test took 1468ms.
[17:56:30.615] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:31.122] <TB0>     INFO: Expecting 2560 events.
[17:56:32.082] <TB0>     INFO: 2560 events read in total (245ms).
[17:56:32.083] <TB0>     INFO: Test took 1468ms.
[17:56:32.085] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:32.591] <TB0>     INFO: Expecting 2560 events.
[17:56:33.551] <TB0>     INFO: 2560 events read in total (245ms).
[17:56:33.552] <TB0>     INFO: Test took 1467ms.
[17:56:33.555] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:34.060] <TB0>     INFO: Expecting 2560 events.
[17:56:35.019] <TB0>     INFO: 2560 events read in total (243ms).
[17:56:35.020] <TB0>     INFO: Test took 1465ms.
[17:56:35.021] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:35.528] <TB0>     INFO: Expecting 2560 events.
[17:56:36.486] <TB0>     INFO: 2560 events read in total (244ms).
[17:56:36.487] <TB0>     INFO: Test took 1466ms.
[17:56:36.490] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:36.995] <TB0>     INFO: Expecting 2560 events.
[17:56:37.958] <TB0>     INFO: 2560 events read in total (248ms).
[17:56:37.958] <TB0>     INFO: Test took 1468ms.
[17:56:37.961] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:38.466] <TB0>     INFO: Expecting 2560 events.
[17:56:39.426] <TB0>     INFO: 2560 events read in total (245ms).
[17:56:39.427] <TB0>     INFO: Test took 1467ms.
[17:56:39.430] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:39.936] <TB0>     INFO: Expecting 2560 events.
[17:56:40.895] <TB0>     INFO: 2560 events read in total (244ms).
[17:56:40.895] <TB0>     INFO: Test took 1466ms.
[17:56:40.898] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:41.406] <TB0>     INFO: Expecting 2560 events.
[17:56:42.367] <TB0>     INFO: 2560 events read in total (246ms).
[17:56:42.367] <TB0>     INFO: Test took 1470ms.
[17:56:42.370] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:42.876] <TB0>     INFO: Expecting 2560 events.
[17:56:43.835] <TB0>     INFO: 2560 events read in total (244ms).
[17:56:43.835] <TB0>     INFO: Test took 1465ms.
[17:56:43.837] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:56:44.344] <TB0>     INFO: Expecting 2560 events.
[17:56:45.304] <TB0>     INFO: 2560 events read in total (245ms).
[17:56:45.304] <TB0>     INFO: Test took 1467ms.
[17:56:46.319] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[17:56:46.319] <TB0>     INFO: PH scale (per ROC):    76  74  79  78  78  85  88  80  78  81  79  71  79  80  80  80
[17:56:46.319] <TB0>     INFO: PH offset (per ROC):  190 173 176 183 183 161 158 172 176 174 173 190 167 176 185 165
[17:56:46.496] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[17:56:46.499] <TB0>     INFO: ######################################################################
[17:56:46.499] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[17:56:46.499] <TB0>     INFO: ######################################################################
[17:56:46.499] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[17:56:46.511] <TB0>     INFO: scanning low vcal = 10
[17:56:46.855] <TB0>     INFO: Expecting 41600 events.
[17:56:50.579] <TB0>     INFO: 41600 events read in total (3009ms).
[17:56:50.579] <TB0>     INFO: Test took 4068ms.
[17:56:50.581] <TB0>     INFO: scanning low vcal = 20
[17:56:51.088] <TB0>     INFO: Expecting 41600 events.
[17:56:54.812] <TB0>     INFO: 41600 events read in total (3009ms).
[17:56:54.812] <TB0>     INFO: Test took 4230ms.
[17:56:54.814] <TB0>     INFO: scanning low vcal = 30
[17:56:55.320] <TB0>     INFO: Expecting 41600 events.
[17:56:59.057] <TB0>     INFO: 41600 events read in total (3022ms).
[17:56:59.060] <TB0>     INFO: Test took 4246ms.
[17:56:59.062] <TB0>     INFO: scanning low vcal = 40
[17:56:59.561] <TB0>     INFO: Expecting 41600 events.
[17:57:03.798] <TB0>     INFO: 41600 events read in total (3522ms).
[17:57:03.799] <TB0>     INFO: Test took 4737ms.
[17:57:03.802] <TB0>     INFO: scanning low vcal = 50
[17:57:04.222] <TB0>     INFO: Expecting 41600 events.
[17:57:08.474] <TB0>     INFO: 41600 events read in total (3538ms).
[17:57:08.474] <TB0>     INFO: Test took 4672ms.
[17:57:08.477] <TB0>     INFO: scanning low vcal = 60
[17:57:08.904] <TB0>     INFO: Expecting 41600 events.
[17:57:13.146] <TB0>     INFO: 41600 events read in total (3527ms).
[17:57:13.147] <TB0>     INFO: Test took 4670ms.
[17:57:13.150] <TB0>     INFO: scanning low vcal = 70
[17:57:13.574] <TB0>     INFO: Expecting 41600 events.
[17:57:17.836] <TB0>     INFO: 41600 events read in total (3547ms).
[17:57:17.837] <TB0>     INFO: Test took 4687ms.
[17:57:17.840] <TB0>     INFO: scanning low vcal = 80
[17:57:18.262] <TB0>     INFO: Expecting 41600 events.
[17:57:22.516] <TB0>     INFO: 41600 events read in total (3540ms).
[17:57:22.517] <TB0>     INFO: Test took 4677ms.
[17:57:22.519] <TB0>     INFO: scanning low vcal = 90
[17:57:22.941] <TB0>     INFO: Expecting 41600 events.
[17:57:27.198] <TB0>     INFO: 41600 events read in total (3542ms).
[17:57:27.199] <TB0>     INFO: Test took 4679ms.
[17:57:27.203] <TB0>     INFO: scanning low vcal = 100
[17:57:27.623] <TB0>     INFO: Expecting 41600 events.
[17:57:32.007] <TB0>     INFO: 41600 events read in total (3669ms).
[17:57:32.008] <TB0>     INFO: Test took 4805ms.
[17:57:32.011] <TB0>     INFO: scanning low vcal = 110
[17:57:32.436] <TB0>     INFO: Expecting 41600 events.
[17:57:36.691] <TB0>     INFO: 41600 events read in total (3540ms).
[17:57:36.691] <TB0>     INFO: Test took 4680ms.
[17:57:36.694] <TB0>     INFO: scanning low vcal = 120
[17:57:37.115] <TB0>     INFO: Expecting 41600 events.
[17:57:41.359] <TB0>     INFO: 41600 events read in total (3528ms).
[17:57:41.359] <TB0>     INFO: Test took 4665ms.
[17:57:41.363] <TB0>     INFO: scanning low vcal = 130
[17:57:41.786] <TB0>     INFO: Expecting 41600 events.
[17:57:45.001] <TB0>     INFO: 41600 events read in total (3500ms).
[17:57:45.002] <TB0>     INFO: Test took 4639ms.
[17:57:46.005] <TB0>     INFO: scanning low vcal = 140
[17:57:46.431] <TB0>     INFO: Expecting 41600 events.
[17:57:50.636] <TB0>     INFO: 41600 events read in total (3490ms).
[17:57:50.636] <TB0>     INFO: Test took 4631ms.
[17:57:50.639] <TB0>     INFO: scanning low vcal = 150
[17:57:51.065] <TB0>     INFO: Expecting 41600 events.
[17:57:55.275] <TB0>     INFO: 41600 events read in total (3495ms).
[17:57:55.275] <TB0>     INFO: Test took 4636ms.
[17:57:55.278] <TB0>     INFO: scanning low vcal = 160
[17:57:55.705] <TB0>     INFO: Expecting 41600 events.
[17:57:59.933] <TB0>     INFO: 41600 events read in total (3513ms).
[17:57:59.934] <TB0>     INFO: Test took 4656ms.
[17:57:59.936] <TB0>     INFO: scanning low vcal = 170
[17:58:00.363] <TB0>     INFO: Expecting 41600 events.
[17:58:04.586] <TB0>     INFO: 41600 events read in total (3508ms).
[17:58:04.586] <TB0>     INFO: Test took 4649ms.
[17:58:04.591] <TB0>     INFO: scanning low vcal = 180
[17:58:05.015] <TB0>     INFO: Expecting 41600 events.
[17:58:09.249] <TB0>     INFO: 41600 events read in total (3519ms).
[17:58:09.250] <TB0>     INFO: Test took 4659ms.
[17:58:09.253] <TB0>     INFO: scanning low vcal = 190
[17:58:09.677] <TB0>     INFO: Expecting 41600 events.
[17:58:13.903] <TB0>     INFO: 41600 events read in total (3511ms).
[17:58:13.903] <TB0>     INFO: Test took 4650ms.
[17:58:13.906] <TB0>     INFO: scanning low vcal = 200
[17:58:14.332] <TB0>     INFO: Expecting 41600 events.
[17:58:18.567] <TB0>     INFO: 41600 events read in total (3520ms).
[17:58:18.568] <TB0>     INFO: Test took 4662ms.
[17:58:18.571] <TB0>     INFO: scanning low vcal = 210
[17:58:18.997] <TB0>     INFO: Expecting 41600 events.
[17:58:23.218] <TB0>     INFO: 41600 events read in total (3507ms).
[17:58:23.219] <TB0>     INFO: Test took 4648ms.
[17:58:23.222] <TB0>     INFO: scanning low vcal = 220
[17:58:23.648] <TB0>     INFO: Expecting 41600 events.
[17:58:27.919] <TB0>     INFO: 41600 events read in total (3556ms).
[17:58:27.919] <TB0>     INFO: Test took 4697ms.
[17:58:27.922] <TB0>     INFO: scanning low vcal = 230
[17:58:28.343] <TB0>     INFO: Expecting 41600 events.
[17:58:32.608] <TB0>     INFO: 41600 events read in total (3550ms).
[17:58:32.608] <TB0>     INFO: Test took 4686ms.
[17:58:32.612] <TB0>     INFO: scanning low vcal = 240
[17:58:33.033] <TB0>     INFO: Expecting 41600 events.
[17:58:37.291] <TB0>     INFO: 41600 events read in total (3543ms).
[17:58:37.292] <TB0>     INFO: Test took 4680ms.
[17:58:37.295] <TB0>     INFO: scanning low vcal = 250
[17:58:37.718] <TB0>     INFO: Expecting 41600 events.
[17:58:41.982] <TB0>     INFO: 41600 events read in total (3548ms).
[17:58:41.983] <TB0>     INFO: Test took 4688ms.
[17:58:41.987] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[17:58:42.407] <TB0>     INFO: Expecting 41600 events.
[17:58:46.678] <TB0>     INFO: 41600 events read in total (3556ms).
[17:58:46.679] <TB0>     INFO: Test took 4692ms.
[17:58:46.682] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[17:58:47.103] <TB0>     INFO: Expecting 41600 events.
[17:58:51.371] <TB0>     INFO: 41600 events read in total (3553ms).
[17:58:51.372] <TB0>     INFO: Test took 4690ms.
[17:58:51.375] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[17:58:51.796] <TB0>     INFO: Expecting 41600 events.
[17:58:56.058] <TB0>     INFO: 41600 events read in total (3547ms).
[17:58:56.059] <TB0>     INFO: Test took 4684ms.
[17:58:56.061] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[17:58:56.485] <TB0>     INFO: Expecting 41600 events.
[17:59:00.734] <TB0>     INFO: 41600 events read in total (3534ms).
[17:59:00.735] <TB0>     INFO: Test took 4673ms.
[17:59:00.738] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[17:59:01.164] <TB0>     INFO: Expecting 41600 events.
[17:59:05.427] <TB0>     INFO: 41600 events read in total (3550ms).
[17:59:05.428] <TB0>     INFO: Test took 4690ms.
[17:59:05.960] <TB0>     INFO: PixTestGainPedestal::measure() done 
[17:59:05.963] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[17:59:05.963] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[17:59:05.963] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[17:59:05.963] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[17:59:05.964] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[17:59:05.964] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[17:59:05.964] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[17:59:05.964] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[17:59:05.964] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[17:59:05.965] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[17:59:05.965] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[17:59:05.965] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[17:59:05.965] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[17:59:05.965] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[17:59:05.965] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[17:59:05.965] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[17:59:44.860] <TB0>     INFO: PixTestGainPedestal::fit() done
[17:59:44.860] <TB0>     INFO: non-linearity mean:  0.956 0.953 0.961 0.960 0.964 0.954 0.960 0.966 0.962 0.954 0.959 0.957 0.952 0.963 0.958 0.967
[17:59:44.860] <TB0>     INFO: non-linearity RMS:   0.006 0.007 0.005 0.006 0.004 0.006 0.005 0.005 0.005 0.006 0.005 0.006 0.006 0.004 0.006 0.004
[17:59:44.860] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[17:59:44.883] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[17:59:44.905] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[17:59:44.927] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[17:59:44.949] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[17:59:44.971] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[17:59:44.994] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[17:59:45.016] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[17:59:45.038] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[17:59:45.060] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[17:59:45.082] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[17:59:45.104] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[17:59:45.126] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[17:59:45.148] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[17:59:45.170] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[17:59:45.192] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-3-27_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[17:59:45.214] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[17:59:45.214] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[17:59:45.222] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[17:59:45.222] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[17:59:45.224] <TB0>     INFO: ######################################################################
[17:59:45.224] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[17:59:45.225] <TB0>     INFO: ######################################################################
[17:59:45.228] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[17:59:45.238] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:59:45.238] <TB0>     INFO:     run 1 of 1
[17:59:45.238] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:59:45.581] <TB0>     INFO: Expecting 3120000 events.
[18:00:36.221] <TB0>     INFO: 1303810 events read in total (49925ms).
[18:01:26.862] <TB0>     INFO: 2604055 events read in total (100566ms).
[18:01:47.269] <TB0>     INFO: 3120000 events read in total (120974ms).
[18:01:47.311] <TB0>     INFO: Test took 122074ms.
[18:01:47.385] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:01:47.495] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[18:01:48.990] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[18:01:50.449] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[18:01:51.820] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[18:01:53.292] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[18:01:54.702] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[18:01:56.100] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[18:01:57.488] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[18:01:58.849] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[18:02:00.248] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[18:02:01.676] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[18:02:03.013] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[18:02:04.521] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[18:02:06.020] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[18:02:07.401] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[18:02:08.836] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[18:02:10.209] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 389058560
[18:02:10.240] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[18:02:10.240] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.6419, RMS = 1.37292
[18:02:10.240] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[18:02:10.240] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[18:02:10.240] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.2854, RMS = 1.41024
[18:02:10.240] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[18:02:10.242] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[18:02:10.242] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.0053, RMS = 1.22964
[18:02:10.242] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[18:02:10.242] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[18:02:10.242] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.501, RMS = 1.42257
[18:02:10.242] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[18:02:10.243] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[18:02:10.243] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.632, RMS = 1.24643
[18:02:10.243] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[18:02:10.243] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[18:02:10.243] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.7662, RMS = 1.25288
[18:02:10.243] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[18:02:10.244] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[18:02:10.244] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.9675, RMS = 2.07279
[18:02:10.244] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[18:02:10.244] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[18:02:10.244] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.7836, RMS = 2.08941
[18:02:10.244] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[18:02:10.245] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[18:02:10.245] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.4715, RMS = 0.91088
[18:02:10.245] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[18:02:10.245] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[18:02:10.245] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9865, RMS = 0.984812
[18:02:10.245] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[18:02:10.246] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[18:02:10.246] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6987, RMS = 0.831811
[18:02:10.246] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[18:02:10.246] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[18:02:10.246] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8115, RMS = 0.983047
[18:02:10.246] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[18:02:10.248] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[18:02:10.248] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3967, RMS = 0.98846
[18:02:10.248] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[18:02:10.248] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[18:02:10.248] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3147, RMS = 1.38742
[18:02:10.248] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[18:02:10.249] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[18:02:10.249] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.4396, RMS = 1.12261
[18:02:10.249] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[18:02:10.249] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[18:02:10.249] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3633, RMS = 1.4049
[18:02:10.249] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[18:02:10.250] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[18:02:10.250] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0287, RMS = 0.922443
[18:02:10.250] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[18:02:10.250] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[18:02:10.250] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4211, RMS = 0.924235
[18:02:10.250] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[18:02:10.251] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[18:02:10.251] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.5188, RMS = 0.813947
[18:02:10.251] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[18:02:10.251] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[18:02:10.251] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.9847, RMS = 0.904466
[18:02:10.251] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[18:02:10.252] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[18:02:10.252] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.5003, RMS = 1.93142
[18:02:10.252] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[18:02:10.252] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[18:02:10.252] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.5956, RMS = 1.95713
[18:02:10.252] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[18:02:10.253] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[18:02:10.254] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.132, RMS = 1.94786
[18:02:10.254] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[18:02:10.254] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[18:02:10.254] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.196, RMS = 1.9317
[18:02:10.254] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[18:02:10.255] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[18:02:10.255] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.1115, RMS = 2.09954
[18:02:10.255] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[18:02:10.255] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[18:02:10.255] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.507, RMS = 1.73057
[18:02:10.255] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[18:02:10.256] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[18:02:10.256] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7031, RMS = 1.07447
[18:02:10.256] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[18:02:10.256] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[18:02:10.256] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9929, RMS = 0.943207
[18:02:10.256] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[18:02:10.257] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[18:02:10.257] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8219, RMS = 1.06484
[18:02:10.257] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[18:02:10.257] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[18:02:10.257] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.7181, RMS = 1.06497
[18:02:10.257] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[18:02:10.258] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[18:02:10.258] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.7381, RMS = 1.16649
[18:02:10.258] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[18:02:10.258] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[18:02:10.258] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9771, RMS = 1.34066
[18:02:10.258] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[18:02:10.261] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[18:02:10.261] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[18:02:10.261] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[18:02:10.359] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[18:02:10.359] <TB0>     INFO: enter test to run
[18:02:10.359] <TB0>     INFO:   test:  no parameter change
[18:02:10.359] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.1mA
[18:02:10.360] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 471.9mA
[18:02:10.361] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.0 C
[18:02:10.361] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[18:02:10.828] <TB0>    QUIET: Connection to board 133 closed.
[18:02:10.829] <TB0>     INFO: pXar: this is the end, my friend
[18:02:10.829] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
