module rptr_handler #(parameter PTR_WIDTH=3) (
  input logic rclk, rrst_n, r_en,
  input logic [PTR_WIDTH:0] g_wptr_sync, b_wptr_sync,
  output logic [PTR_WIDTH:0] b_rptr, g_rptr,
  output logic empty, empty_1_4
);

  logic [PTR_WIDTH:0] b_rptr_next;
  logic [PTR_WIDTH:0] g_rptr_next;

  assign b_rptr_next = b_rptr+(r_en & !empty);
  assign g_rptr_next = (b_rptr_next >>1)^b_rptr_next;
  assign rempty = (g_wptr_sync == g_rptr_next);
  assign rempty14 = (b_wptr_sync - b_rptr) <= 384;
  
  always_ff @(posedge rclk or negedge rrst_n) begin
    if(!rrst_n) begin
      b_rptr <= 0;
      g_rptr <= 0;
    end
    else begin
      b_rptr <= b_rptr_next;
      g_rptr <= g_rptr_next;
    end
  end
  
  always_ff @(posedge rclk or negedge rrst_n) begin
    // if(!rrst_n) begin
    //   empty <= 1;
    //   empty_1_4 <= 0;
    // end
    // else 
    begin
      empty <= rempty;
      empty_1_4 <= empty_1_4;
    end
  end
endmodule