<stg><name>sample_eta</name>


<trans_list>

<trans id="76" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln321" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln321" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln530" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="16" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %i_20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_20"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:1 %nonce_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %nonce

]]></Node>
<StgValue><ssdm name="nonce_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
entry:2 %ctr_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="ctr_1_loc"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %seedbuf, void @empty_69, i32 0, i32 0, void @empty_70, i32 4294967295, i32 0, void @empty_70, void @empty_70, void @empty_70, i32 0, i32 0, i32 0, i32 0, void @empty_70, void @empty_70, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="64">
<![CDATA[
entry:4 %buf = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:5 %store_ln321 = store i5 0, i5 %i_20

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
entry:6 %br_ln321 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln321"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc.i.i:0 %i_21 = load i5 %i_20

]]></Node>
<StgValue><ssdm name="i_21"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="5">
<![CDATA[
for.inc.i.i:1 %zext_ln321 = zext i5 %i_21

]]></Node>
<StgValue><ssdm name="zext_ln321"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i.i:2 %icmp_ln321 = icmp_eq  i5 %i_21, i5 25

]]></Node>
<StgValue><ssdm name="icmp_ln321"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.i:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i.i:4 %add_ln321 = add i5 %i_21, i5 1

]]></Node>
<StgValue><ssdm name="add_ln321"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.i:5 %br_ln321 = br i1 %icmp_ln321, void %for.inc.i.i.split, void %_ZN3SPU11stream_initEjPKht.27.exit

]]></Node>
<StgValue><ssdm name="br_ln321"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.i.split:0 %specloopname_ln320 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln320"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.split:1 %this_s_addr_3 = getelementptr i64 %this_s, i64 0, i64 %zext_ln321

]]></Node>
<StgValue><ssdm name="this_s_addr_3"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
for.inc.i.i.split:2 %store_ln321 = store i64 0, i5 %this_s_addr_3

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.i.split:3 %store_ln321 = store i5 %add_ln321, i5 %i_20

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.i.split:4 %br_ln321 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln321"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln321" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
_ZN3SPU11stream_initEjPKht.27.exit:0 %ctr = alloca i32 1

]]></Node>
<StgValue><ssdm name="ctr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln321" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="9" op_3_bw="8" op_4_bw="6" op_5_bw="64">
<![CDATA[
_ZN3SPU11stream_initEjPKht.27.exit:1 %call_ret = call i10 @shake_absorb.1, i64 %this_s, i9 128, i8 %seedbuf, i6 32, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln321" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3SPU11stream_initEjPKht.27.exit:17 %store_ln530 = store i32 0, i32 %ctr

]]></Node>
<StgValue><ssdm name="store_ln530"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="9" op_3_bw="8" op_4_bw="6" op_5_bw="64">
<![CDATA[
_ZN3SPU11stream_initEjPKht.27.exit:1 %call_ret = call i10 @shake_absorb.1, i64 %this_s, i9 128, i8 %seedbuf, i6 32, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="10" op_3_bw="4" op_4_bw="3" op_5_bw="64" op_6_bw="0" op_7_bw="0">
<![CDATA[
_ZN3SPU11stream_initEjPKht.27.exit:2 %call_ret3 = call i8 @shake_absorb, i64 %this_s, i10 %call_ret, i4 %nonce_read, i3 0, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="10" op_3_bw="4" op_4_bw="3" op_5_bw="64" op_6_bw="0" op_7_bw="0">
<![CDATA[
_ZN3SPU11stream_initEjPKht.27.exit:2 %call_ret3 = call i8 @shake_absorb, i64 %this_s, i10 %call_ret, i4 %nonce_read, i3 0, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3SPU11stream_initEjPKht.27.exit:3 %i = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %call_ret3, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="42" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="5">
<![CDATA[
_ZN3SPU11stream_initEjPKht.27.exit:8 %zext_ln402_1 = zext i5 %i

]]></Node>
<StgValue><ssdm name="zext_ln402_1"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3SPU11stream_initEjPKht.27.exit:9 %this_s_addr = getelementptr i64 %this_s, i64 0, i64 %zext_ln402_1

]]></Node>
<StgValue><ssdm name="this_s_addr"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
_ZN3SPU11stream_initEjPKht.27.exit:10 %this_s_load = load i5 %this_s_addr

]]></Node>
<StgValue><ssdm name="this_s_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="45" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="8">
<![CDATA[
_ZN3SPU11stream_initEjPKht.27.exit:4 %trunc_ln402 = trunc i8 %call_ret3

]]></Node>
<StgValue><ssdm name="trunc_ln402"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ZN3SPU11stream_initEjPKht.27.exit:5 %shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln402, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="6">
<![CDATA[
_ZN3SPU11stream_initEjPKht.27.exit:6 %zext_ln402 = zext i6 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln402"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN3SPU11stream_initEjPKht.27.exit:7 %shl_ln402 = shl i64 31, i64 %zext_ln402

]]></Node>
<StgValue><ssdm name="shl_ln402"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
_ZN3SPU11stream_initEjPKht.27.exit:10 %this_s_load = load i5 %this_s_addr

]]></Node>
<StgValue><ssdm name="this_s_load"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN3SPU11stream_initEjPKht.27.exit:11 %xor_ln402 = xor i64 %this_s_load, i64 %shl_ln402

]]></Node>
<StgValue><ssdm name="xor_ln402"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
_ZN3SPU11stream_initEjPKht.27.exit:12 %store_ln402 = store i64 %xor_ln402, i5 %this_s_addr

]]></Node>
<StgValue><ssdm name="store_ln402"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="52" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3SPU11stream_initEjPKht.27.exit:13 %this_s_addr_2 = getelementptr i64 %this_s, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="this_s_addr_2"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
_ZN3SPU11stream_initEjPKht.27.exit:14 %this_s_load_2 = load i5 %this_s_addr_2

]]></Node>
<StgValue><ssdm name="this_s_load_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="54" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
_ZN3SPU11stream_initEjPKht.27.exit:14 %this_s_load_2 = load i5 %this_s_addr_2

]]></Node>
<StgValue><ssdm name="this_s_load_2"/></StgValue>
</operation>

<operation id="55" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN3SPU11stream_initEjPKht.27.exit:15 %xor_ln403 = xor i64 %this_s_load_2, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln403"/></StgValue>
</operation>

<operation id="56" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
_ZN3SPU11stream_initEjPKht.27.exit:16 %store_ln403 = store i64 %xor_ln403, i5 %this_s_addr_2

]]></Node>
<StgValue><ssdm name="store_ln403"/></StgValue>
</operation>

<operation id="57" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
_ZN3SPU11stream_initEjPKht.27.exit:18 %br_ln530 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln530"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="58" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.cond:0 %ctr_7 = load i32 %ctr

]]></Node>
<StgValue><ssdm name="ctr_7"/></StgValue>
</operation>

<operation id="59" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="32">
<![CDATA[
while.cond:1 %trunc_ln530 = trunc i32 %ctr_7

]]></Node>
<StgValue><ssdm name="trunc_ln530"/></StgValue>
</operation>

<operation id="60" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.cond:2 %tmp = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ctr_7, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="61" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
while.cond:3 %icmp_ln530 = icmp_eq  i24 %tmp, i24 0

]]></Node>
<StgValue><ssdm name="icmp_ln530"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond:4 %br_ln530 = br i1 %icmp_ln530, void %while.end, void %VITIS_LOOP_417_2.i

]]></Node>
<StgValue><ssdm name="br_ln530"/></StgValue>
</operation>

<operation id="63" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln530" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_417_2.i:2 %call_ln416 = call void @KeccakF1600_StatePermute, i64 %this_s, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln416"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln530" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0">
<![CDATA[
while.end:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="65" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_417_2.i:2 %call_ln416 = call void @KeccakF1600_StatePermute, i64 %this_s, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln416"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="66" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_417_2.i:3 %call_ln0 = call void @sample_eta_Pipeline_VITIS_LOOP_417_2, i64 %this_s, i8 %buf

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="67" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_417_2.i:3 %call_ln0 = call void @sample_eta_Pipeline_VITIS_LOOP_417_2, i64 %this_s, i8 %buf

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="68" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_417_2.i:4 %targetBlock = call i1 @sample_eta_Pipeline_VITIS_LOOP_533_2, i8 %trunc_ln530, i8 %buf, i4 %a, i32 %ctr_1_loc

]]></Node>
<StgValue><ssdm name="targetBlock"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="69" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_417_2.i:4 %targetBlock = call i1 @sample_eta_Pipeline_VITIS_LOOP_533_2, i8 %trunc_ln530, i8 %buf, i4 %a, i32 %ctr_1_loc

]]></Node>
<StgValue><ssdm name="targetBlock"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="70" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_417_2.i:0 %speclooptripcount_ln531 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2, i64 1

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln531"/></StgValue>
</operation>

<operation id="71" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_417_2.i:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_53

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="72" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_417_2.i:5 %ctr_1_loc_load = load i32 %ctr_1_loc

]]></Node>
<StgValue><ssdm name="ctr_1_loc_load"/></StgValue>
</operation>

<operation id="73" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_417_2.i:6 %ctr_8 = select i1 %targetBlock, i32 %ctr_1_loc_load, i32 256

]]></Node>
<StgValue><ssdm name="ctr_8"/></StgValue>
</operation>

<operation id="74" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_417_2.i:7 %store_ln530 = store i32 %ctr_8, i32 %ctr

]]></Node>
<StgValue><ssdm name="store_ln530"/></StgValue>
</operation>

<operation id="75" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_417_2.i:8 %br_ln530 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln530"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
