

================================================================
== Vitis HLS Report for 'trisolv'
================================================================
* Date:           Tue May  6 11:33:26 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        trisolv
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max  |   Type  |
    +---------+---------+----------+----------+------+-------+---------+
    |     1201|    21481|  6.005 us|  0.107 ms|  1202|  21482|       no|
    +---------+---------+----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+----------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                            |                                  |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                  |              Module              |   min   |   max   |    min    |    max   | min | max |   Type  |
        +--------------------------------------------+----------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_trisolv_Pipeline_VITIS_LOOP_12_2_fu_99  |trisolv_Pipeline_VITIS_LOOP_12_2  |        2|      509|  10.000 ns|  2.545 us|    2|  509|       no|
        +--------------------------------------------+----------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_1  |     1200|    21480|  30 ~ 537|          -|          -|    40|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       59|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    11|     1123|      992|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      238|    -|
|Register             |        -|     -|      323|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    11|     1446|     1289|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+----------------------------------+---------+----+------+-----+-----+
    |                  Instance                  |              Module              | BRAM_18K| DSP|  FF  | LUT | URAM|
    +--------------------------------------------+----------------------------------+---------+----+------+-----+-----+
    |ddiv_64ns_64ns_64_22_no_dsp_1_U13           |ddiv_64ns_64ns_64_22_no_dsp_1     |        0|   0|     0|    0|    0|
    |grp_trisolv_Pipeline_VITIS_LOOP_12_2_fu_99  |trisolv_Pipeline_VITIS_LOOP_12_2  |        0|  11|  1123|  992|    0|
    +--------------------------------------------+----------------------------------+---------+----+------+-----+-----+
    |Total                                       |                                  |        0|  11|  1123|  992|    0|
    +--------------------------------------------+----------------------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln10_fu_132_p2   |         +|   0|  0|  13|           6|           1|
    |add_ln13_fu_169_p2   |         +|   0|  0|  18|          11|          11|
    |add_ln14_fu_176_p2   |         +|   0|  0|  18|          11|          11|
    |icmp_ln10_fu_126_p2  |      icmp|   0|  0|  10|           6|           6|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  59|          34|          29|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+-----+-----------+-----+-----------+
    |    Name    | LUT | Input Size| Bits| Total Bits|
    +------------+-----+-----------+-----+-----------+
    |L_address0  |   14|          3|   11|         33|
    |L_ce0       |   14|          3|    1|          3|
    |ap_NS_fsm   |  145|         30|    1|         30|
    |i_fu_52     |    9|          2|    6|         12|
    |x_address0  |   14|          3|    6|         18|
    |x_ce0       |   14|          3|    1|          3|
    |x_d0        |   14|          3|   64|        192|
    |x_we0       |   14|          3|    1|          3|
    +------------+-----+-----------+-----+-----------+
    |Total       |  238|         50|   91|        294|
    +------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |L_load_reg_263                                           |  64|   0|   64|          0|
    |add_ln13_reg_238                                         |   8|   0|   11|          3|
    |add_ln14_reg_243                                         |  11|   0|   11|          0|
    |ap_CS_fsm                                                |  29|   0|   29|          0|
    |b_load_reg_248                                           |  64|   0|   64|          0|
    |bitcast_ln11_reg_253                                     |  64|   0|   64|          0|
    |div_reg_276                                              |  64|   0|   64|          0|
    |grp_trisolv_Pipeline_VITIS_LOOP_12_2_fu_99_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_216                                              |   6|   0|    6|          0|
    |i_fu_52                                                  |   6|   0|    6|          0|
    |zext_ln10_reg_228                                        |   6|   0|   64|         58|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    | 323|   0|  384|         61|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|       trisolv|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|       trisolv|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|       trisolv|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|       trisolv|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|       trisolv|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|       trisolv|  return value|
|L_address0  |  out|   11|   ap_memory|             L|         array|
|L_ce0       |  out|    1|   ap_memory|             L|         array|
|L_q0        |   in|   64|   ap_memory|             L|         array|
|x_address0  |  out|    6|   ap_memory|             x|         array|
|x_ce0       |  out|    1|   ap_memory|             x|         array|
|x_we0       |  out|    1|   ap_memory|             x|         array|
|x_d0        |  out|   64|   ap_memory|             x|         array|
|x_q0        |   in|   64|   ap_memory|             x|         array|
|b_address0  |  out|    6|   ap_memory|             b|         array|
|b_ce0       |  out|    1|   ap_memory|             b|         array|
|b_q0        |   in|   64|   ap_memory|             b|         array|
+------------+-----+-----+------------+--------------+--------------+

