# Copyright (c) 2023-2024 Wavelet Lab
# SPDX-License-Identifier: MIT

# Register desc and visual map
name:         LMK05318
desc:         CLOCK_GENERATOR
revision:     "0.0.1"
processors:   [ c ]
bus:
    type: I2C
    rd_mask: 0x800000
    usdr_path: /debug/hw/lmk05318/0/reg
addr_width:   16
data_width:   8

# Autoparse PDF helper
# ^(\w+)\s+\w+\s+(\w+)$
#   - addr: \1\n    name: \2\n    fields:\n
# ^([\d-]+)\s+(\w+)\s+[^\s]+\s+\w+\s+(.+)$
#   - bits: "\1"\n    name: \2\n    desc: \3 

x-in-opts: &in-opts
    0x0: DC_DIFF_EXT
    0x1: AC_DIFF_EXT
    0x3: AC_DIFF_INT_100
    0x4: HCSL_INT_50
    0x8: CMOS
    0xC: SE_INT_50

x-out-opts: &out-opts
    0x00: Disabled
    0x10: AC_LVDS
    0x14: AC_CML
    0x18: AC-LVPECL
    0x2C: HCSL_EXT_50
    0x2D: HCSL_INT_50
    0x30: LVCMOS_HIZ_HIZ
    0x32: LVCMOS_HIZ_N
    0x33: LVCMOS_HIZ_P
    0x35: LVCMOS_LOW_LOW
    0x38: LVCMOS_N_HIZ
    0x3A: LVCMOS_N_N
    0x3B: LVCMOS_N_P
    0x3C: LVCMOS_P_HIZ
    0x3E: LVCMOS_P_N
    0x3F: LVCMOS_P_P
    
x-out-pll-sel: &out-pll-sel
    0x0: APLL1_P1
    0x1: APLL1 P1_INV
    0x2: APLL2_P1
    0x3: APLL2_P2
    
x-mute-lvl: &mute-lvl
    0x0: BYPASS
    0x1: DIFF_VOCM_P_BY_N_LOW
    0x2: DIFF_HIGH_P_LOW_N_BY
    0x3: DIFF_LOW_P_LOW_N_LOW

pages:
  - name: Top
    regs:
      - addr: 0xC
        name: DEV_CTL
        fields:
          - bits: "7"
            name: RESET_SW
            desc: Software Reset ALL functions
          - bits: "6"
            name: SYNC_SW
            desc: Output Synchronization (SYNC) Assert bit
          - bits: "5"
            name: SYNC_AUTO_DPLL
            desc: Enable Automatic Output SYNC after DPLL lock
          - bits: "4"
            name: SYNC_AUTO_APLL
            desc: Enable Automatic Output SYNC after PLL lock
          - bits: "3"
            name: SYNC_MUTE
            desc: Determines if the output drivers are muted during a SYNC event, 0x0 = Do not mute any outputs during SYNC, 0x1 = Mute all outputs during SYNC
          - bits: "1"
            name: PLLSTRTMODE
            desc: PLL Startup Mode . When using cascade mode, PLL1 is fixed to a center value while PLL2 locks. Then PLL1 performs final lock.
          - bits: "0"
            name: AUTOSTRT
            desc: Autostart. If AUTOSTRT is set to 1, the device will automatically initiate the PLL and output start-up sequence after a device reset. A device reset can be triggered by the power-on-reset, PDN pin, or by writing to the RESET_SW bit. If AUTOSTRT is 0, the device will halt after the configuration phase; a subsequent write to set the AUTOSTRT bit will initiate the start-up sequence. In Test mode, the AUTOSTRT bit is ignored after device reset, but start-up can be triggered by a subsequent write to set the AUTOSTART bit.
      - addr: 0xD
        name: INT_LIVE0
        fields:
          - bits: "4"
            name: LOS_FDET_XO
            desc: Loss of source freq detection XO
          - bits: "3"
            name: LOL_PLL2
            desc: Loss of Lock APLL2
          - bits: "2"
            name: LOL_PLL1
            desc: Loss of Lock APLL1
          - bits: "0"
            name: LOS_XO
            desc: Loss of source XO
      - addr: 0xE
        name: INT_LIVE1
        fields:
          - bits: "7"
            name: LOPL_DPLL
            desc: Loss of phase lock DPLL
          - bits: "6"
            name: LOFL_DPLL
            desc: Loss of frequency lock DPLL
          - bits: "5"
            name: HIST
            desc: Tuning word history update DPLL
          - bits: "4"
            name: HLDOVR
            desc: Holdover event DPLL
          - bits: "3"
            name: REFSWITCH
            desc: Reference switchover DPLL     
          - bits: "2"
            name: LOR_MISSCLK
            desc: Loss of active reference missing clock DPLL
          - bits: "1"
            name: LOR_FREQ
            desc: Loss of active reference frequency DPLL
          - bits: "0"
            name: LOR_AMP
            desc: Loss of active reference amplitude DPLL
      - addr: 0xF
        name: INT_MASK0
        fields:
          - bits: "4"
            name: LOS_FDET_XO_MASK
            desc: Mask Loss of Source Freq Det XO When set to 1, interrupt output is not triggered. 
          - bits: "3"
            name: LOL_PLL2_MASK
            desc: Mask Loss of Lock APLL2 When set to 1, interrupt output is not triggered. 
          - bits: "2"
            name: LOL_PLL1_MASK
            desc: Mask Loss of Lock APLL1 When set to 1, interrupt output is not triggered. 
          - bits: "0"
            name: LOS_XO_MASK
            desc: Mask Loss of source XO When set to 1, interrupt output is not triggered. 
      - addr: 0x10
        name: INT_MASK1
        fields:
          - bits: "7"
            name: LOPL_DPLL_MASK
            desc: Mask Loss of Phase Lock DPLL When set to 1, interrupt output is not triggered. 
          - bits: "6"
            name: LOFL_DPLL_MASK
            desc: Mask Loss of Freq Lock DPLL When set to 1, interrupt output is not triggered. 
          - bits: "5"
            name: HIST_MASK
            desc: Mask Tuning word history update DPLL When set to 1, interrupt output is not triggered. 
          - bits: "4"
            name: HLDOVR_MASK
            desc: Mask Holdover event DPLL When set to 1, interrupt output is not triggered. 
          - bits: "3"
            name: REFSWITCH_MASK
            desc: Mask Reference switchover DPLL When set to 1, interrupt output is not triggered. 
          - bits: "2"
            name: LOR_MISSCLK_MASK
            desc: Mask Loss of active reference missing clk DPLL When set to 1, interrupt output is not triggered. 
          - bits: "1"
            name: LOR_FREQ_MASK
            desc: Mask Loss of active reference freq DPLL When set to 1, interrupt output is not triggered. 
          - bits: "0"
            name: LOR_AMP_MASK
            desc: Mask Loss of active reference amplitude DPLL When set to 1, interrupt output is not triggered. 
      - addr: 0x11
        name: INT_FLAG_POL0
        fields:
          - bits: "4"
            name: LOS_FDET_XO_POL
            desc: LOS_FDET_XO Flag Polarity 
          - bits: "3"
            name: LOL_PLL2_POL
            desc: LOL_PLL2 Flag Polarity 
          - bits: "2"
            name: LOL_PLL1_POL
            desc: LOL_PLL1 Flag Polarity
          - bits: "0"
            name: LOS_XO_POL
            desc: LOS_XO Flag Polarity 
      - addr: 0x12
        name: INT_FLAG_POL1
        fields:
          - bits: "7"
            name: LOPL_DPLL_POL
            desc: LOPL_DPLL Flag Polarity 
          - bits: "6"
            name: LOFL_DPLL_POL
            desc: LOFL_DPLL Flag Polarity 
          - bits: "5"
            name: HIST_POL
            desc: HIST Flag Polarity 
          - bits: "4"
            name: HLDOVR_POL
            desc: HLDOVR Flag Polarity 
          - bits: "3"
            name: REFSWITCH_POL
            desc: REFSWITCH Flag Polarity 
          - bits: "2"
            name: LOR_MISSCLK_POL
            desc: LOR_MISSCLK Flag Polarity 
          - bits: "1"
            name: LOR_FREQ_POL
            desc: LOR_FREQ Flag Polarity 
          - bits: "0"
            name: LOR_AMP_POL
            desc: LOR_AMP Flag Polarity 
      - addr: 0x13
        name: INT_FLAG0
        fields:
          - bits: "4"
            name: LOS_FDET_XO_INTR
            desc: LOL_FDET_XO Interrupt Bit is set when an edge of the correct polarity is detected on the LOL_FDET_XO interrupt source. The bit is cleared by writing a 0. 
          - bits: "3"
            name: LOL_PLL2_INTR
            desc: LOL_PLL2 Interrupt Bit is set when an edge of the correct polarity is detected on the LOL_PLL2 interrupt source. The bit is cleared by writing a 0. 
          - bits: "2"
            name: LOL_PLL1_INTR
            desc: LOL_PLL1 Interrupt Bit is set when an edge of the correct polarity is detected on the LOL_PLL1 interrupt source.The bit is cleared by writing a 0. 
          - bits: "0"
            name: LOS_XO_INTR
            desc: LOS_XO Interrupt Bit is set when an edge of the correct polarity is detected on the LOS_XO interrupt source. The bit is cleared by writing a 0. 
      - addr: 0x14
        name: INT_FLAG1
        fields:
          - bits: "7"
            name: LOPL_DPLL_INTR
            desc: LOPL_DPLL Interrupt Bit is set when an edge of the correct polarity is detected on the LOPL_DPLL interrupt source. The bit is cleared by writing a 0. 
          - bits: "6"
            name: LOFL_DPLL_INTR
            desc: LOFL_DPLL Interrupt Bit is set when an edge of the correct polarity is detected on the LOFL_DPLL interrupt source. The bit is cleared by writing a 0. 
          - bits: "5"
            name: HIST_INTR
            desc: HIST Interrupt Bit is set when an edge of the correct polarity is detected on the HIST interrupt source. The bit is cleared by writing a 0. 
          - bits: "4"
            name: HLDOVR_INTR
            desc: HLDOVR Interrupt Bit is set when an edge of the correct polarity is detected on the HLDOVR interrupt source. The bit is cleared by writing a 0. 
          - bits: "3"
            name: REFSWITCH_INTR
            desc: REFSWITCH Interrupt Bit is set when an edge of the correct polarity is detected on the REFSWITCH interrupt source. The bit is cleared by writing a 0. 
          - bits: "2"
            name: LOR_MISSCLK_INTR
            desc: LOR_MISSCLK Interrupt Bit is set when an edge of the correct polarity is detected on the LOR_MISSCLK interrupt source. The bit is cleared by writing a 0. 
          - bits: "1"
            name: LOR_FREQ_INTR
            desc: LOR_FREQ Interrupt Bit is set when an edge of the correct polarity is detected on the LOR_FREQ interrupt source. The bit is cleared by writing a 0. 
          - bits: "0"
            name: LOR_AMP_INTR
            desc: LOR_AMP Interrupt Bit is set when an edge of the correct polarity is detected on the LOR_AMP interrupt source. The bit is cleared by writing a 0. 
      - addr: 0x15
        name: INTCTL
        fields:
          - bits: "1"
            name: INT_AND_OR
            desc: Interrupt Logical AND or OR Combination 0x0 = OR Any un-masked interrupt flags can generate an interrupt. 0x1 = AND All un-masked interrupt flags must be active in order to generate an interrupt. 
          - bits: "0"
            name: INT_EN
            desc: Interrupt Enable 
      - addr: 0x16
        name: STAT_POL
        fields:
          - bits: "1"
            name: STAT1_POL
            desc: STATUS1 Output Polarity Defines the polarity of information presented on the STATUS1 output. If STAT1_POL is set to 1 then STATUS1 is active high, if STAT1_POL is 0then STATUS1 is active low. 
          - bits: "0"
            name: STAT0_POL
            desc: STATUS0 Output Polarity Defines the polarity of information presented on the STATUS0 output. If STAT0_POL is set to 1 then STATUS0 is active high, if STAT0_POL is 0then STATUS0 is active low
  - name: IOConfig
    regs:
      - addr: 0x17
        name: MUTELVL1
        fields:
          - bits: "7-6"
            name: CH3_MUTE_LVL
            desc: Output 3 Mute Level See CH0_MUTE_LVL for description and bit settings.
            opts: *mute-lvl
          - bits: "5-4"
            name: CH2_MUTE_LVL
            desc: Output 2 Mute Level See CH0_MUTE_LVL for description and bit settings.
            opts: *mute-lvl
          - bits: "3-2"
            name: CH1_MUTE_LVL
            desc: Output 1 Mute Level See CH0_MUTE_LVL for description and bit settings.
            opts: *mute-lvl
          - bits: "1-0"
            name: CH0_MUTE_LVL
            desc: Output 0 Mute Level Determines the configuration of the Output Driver during mute. 0x0 = Bypass Mute (Normal Operation) 0x1 = For DIFF or HCSL mute to differential Vocm. For LVCMOS, P is Bypass Mute and N is Mute Low. 0x2 = For DIFF or HCSL mute to differntial High. For LVCMOS, P is Mute Low and N is Bypass Mute. 0x3 = For DIFF or HCSL mute to differential Low. For LVCMOS, P is Mute Low and N is Mute Low.
            opts: *mute-lvl
      - addr: 0x18
        name: MUTELVL2
        fields:
          - bits: "7-6"
            name: CH7_MUTE_LVL
            desc: Output 7 Mute Level See CH0_MUTE_LVL for description and bit settings.
            opts: *mute-lvl
          - bits: "5-4"
            name: CH6_MUTE_LVL
            desc: Output 6 Mute Level See CH0_MUTE_LVL for description and bit settings.
            opts: *mute-lvl
          - bits: "3-2"
            name: CH5_MUTE_LVL
            desc: Output 5 Mute Level See CH0_MUTE_LVL for description and bit settings.
            opts: *mute-lvl
          - bits: "1-0"
            name: CH4_MUTE_LVL
            desc: Output 4 Mute Level See CH0_MUTE_LVL for description and bit settings.
            opts: *mute-lvl
      - addr: 0x19
        name: OUT_MUTE
        fields:
          - bits: "7"
            name: CH7_MUTE
            desc: Output 7 Mute Control 
          - bits: "6"
            name: CH6_MUTE
            desc: Output 6 Mute Control 
          - bits: "5"
            name: CH5_MUTE
            desc: Output 5 Mute Control 
          - bits: "4"
            name: CH4_MUTE
            desc: Output 4 Mute Control 
          - bits: "3"
            name: CH3_MUTE
            desc: Output 3 Mute Control 
          - bits: "2"
            name: CH2_MUTE
            desc: Output 2 Mute Control 
          - bits: "1"
            name: CH1_MUTE
            desc: Output 1 Mute Control 
          - bits: "0"
            name: CH0_MUTE
            desc: Output 0 Mute Control 
      - addr: 0x1D
        name: DPLL_MUTE
        fields:
          - bits: "4"
            name: MUTE_APLL2_LOCK
            desc: APLL2 mute enabled during PLL lock  
          - bits: "2"
            name: MUTE_DPLL_PHLOCK
            desc: DPLL mute enabled during phase lock 
          - bits: "1"
            name: MUTE_DPLL_FLLOCK
            desc: DPLL mute enabled during DPLL lock 
          - bits: "0"
            name: MUTE_APLL1_LOCK
            desc: APLL1 mute enabled during PLL lock 
      - addr: 0x24
        name: GPIO_OUT
        fields:
          - bits: "1"
            name: GPIO_STAT1_OUT
            desc: STAT1 Driver Type Output; 0x0 = NMOS Open-drain driver; 0x1 = LVCMOS driver 
          - bits: "0"
            name: GPIO_STAT0_OUT
            desc: STAT0 Driver Type Output; 0x0 = NMOS Open-drain driver; 0x1 = LVCMOS driver 
      - addr: 0x27
        name: SPARE_NVMBASE2_BY2
        fields:
          - bits: "1"
            name: GPIO2_OUT
            desc: GPIO2 Driver Type GPIO2; 0x0 = NMOS Open-drain driver; 0x1 = LVCMOS driver
          - bits: "0"
            name: APLL1_DEN_MODE
            desc: Programmable APLL1 denominator mode; 0x0 = APLL1 uses programmable 40-bit numerator (R110, R111, R112, R113, R114) and fixed 40-bit denominator; 0x1 = APLL1 uses programmable 24-bit numberator (R339, R110, R111) and programmable 24-bit denominator (R112, R113, R114)
      - addr: 0x28
        name: SPARE_NVMBASE2_BY1
        fields:
          - bits: "3"
            name: SECREF_DC_MODE
            desc: SECREF DC buffer mode; 0x0 = SECREF is AC coupled internally; 0x1 = SECREF is DC coupled internally
          - bits: "2"
            name: PRIREF_DC_MODE
            desc: PRIREF DC buffer mode; 0x0 = PRIREF is AC coupled internally; 0x1 = PRIREF is DC coupled internally
          - bits: "0"
            name: APLL2_DEN_MODE
            desc: Programmable APLL2 denominator mode; 0x0 = APLL2 uses fixed 24-bit denominator; 0x1 = APLL2 uses programmable 24-bit denominator (R333, R334, R335)
      - addr: 0x2A
        name: XO_CLKCTL1
        fields:
          - bits: "4"
            name: OSCIN_DBLR_EN
            desc: Enable OSCIn doubler 
          - bits: "3"
            name: XO_FDET_BYP
            desc: XO Frequency Detector Bypass If bypassed, the XO detector status is ignored and the XO input is considered valid by the PLL control state machines 
          - bits: "2"
            name: XO_DETECT_BYP
            desc: XO Amplitude Detector Bypass. If bypassed, the XO input is considered to be valid by the PLL control state machines. XO_DETECT_BYP bit has no effect on the Interrupt register or status outputs.
          - bits: "0"
            name: XO_BUFSEL
            desc: XO Input Buffer Enable
      - addr: 0x2B
        name: XO_CLKCTL2
        fields:
          - bits: "7"
            name: XO_CLKCTL2_RESERVED7
            desc: reset=1
          - bits: "6-3"
            name: XO_TYPE
            desc: XO Input Type; 0x0 = DC-Differential (external termination); 0x1 = AC-Differential (external termination); 0x3 = AC-Differential (internal termination 100-Ω); 0x4 = HCSL (internal termination 50-Ω); 0x8 = CMOS; 0xC = Single-ended (internal termination 50-Ω)
            opts: *in-opts
          - bits: "2-0"
            name: XO_CLKCTL2_RESERVED0
            desc: reset=0x10
      - addr: 0x2C
        name: XO_CONFIG
        fields:
          - bits: "4-0"
            name: OSCIN_RDIV
            desc: Oscillator Input Divider 
      - addr: 0x2D
        name: REF_CLKCTL1
        fields:
          - bits: "3"
            name: SECREF_CMOS_SLEW
            desc: SECREF input buffer slew rate; 0x0 = Select Amplitude Detector Mode; 0x1 = Select CMOS Amplitude Detector Mode 
          - bits: "2"
            name: PRIREF_CMOS_SLEW
            desc: PRIREF input buffer slew rate; 0x0 = Select Amplitude Detector Mode; 0x1 = Select CMOS Amplitude Detector Mode 
          - bits: "1"
            name: SECREF_BUF_MODE
            desc: SECREF buffer mode. 0x0 - Set AC buffer hysteresis to 50mV or enable DC buffer hysteresis; 0x1 = Set AC buffer hysteresis to 200mV or disable DC buffer hysteresis
          - bits: "0"
            name: PRIREF_BUF_MODE
            desc: PRIREF buffer mode. 0x0 - Set AC buffer hysteresis to 50mV or enable DC buffer hysteresis; 0x1 = Set AC buffer hysteresis to 200mV or disable DC buffer hysteresis
      - addr: 0x2E
        name: REF_CLKCTL2
        fields:
          - bits: "7-4"
            name: SECREF_TYPE
            desc: SECREF Input Type See PRIREF_TYPE for input type bit settings.
            opts: *in-opts
          - bits: "3-0"
            name: PRIREF_TYPE
            desc: PRIREF Input Type; 0x0 = DC-Differential (external termination); 0x1 = AC-Differential (external termination); 0x3 = AC-Differential (internal termination 100-Ω); 0x4 = HCSL (internal termination 50-Ω); 0x8 = CMOS; 0xC = Single-ended (internal termination 50-Ω)
            opts: *in-opts
      - addr: 0x2F
        name: PLL_CLK_CFG
        fields:
          - bits: "7"
            name: PLL2_RCLK_SEL
            desc: PLL2 Reference clock selection; 0x0 = VCO1 - Cascaded Mode; 0x1 = XO
          - bits: "2-0"
            name: PLL1_VCO_TO_CNTRS_EN
            desc: PLL1 VCO to counters enable. Enables VCO1 output drivers to PLL1 N counter, DPLL, digital top, PLL2 R divider. Bit 0 enables VCO1 output for DPLL TDC, reference window detect, DPLL loop filter high speed clock and ppm checker clock. Bit 1 enables VCO1 output to PLL1 N counter Bit 2 enables the PLL1_P1 output to PLL2 R divider for loop-back mode.
      - addr: 0x30
        name: STAT0_SEL
        fields:
          - bits: "6-0"
            name: STAT0_SEL
            desc: STATUS0 Indicator Signal Select The output pin state of 1 indicates the status condition is true; 0x00 = XO Input Loss of Signal (LOS); 0x01 = Low; 0x03 = PLL1 Digital Lock Detect (DLD); 0x04 = PLL1 VCO Calibration Active; 0x05 = PLL1 N Divider, div-by-2; 0x06 = PLL2 Digital Lock Detect (DLD); 0x07 = PLL2 VCO Calibration Active; 0x08 = PLL2 N Divider, div-by-2; 0x09 = EEPROM Active; 0x0A = Interrupt (INTR); 0x0C = DPLL Phase Lock Detected (LOPL); 0x0D = PRIREF Monitor Divider Output, div-by-2; 0x0E = SECREF Monitor Divider Output, div-by-2; 0x0F = PLL2 R Divider, div-by-2; 0x11 = PRIREF Amplitude Monitor Fault; 0x12 = SECREF Amplitude Monitor Fault; 0x15 = PRIREF Frequency Monitor Fault; 0x16 = SECREF Frequency Monitor Fault; 0x19 = PRIREF Missing or Early Pulse Monitor Fault; 0x1A = SECREF Missing or Early Pulse Monitor Fault; 0x1D = PRIREF Validation Timer Active; 0x1E = SECREF Validation Timer Active; 0x25 = PRIREF Phase Validation Monitor Fault; 0x26 = SECREF Phase Validation Monitor Fault; 0x29 = PLL1 Lock Detected (LOL); 0x2A = PLL2 Lock Detected (LOL); 0x40 = DPLL R Divider, div-by-2; 0x41 = DPLL FB Divider, div-by-2; 0x46 = DPLL PRIREF Selected; 0x47 = DPLL SECREF Selected; 0x4A = DPLL Holdover Active; 0x4B = DPLL Reference Switchover Event; 0x4D = DPLL Tuning History Update; 0x4E = DPLL Fast Lock Active; 0x50 = DPLL Loss of Lock (LOFL)
      - addr: 0x31
        name: STAT1_SEL
        fields:
          - bits: "6-0"
            name: STAT1_SEL
            desc: STATUS1 Indicator Signal Select See STAT0_SEL for status signal and bit settings 
      - addr: 0x32
        name: PWDN
        fields:
          - bits: "7"
            name: GPIO_FDEV_EN
            desc: Enable DCO Frequency When enabled, a rising edge on these pins will update the DCO frequency accordingly. 
          - bits: "5"
            name: CH7_PD
            desc: Channel 7 Powerdown When CH7_PD is 1 the regulator that supplies the divider and drivers for OUT7 will be disabled. 
          - bits: "4"
            name: CH6_PD
            desc: Channel 6 Powerdown When CH6_PD is 1 the regulator that supplies the divider and drivers for OUT6 will be disabled. 
          - bits: "3"
            name: CH5_PD
            desc: Channel 5 Powerdown When CH5_PD is 1 the regulator that supplies the divider and drivers for OUT5 will be disabled. 
          - bits: "2"
            name: CH4_PD
            desc: Channel 4 Powerdown When CH4_PD is 1 the regulator that supplies the divider and drivers for OUT4 will be disabled. 
          - bits: "1"
            name: CH2_3_PD
            desc: Channel 2 and 3 Powerdown When CH2_3_PD is 1 the regulator that supplies the divider and drivers for OUT2 and OUT3 will be disabled. 
          - bits: "0"
            name: CH0_1_PD
            desc: Channel 0 and 1 Powerdown When CH0_1_PD is 1 the regulator that supplies the divider and drivers for OUT0 and OUT1 will be disabled. 
  - name: OutControl
    regs:
      - addr: 0x33
        name: OUTCTL_0
        fields:
          - bits: "7-6"
            name: CH0_1_MUX
            desc: Channel 0 and 1 Output Mux; Selects frequency source for OUT0 and OUT1; 0x0 = APLL1 P1; 0x1 = APLL1 P1 Inverted; 0x2 = APLL2 P1; 0x3 = APLL2 P2
            opts: *out-pll-sel
          - bits: "5-0"
            name: OUT0_FMT
            desc: OUT0 Clock Format; Values not desplayed below are reserved; 0x00 = Disabled; 0x10 = AC-LVDS; 0x14 = AC-CML; 0x18 = AC-LVPECL; 0x2C = HCSL (external termination 50-Ω); 0x2D = HCSL (internal termination 50-Ω)
            opts: *out-opts
      - addr: 0x34
        name: OUTCTL_1
        fields:
          - bits: "5-0"
            name: OUT1_FMT
            desc: OUT1 Clock Format See OUT0_FMT for bit settings
            opts: *out-opts
      - addr: 0x35
        name: OUTDIV_0_1
        fields:
          - bits: "7-0"
            name: OUT0_1_DIV
            desc: Channel 0 and Channel 1 Output Divider This is an 8-bit divider. The valid values for OUT0_1_DIV range from 1 to 255. Output Divider (ODOUT01) = OUT0_1_DIV + 1 Note 0x00 is disabled 
      - addr: 0x36
        name: OUTCTL_2
        fields:
          - bits: "7-6"
            name: CH2_3_MUX
            desc: Channel 2 and 3 Output Mux Selects frequency source for OUT2 and OUT3. See CH0_1_MUX for bit settings
            opts: *out-pll-sel
          - bits: "5-0"
            name: OUT2_FMT
            desc: OUT2 Clock Format See OUT0_FMT for bit settings.
            opts: *out-opts
      - addr: 0x37
        name: OUTCTL_3
        fields:
          - bits: "5-0"
            name: OUT3_FMT
            desc: OUT3 Clock Format See OUT0_FMT for bit settings.
            opts: *out-opts
      - addr: 0x38
        name: OUTDIV_2_3
        fields:
          - bits: "7-0"
            name: OUT2_3_DIV
            desc: Channel 2 and Channel 3 Output Divider See OUT0_1_DIV for description and bit settings. 
      - addr: 0x39
        name: OUTCTL_4
        fields:
          - bits: "7-6"
            name: CH4_MUX
            desc: Channel 4 Output Mux Selects frequency source for OUT4. See CH0_1_MUX for bit settings.
            opts: *out-pll-sel
          - bits: "5-0"
            name: OUT4_FMT
            desc: OUT4 Clock Format Values not desplayed below are reserved. 0x00 = Disabled; 0x10 = AC-LVDS; 0x14 = AC-CML; 0x18 = AC-LVPECL; 0x2C = HCSL (external termination 50-Ω); 0x2D = HCSL (internal termination 50-Ω); 0x30 = LVCMOS(HiZ/HiZ); 0x32 = LVCMOS(HiZ/-); 0x33 = LVCMOS(HiZ/+); 0x35 = LVCMOS(low/low); 0x38 = LVCMOS(-/HiZ); 0x3A = LVCMOS(-/-); 0x3B = LVCMOS(-/+); 0x3C = LVCMOS(+/HiZ); 0x3E = LVCMOS(+/-); 0x3F = LVCMOS(+/+)
            opts: *out-opts
      - addr: 0x3A
        name: OUTDIV_4
        fields:
          - bits: "7-0"
            name: OUT4_DIV
            desc: Channel 4 Output Divider See OUT0_1_DIV for description and bit settings. 
      - addr: 0x3B
        name: OUTCTL_5
        fields:
          - bits: "7-6"
            name: CH5_MUX
            desc: Channel 5 Output Mux Selects frequency source for OUT5. See CH0_1_MUX for bit settings.
            opts: *out-pll-sel
          - bits: "5-0"
            name: OUT5_FMT
            desc: OUT5 Clock Format See OUT4_FMT for bit settings. 
            opts: *out-opts
      - addr: 0x3C
        name: OUTDIV_5
        fields:
          - bits: "7-0"
            name: OUT5_DIV
            desc: Channel 5 Output Divider See OUT0_1_DIV for description and bit settings 
      - addr: 0x3D
        name: OUTCTL_6
        fields:
          - bits: "7-6"
            name: CH6_MUX
            desc: Channel 6 Output Mux Selects frequency source for OUT6. See CH0_1_MUX for bit settings.
            opts: *out-pll-sel
          - bits: "5-0"
            name: OUT6_FMT
            desc: OUT6 Clock Format See OUT4_FMT for bit settings
            opts: *out-opts
      - addr: 0x3E
        name: OUTDIV_6
        fields:
          - bits: "7-0"
            name: OUT6_DIV
            desc: Channel 6 Output Divider See OUT0_1_DIV for description and bit settings 
      - addr: 0x3F
        name: OUTCTL_7
        fields:
          - bits: "7-6"
            name: CH7_MUX
            desc: Channel 7 Output Mux Selects frequency source for OUT7. See CH0_1_MUX for bit settings.
            opts: *out-pll-sel
          - bits: "5-0"
            name: OUT7_FMT
            desc: OUT7 Clock Format See OUT4_FMT for bit settings
            opts: *out-opts
      - addr: "0x40:0x42"
        name: OUTDIV_7_STG2
        fields:
          - bits: "23-0"
            name: OUT7_STG2_DIV
            desc: Channel 7 Stage Two Output Divider OD2 = OUT7_STG2_DIV + 1 If OD2 > 1, then ODout7 must be ≥ 6. Total output 7 divide value = OD2 * ODout7 
      - addr: 0x43
        name: OUTDIV_7
        fields:
          - bits: "7-0"
            name: OUT7_DIV
            desc: Channel 7 Output Divider This is an 8-bit divider. The valid values for OUT7_DIV range from 1 to 255. ODOUT7 = OUT7_DIV + 1. If OD2 > 1, then total output 7 divide value = OD2 * ODout7 where OD2 is OUT7 secondary output divider value. Note 0x00 is disabled. 
      - addr: 0x44
        name: PREDRIVER
        fields:
          - bits: "7-4"
            name: PREDRIVER_RESERVED
          - bits: "3-0"
            name: PLL1_CP_BAW
            desc: APLL1 Charge Pump Current Gain PLL1_CP_BAW ranges from 0 to 15. Gain = PLL1_CP_BAW x 100 μA. 
      - addr: 0x46
        name: OUTSYNCCTL
        fields:
          - bits: "2"
            name: PLL2_P2_SYNC_EN
            desc: Enable PLL2 P2 divider channel synchronizatrion 
          - bits: "1"
            name: PLL2_P1_SYNC_EN
            desc: Enable PLL2 P1 divider channel synchronizatrion 
          - bits: "0"
            name: PLL1_P1_SYNC_EN
            desc: Enable PLL1 P1 divider channel synchronizatrion 
      - addr: 0x47
        name: OUTSYNCEN
        fields:
          - bits: "5"
            name: CH7_SYNC_EN
            desc: Enable Channel 7 output synchronization 
          - bits: "4"
            name: CH6_SYNC_EN
            desc: Enable Channel 6 output synchronization 
          - bits: "3"
            name: CH5_SYNC_EN
            desc: Enable Channel 5 output synchronization 
          - bits: "2"
            name: CH4_SYNC_EN
            desc: Enable Channel 4 output synchronization 
          - bits: "1"
            name: CH2_3_SYNC_EN
            desc: Enable Channels 2 and 3 output synchronization 
          - bits: "0"
            name: CH0_1_SYNC_EN
            desc: Enable Channels 0 and 1 output synchronization
  - name: APllControl
    regs:
      - addr: 0x4A
        name: PLL1_CTRL0
        fields:
          - bits: "0"
            name: PLL1_PDN
            desc: PLL1 Power down The PLL1_PDN bit determines whether PLL1 is automatically enabled and calibrated after a hardware reset; 0x0 = PLL1 Enabled; 0x1 = PLL1 Disabled 
      - addr: 0x4F
        name: PLL1_CALCTRL0
        fields:
          - bits: "4"
            name: BAW_LOCKDET_EN
            desc: BAW Lock Detect Enable 
          - bits: "3-2"
            name: PLL1_CLSDWAIT
            desc: Closed Loop Wait Period, VCO calibration time per step (up to 7 steps).
          - bits: "1-0"
            name: PLL1_VCOWAIT
            desc: VCO Wait Period. Timeout counter before starting VCO calibration.
      - addr: 0x50
        name: BAW_LOCKDET_PPM_MAX_BY1
        fields:
          - bits: "7"
            name: BAW_LOCK
            desc: BAW Lock Detect Status; 0x0 = Unlocked; 0x1 = Locked 
          - bits: "6-0"
            name: BAW_LOCK_DET_1
            desc: BAW VCO Lock Detection 
      - addr: 0x51
        name: BAW_LOCKDET_PPM_MAX_BY0
        fields:
          - bits: "7-0"
            name: BAW_LOCK_DET_2
            desc: BAW VCO Lock Detection

      - addr: "0x52:0x55"
        name: BAW_LOCKDET_CNTSTRT

      - addr: "0x56:0x59"
        name: BAW_LOCKDET_VCO_CNTSTRT

      - addr: "0x5A:0x5B"
        name: BAW_UNLOCKDET_PPM_MAX

      - addr: "0x5C:0x5F"
        name: BAW_UNLOCKDET_CNTSTRT

      - addr: "0x60:0x63"
        name: BAW_UNLOCKDET_VCO_CNTSTRT

      - addr: 0x64
        name: PLL2_CTRL0
        fields:
          - bits: "7-3"
            name: PLL2_RDIV_SEC
            desc: APLL2 secondary reference divider in cascaded APLL2 mode; Divider value ranges from 1-32; Divider value = PLL2_RDIV_SEC + 1. 
          - bits: "2-1"
            name: PLL2_RDIV_PRE
            desc: APLL2 primary reference divider in cascaded APLL2 mode 
          - bits: "0"
            name: PLL2_PDN
            desc: PLL2 Power down The PLL2_PDN bit determines whether PLL2 is automatically enabled and calibrated after a hardware reset; 0x0 = PLL2 Enabled; 0x1 = PLL2 Disabled 
      - addr: 0x65
        name: PLL2_CTRL1
        fields:
          - bits: "2"
            name: PLL2_VM_BYP
            desc: PLL2 Vtune Monitor Bypass
          - bits: "1-0"
            name: PLL2_CP
            desc: PLL2 Charge Pump Gain; 0x0 = 1.6 mA; 0x1 = 3.2 mA; 0x2 = 4.8 mA; 0x3 = 6.4 mA
      - addr: 0x66
        name: PLL2_CTRL2
        fields:
          - bits: "6-4"
            name: PLL2_P2
            desc: PLL2 Post-Divider2 Note A RESET is required after changing Divider values. See PLL2_P1 for bit settings. 
          - bits: "2-0"
            name: PLL2_P1
            desc: PLL2 Post-Divider1 Note A RESET is required after changing Divider values; 0x0 = Invalid; 0x1 = 2; 0x2 = 3; 0x3 = 4; 0x4 = 5; 0x5 = 6; 0x6 = 7; 0x7 = Invalid 
      - addr: 0x68
        name: PLL2_CTRL4
        fields:
          - bits: "5-0"
            name: PLL2_RBLEED_CP
            desc: PLL2 Bleed resistor selection

      - addr: 0x69
        name: PLL2_CALCTRL0
        fields:
          - bits: "3-2"
            name: PLL2_CLSDWAIT
            desc: Closed Loop Wait Period VCO calibration time per step (up to 7 steps); 0x0 = 0.3 ms; 0x1 = 3 ms; 0x2 = 30 ms; 0x3 = 300 ms
          - bits: "1-0"
            name: PLL2_VCOWAIT
            desc: VCO Wait Period. Timeout counter before starting VCO calibration.
      - addr: "0x6C:0x6D"
        name: PLL1_NDIV

      - addr: "0x6E:0x72"
        name: PLL1_NUM

      - addr: 0x73
        name: PLL1_MASHCTRL
        fields:
          - bits: "7"
            name: PLL1_DUAL_PH_EN
            desc: PLL1 DUAL PHASE functionality on the feedback path enabled
          - bits: "6"
            name: PLL1_MASHSEED1
            desc: Mash Engine seed for second stage
          - bits: "5"
            name: PLL1_MASHSEED0
            desc: Mash Engine seed for first stage
          - bits: "4-3"
            name: PLL1_DTHRMODE
            desc: APLL1 SDM Dither Mode; 0x0 = Weak; 0x1 = Medium; 0x2 = Strong; 0x3 = Disabled 
          - bits: "2-0"
            name: PLL1_ORDER
            desc: APLL1 SDM Order; 0x0 = Integer Mode; 0x1 = 1st; 0x2 = 2nd; 0x3 = 3rd; 0x4 = 4th 
      - addr: 0x74
        name: PLL1_MODE
        fields:
          - bits: "2"
            name: PLL1_IGNORE_GPIO_PIN
            desc: Ignore PLL1 frequency increment or decrement updates via pins
          - bits: "1"
            name: PLL1_FDEV_EN
            desc: Enable PLL1 frequency increment or decrement via pins or registers
          - bits: "0"
            name: PLL1_MODE
            desc: PLL1 operational mode; 0x0 = Free-run mode (APLL only); 0x1 = DPLL mode 
      - addr: "0x7B:0x7F"
        name: PLL1_NUM_STAT

      - addr: 0x81
        name: PLL1_LF_R2
        fields:
          - bits: "5-0"
            name: PLL1_LF_R2
            desc: PLL1 Loop Filter R2, Ohm

      - addr: 0x82
        name: PLL1_LF_C1
        fields:
          - bits: "2-0"
            name: PLL1_LF_C1
            desc: PLL1 Loop Filter C1. Not Used, fixed 100 pF

      - addr: 0x83
        name: PLL1_LF_R3
        fields:
          - bits: "5-0"
            name: PLL1_LF_R3
            desc: PLL1 Loop Filter R3, Ohm

      - addr: 0x84
        name: PLL1_LF_R4
        fields:
          - bits: "5-0"
            name: PLL1_LF_R4
            desc: PLL1 Loop Filter R4, Ohm

      - addr: "0x86:0x87"
        name: PLL2_NDIV

      - addr: "0x88:0x8A"
        name: PLL2_NUM

      - addr: 0x8B
        name: PLL2_MASHCTRL
        fields:
          - bits: "4-3"
            name: PLL2_DTHRMODE
            desc: SDM Dither Mode; 0x0 = Weak; 0x1 = Medium; 0x2 = Strong; 0x3 = Disabled 
          - bits: "2-0"
            name: PLL2_ORDER
            desc: APLL2 SDM Order; 0x0 = Integer Mode; 0x1 = 1st; 0x2 = 2nd; 0x3 = 3rd; 0x4 = 4th 
      - addr: 0x8C
        name: PLL2_LF_R2
        fields:
          - bits: "5-0"
            name: PLL2_LR_R2
            desc: PLL2 Loop Filter R2 (Ohm)

      - addr: 0x8E
        name: PLL2_LF_R3
        fields:
          - bits: "5-0"
            name: PLL2_LR_R3
            desc: PLL2 Loop Filter R3 (Ohm)

      - addr: 0x8F
        name: PLL2_LF_R4
        fields:
          - bits: "5-0"
            name: PLL2_LF_R4
            desc: PLL2 Loop Filter R4 (Ohm)

      - addr: 0x90
        name: PLL2_LF_C3C4
        fields:
          - bits: "6-4"
            name: PLL2_LF_C4
            desc: PLL2 Loop Filter C4, pF
          - bits: "2:0"
            name: PLL2_LF_C3
            desc: PLL2 Loop Filter C3, pF

      - addr: 0x91
        name: XO_OFFSET_SW_TIMER
        fields:
          - bits: "2-0"
            name: XO_TIMER
            desc: XO Input Wait Timer Sets the startup time for the oscillator input; 0x0 = 1.6 ms; 0x1 = 3.3 ms; 0x2 = 6.6 ms; 0x3 = 13.1 ms; 0x4 = 26.2 ms; 0x5 = 52.4 ms; 0x6 = 104.9 ms; 0x7 = Reserved 
      - addr: "0xB4:0xB8"
        name: DPLL_TUNING_FREE_RUN

      - addr: 0xB9
        name: DPLL_REF_HISTCTL

      - addr: 0xBA
        name: DPLL_REF_HISTCNT

      - addr: "0xBB:0xBE"
        name: DPLL_REF_HISTDLY

      - addr: 0xC0
        name: REF01_DETAMP
        fields:
          - bits: "7-6"
            name: DETECT_MODE_SECREF
            desc: SECREF Input Energy Detector Mode Control Determines the method for Energy Detection on the SECREF Input. See DETECT_MODE_PRIREF for bit settings. 
          - bits: "5-4"
            name: DETECT_MODE_PRIREF
            desc: PRIREF Input Energy Detector Mode Control Determines the method for Energy Detection on the PRIREF Input; 0x0 = Rising Slew Rate Detector; 0x1 = Rising and Falling Slew Rate Detector; 0x2 = Falling Slew Rate Detector; 0x3 = VIH/VIL Level Detector 
          - bits: "3-2"
            name: SECREF_LVL_SEL
            desc: SECREF Input Amplitude Detector See PRIREF_LVL_SEL for description and bit settings. 
          - bits: "1-0"
            name: PRIREF_LVL_SEL
            desc: PRIREF Input Amplitude Detector Specifies the minimum differential input peak-to-peak swing to be qualified; 0x0 = Vid is 200 mV Differential or 400 mVpp Single-Ended; 0x1 = Vid is 250 mV Differential or 500 mVpp Single-Ended; 0x2 = Vid is 300 mV Differential or 600 mVpp Single-Ended; 0x3 = Vid is 300 mV Differential or 600 mVpp Single-Ended 
      - addr: 0xC1
        name: REF0_DETEN
        fields:
          - bits: "5"
            name: PRIREF_EARLY_DET_EN
            desc: PRIREF Early Clock Detect Enable 
          - bits: "4"
            name: PRIREF_PH_VALID_EN
            desc: PRIREF Phase Valid Detect Enable 
          - bits: "3"
            name: PRIREF_VALTMR_EN
            desc: PRIREF Validation Timer Enable 
          - bits: "2"
            name: PRIREF_PPM_EN
            desc: PRIREF Frequency ppm Detect Enable 
          - bits: "1"
            name: PRIREF_MISSCLK_EN
            desc: PRIREF Missing Clock Detect Enable 
          - bits: "0"
            name: PRIREF_AMPDET_EN
            desc: PRIREF Amplitude Detect Enable 
      - addr: 0xC2
        name: REF1_DETEN
        fields:
          - bits: "5"
            name: SECREF_EARLY_DET_EN
            desc: SECREF Early Clock Detect Enable 
          - bits: "4"
            name: SECREF_PH_VALID_EN
            desc: SECREF Phase Valid Detect Enable 
          - bits: "3"
            name: SECREF_VALTMR_EN
            desc: SECREF Validation Timer Enable 
          - bits: "2"
            name: SECREF_PPM_EN
            desc: SECREF Frequency ppm Detect Enable 
          - bits: "1"
            name: SECREF_MISSCLK_EN
            desc: SECREF Missing Clock Detect Enable 
          - bits: "0"
            name: SECREF_AMPDET_EN
            desc: SECREF Amplitude Detect Enable 
      - addr: "0xC3:0xC5"
        name: REF0_MISSCLK_DIV

      - addr: "0xC6:0xC8"
        name: REF1_MISSCLK_DIV

      - addr: 0xC9
        name: REF_MISSCLK_CTL
        fields:
          - bits: "1"
            name: SECREF_WINDOW_DET
            desc: SECREF Window Detection 
          - bits: "0"
            name: PRIREF_WINDOW_DET
            desc: PRIREF Window Detection 
      - addr: "0xCA:0xCC"
        name: REF0_EARLY_CLK_DIV

      - addr: "0xCD:0xCF"
        name: REF1_EARLY_CLK_DIV

      - addr: "0xD0:0xD1"
        name: REF0_PPM_MIN

      - addr: "0xD2:0xD3"
        name: REF0_PPM_MAX

      - addr: "0xD4:0xD5"
        name: REF1_PPM_MIN

      - addr: "0xD6:0xD7"
        name: REF1_PPM_MAX

      - addr: "0xD9:0xDC"
        name: REF0_CNTSTRT

      - addr: "0xDD:0xE0"
        name: REF0_HOLD_CNTSTRT

      - addr: "0xE1:0xE4"
        name: REF1_CNTSTRT

      - addr: "0xE5:0xE8"
        name: REF1_HOLD_CNTSTRT

      - addr: 0xE9
        name: REF0_VLDTMR

      - addr: 0xEA
        name: REF1_VLDTMR

      - addr: "0xEB:0xEE"
        name: REF0_PH_VALID_CNT

      - addr: "0xEF:0xF2"
        name: REF1_PH_VALID_CNT

      - addr: 0xF3
        name: REF0_PH_VALID_THR
        fields:
          - bits: "5-0"
            name: REF0_PH_VALID_THR
            desc: PRIREF Phase Valid Threshold

      - addr: 0xF4
        name: REF1_PH_VALID_THR
        fields:
          - bits: "5-0"
            name: REF1_PH_VALID_THR
            desc: SECREF Phase Valid Threshold

  - name: DPllControl
    regs:
      - addr: 0xF9
        name: DPLL_REF01_PRTY
        fields:
          - bits: "5-4"
            name: DPLL_SECREF_AUTO_PRTY
            desc: Set priorty for SECREF See DPLL_PRIREF_AUTO_PRTY for bit settings. 
          - bits: "1-0"
            name: DPLL_PRIREF_AUTO_PRTY
            desc: Set priorty for PRIREF; 0x1 = First priority; 0x2 = Second priority 
      - addr: 0xFB
        name: DPLL_REF_SWMODE
        fields:
          - bits: "5"
            name: DPLL_REF_MAN_SEL
            desc: Controls source of manual selection; 0x0 = Software register DPLL_REF_MAN_REG_SEL; 0x1 = Hardware pin REFSEL 
          - bits: "4"
            name: DPLL_REF_MAN_REG_SEL
            desc: Controls software manual Ref selection; 0x0 = Primary Reference; 0x1 = Secondary Reference 
          - bits: "1-0"
            name: DPLL_SWITCH_MODE
            desc: Controls switchover mode; 0x0 = Auto non-revertive; 0x1 = Auto revertive; 0x2 = Manual fallback; 0x3 = Manual holdover 
      - addr: 0xFC
        name: DPLL_GEN_CTL
        fields:
          - bits: "7"
            name: DPLL_ZDM_SYNC_EN
            desc: DPLL Zero Delay Synchronization enable 
          - bits: "6"
            name: DPLL_ZDM_NDIV_RST_DIS
            desc: DPLL NDIV reset disable when ZDM mode is enabled
          - bits: "5"
            name: DPLL_SWITCHOVER_1
            desc: DPLL Switchover Timer 
          - bits: "4"
            name: DPLL_FASTLOCK_ALWAYS
            desc: Enable DPLL fast lock 
          - bits: "2"
            name: DPLL_HLDOVR_MODE
            desc: DPLL Holdover mode when tuning word history unavailable; 0x0 = Enter free-run mode; 0x1 = Hold last control value prior to holdover 
          - bits: "0"
            name: DPLL_LOOP_EN
            desc: DPLL Enable 
      - addr: 0xFD
        name: DPLL_SWITCHOVER_TMR_EXP
        fields:
          - bits: "4-0"
            name: DPLL_SWITCHOVER_2
            desc: DPLL Switchover Timer 
      - addr: 0xFE
        name: DPLL_SWITCHOVER_TMR_MANT_BY1
        fields:
          - bits: "2-0"
            name: DPLL_SWITCHOVER_3
            desc: DPLL Switchover Time 
      - addr: 0xFF
        name: DPLL_SWITCHOVER_TMR_MANT_BY0

      - addr: "0x100:0x101"
        name: DPLL_REF0_RDIV

      - addr: "0x102:0x103"
        name: DPLL_REF1_RDIV

      - addr: 0x104
        name: DPLL_REF_TDC_CTL
        fields:
          - bits: "4"
            name: DPLL_TDC_SW_MODE
            desc: DPLL TDC Software Control Enable. Value of TDC control word into the loop-filter is from register dpll_ref_frc_val[35:0].
          - bits: "1"
            name: DPLL_REF_AVOID_SLIP
            desc: Disable Cycle Slip 
      - addr: 0x105
        name: DPLL_REF_DLY_GEN

      - addr: "0x106:0x10A"
        name: DPLL_REF_CYCSLIP_OFFSET

      - addr: 0x10B
        name: DPLL_REF_LOOPCTL

      - addr: 0x10C
        name: DPLL_REF_LOOPCTL_CHG

      - addr: 0x10D
        name: DPLL_REF_DECIMATION

      - addr: 0x10E
        name: DPLL_REF_FILTSCALAR_BY1

      - addr: 0x10F
        name: DPLL_REF_FILTSCALAR_BY0

      - addr: 0x110
        name: DPLL_REF_FILTGAIN

      - addr: 0x111
        name: DPLL_REF_FILTGAIN_FL1

      - addr: 0x112
        name: DPLL_REF_FILTGAIN_FL2

      - addr: 0x113
        name: DPLL_REF_LOOPGAIN

      - addr: 0x114
        name: DPLL_REF_LOOPGAIN_FL1

      - addr: 0x115
        name: DPLL_REF_LOOPGAIN_FL2

      - addr: 0x116
        name: DPLL_REF_LPF0GAIN

      - addr: 0x117
        name: DPLL_REF_LPF0GAIN_FL1

      - addr: 0x118
        name: DPLL_REF_LPF0GAIN_FL2

      - addr: 0x119
        name: DPLL_REF_LPF1GAIN

      - addr: 0x11A
        name: DPLL_REF_LPF1GAIN_FL1

      - addr: 0x11B
        name: DPLL_REF_LPF1GAIN_FL2

      - addr: 0x11C
        name: DPLL_REF_LPF0GAIN2_FL

      - addr: 0x11D
        name: DPLL_REF_LPF1GAIN2_FL

      - addr: 0x11E
        name: DPLL_REF_TMR_FL1_BY1

      - addr: 0x11F
        name: DPLL_REF_TMR_FL1_BY0

      - addr: 0x120
        name: DPLL_REF_TMR_FL2_BY1

      - addr: 0x121
        name: DPLL_REF_TMR_FL2_BY0

      - addr: 0x122
        name: DPLL_REF_TMR_LCK_BY1

      - addr: 0x123
        name: DPLL_REF_TMR_LCK_BY0

      - addr: 0x124
        name: DPLL_REF_PHC_LPF

      - addr: 0x125
        name: DPLL_REF_PHC_CTRL

      - addr: 0x126
        name: DPLL_REF_PHC_TIMER_BY1

      - addr: 0x127
        name: DPLL_REF_PHC_TIMER_BY0

      - addr: 0x128
        name: DPLL_REF_QUANT

      - addr: 0x129
        name: DPLL_REF_QUANT_FL1

      - addr: 0x12A
        name: DPLL_REF_QUANT_FL2

      - addr: 0x12C
        name: DPLL_PL_LPF_GAIN

      - addr: 0x12D
        name: DPLL_PL_THRESH

      - addr: 0x12E
        name: DPLL_PL_UNLK_THRESH

      - addr: 0x130
        name: DPLL_REF_FB_PREDIV
        fields:
          - bits: "3-0"
            name: DPLL_REF_FB_PRE_DIV
            desc: DPLL REF Feedback Pre Divider value Divider value ranges from 2 to 17; Divider value = DPLL_REF_FB_PRE_DIV + 2 
      - addr: "0x131:0x134"
        name: DPLL_REF_FB_DIV

      - addr: "0x135:0x139"
        name: DPLL_REF_NUM

      - addr: "0x13A:0x13E"
        name: DPLL_REF_DEN

      - addr: 0x13F
        name: DPLL_REF_MASHCTL

      - addr: "0x140:0x144"
        name: DPLL_REF_LOCKDET_1_5

      - addr: "0x145:0x149"
        name: DPLL_REF_LOCKDET_6_10

      - addr: "0x14A:0x14C"
        name: DPLL_REF_UNLOCKDET_1_3

      - addr: "0x14D:0x14F"
        name: PLL2_DEN

      - addr: "0x150:0x152"
        name: DPLL_REF_UNLOCKDET_VCO_CNTSTRT

      - addr: 0x153
        name: PLL1_24B_NUM_23_16
        fields:
          - bits: "7-0"
            name: PLL1_24B_NUM_23_16
            desc: APPL1 24-bit numerator bits 23:16

      - addr: "0x154:0x159"
        name: DPLL_REF_SYNC_PH_OFFSET

      - addr: 0x15A
        name: DPLL_FDEV_CTL
        fields:
          - bits: "0"
            name: DPLL_FDEV_EN
            desc: DPLL Freq Incr/Decr enable via pin or reg control 
      - addr: "0x15B:0x15F"
        name: DPLL_FDEV

      - addr: 0x160
        name: DPLL_FDEV_REG_CTL
        fields:
          - bits: "0"
            name: DPLL_FDEV_REG_UPDATE
            desc: DPLL Freq Incr/Decr register control Writing this register applies one FINC/FDEC of the Numerator as defined by the FDEV register
  - name: Status
    regs:
      - addr: 0x165
        name: PLL1_CALSTAT1
        fields:
          - bits: "5"
            name: PLL1_VM_INSIDE
            desc: PLL1 VCO Status Denotes if the PLL1 charge pump voltage is within operational range. 
      - addr: 0x16F
        name: PLL2_CALSTAT1
        fields:
          - bits: "5"
            name: PLL2_VM_INSIDE
            desc: PLL2 VCO Status Denotes if the PLL2 charge pump voltage is within operational range. 
      - addr: 0x19B
        name: REFVALSTAT
        fields:
          - bits: "3"
            name: SECREF_VALSTAT
            desc: SECREF valid state 
          - bits: "2"
            name: PRIREF_VALSTAT
            desc: PRIREF valid state 

      - addr: 0x9C
        name: NVMCNT
      - addr: 0x9D
        name: NVMCTL
      - addr: "0x9F:0xA0"
        name: MEMADR
      - addr: 0xA1
        name: NVMDAT
      - addr: 0xA2
        name: RAMDAT
      - addr: 0xA4
        name: NVMUNLK

