// Seed: 2739397212
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    output tri id_2,
    output supply0 id_3,
    input tri0 id_4,
    input wand id_5,
    input wire id_6,
    input wire id_7,
    input tri1 id_8,
    input tri0 id_9,
    input wor id_10,
    output supply0 id_11,
    input tri0 id_12,
    input tri0 id_13,
    output wand id_14,
    input uwire id_15,
    output supply1 id_16,
    input tri id_17,
    input wor id_18,
    output tri0 id_19
    , id_22,
    output tri1 id_20
);
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    output uwire id_2,
    output wire id_3,
    input tri1 id_4,
    input wor id_5,
    input wor id_6,
    input wand id_7,
    output logic id_8,
    input wire id_9,
    input uwire id_10,
    input tri1 id_11,
    input wire id_12,
    output supply1 id_13,
    input logic id_14,
    input tri1 id_15,
    input tri id_16,
    output wire id_17,
    input supply1 id_18,
    input wor id_19
);
  wire id_21;
  assign id_3 = 1 == 1;
  module_0 modCall_1 (
      id_0,
      id_15,
      id_3,
      id_13,
      id_19,
      id_18,
      id_6,
      id_18,
      id_0,
      id_16,
      id_12,
      id_2,
      id_9,
      id_4,
      id_3,
      id_7,
      id_13,
      id_7,
      id_4,
      id_1,
      id_3
  );
  assign modCall_1.type_29 = 0;
  wire id_22;
  initial begin : LABEL_0
    id_8 <= id_14;
    id_2 = 1;
  end
endmodule
