/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 48 48 200 184)
	(text "SecondFullAdder" (rect 21 16 103 28)(font "Arial" ))
	(text "inst" (rect 24 112 41 124)(font "Arial" ))
	(port
		(pt 0 48)
		(input)
		(text "A" (rect 0 16 8 28)(font "Arial" ))
		(text "A" (rect 21 43 29 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "B" (rect 0 16 7 28)(font "Arial" ))
		(text "B" (rect 21 59 28 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "C_in" (rect 0 16 22 28)(font "Arial" ))
		(text "C_in" (rect 21 75 43 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 152 48)
		(output)
		(text "C_out" (rect 8 16 37 28)(font "Arial" ))
		(text "C_out" (rect 107 43 131 55)(font "Arial" ))
		(line (pt 152 48)(pt 136 48))
	)
	(port
		(pt 152 64)
		(output)
		(text "S" (rect 8 16 15 28)(font "Arial" ))
		(text "S" (rect 126 59 131 71)(font "Arial" ))
		(line (pt 152 64)(pt 136 64))
	)
	(drawing
	)
)
