INFO: [VRFC 10-2263] Analyzing Verilog file "/home/abhishek-revoor/Desktop/VERILOG/AND_Gate/AND_Gate.srcs/sources_1/new/and_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/abhishek-revoor/Desktop/VERILOG/AND_Gate/AND_Gate.srcs/sim_1/new/tb_and_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_and_gate
