// Seed: 3263083371
module module_0;
  wire id_1 = id_1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input wire id_2#(
        .id_8 (""),
        .id_9 ({1, id_0 && 1, 1, 1'b0, id_8}),
        .id_10(id_9),
        .id_11(1)
    ),
    input wand id_3,
    input wire id_4,
    input tri0 id_5,
    input supply0 id_6
);
  assign id_11 = -id_5;
  module_0();
endmodule
module module_2 (
    output wire id_0,
    input tri id_1,
    output supply1 id_2,
    output wand id_3,
    input tri0 id_4,
    input tri1 id_5,
    input tri1 id_6,
    output wor id_7
);
  wire id_9;
  module_0();
  always @(negedge 1 <-> "") if (1) id_7 = id_1 == 1;
endmodule
