$date
	Fri Jan 31 20:39:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module sll_32_1b_tb $end
$var wire 32 ! out [31:0] $end
$var reg 32 " in [31:0] $end
$scope module sll_32_gate $end
$var wire 32 # in [31:0] $end
$var wire 32 $ out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1110 $
b111 #
b111 "
b1110 !
$end
#200
b11111001100110 !
b11111001100110 $
b1111100110011 "
b1111100110011 #
#400
b110001111011100000101110010 !
b110001111011100000101110010 $
b11000111101110000010111001 "
b11000111101110000010111001 #
#600
b111010101100001100 !
b111010101100001100 $
b11101010110000110 "
b11101010110000110 #
#800
b11110110 !
b11110110 $
b1111011 "
b1111011 #
#1000
