#ifndef __C30_ZEBU_DDR_INIT__
#define __C30_ZEBU_DDR_INIT__

//hbm core register offsets
#define HBM_SW_RST0                   (0x114)
#define HBM_SW_RST1                   (0x118)
#define CFG_DATA_SCRAMBLE             (0x200)

//umc register offsets
#define CFG_READ_DBI                  (0x1010 << 2)
#define CFG_WRITE_DBI                 (0x1011 << 2)
#define CFG_CCD_S                     (0x1019 << 2)
#define CFG_CCD_L                     (0x101a << 2)
#define CFG_RRD_S                     (0x101e << 2)
#define CFG_RRD_L                     (0x101f << 2)
#define CFG_WTR_S                     (0x1020 << 2)
#define CFG_WTR_L                     (0x1021 << 2)
#define CFG_RD_DQ_PARITY_EN           (0x1028 << 2)
#define CFG_WR_DQ_PARITY_EN           (0x1029 << 2)
#define CFG_CA_PARITY_EN              (0x102a << 2)
#define CFG_BANK_GROUP_EN             (0x102b << 2)
#define CFG_HBM_CB_EN                 (0x102c << 2)
#define CFG_HBM_PARITY_LATENCY        (0x102d << 2)
#define CFG_TCR_ENABLE                (0x102e << 2)
#define CFG_EN_RRDP                   (0x1030 << 2)
#define CFG_PS_ONE_FAW                (0x1031 << 2)
#define CFG_CCD_R                     (0x1032 << 2)
#define INIT_SBREF_EN                 (0x109c << 2)
#define CFG_RREFD                     (0x109d << 2)
#define CFG_RFCSB                     (0x109e << 2)
#define CFG_RCD_RD                    (0x10a1 << 2)
#define CFG_RCD_WR                    (0x10a2 << 2)
#define CFG_RAS                       (0x110d << 2)
#define CFG_RP                        (0x1110 << 2)
#define CFG_RC                        (0x1111 << 2)
#define CFG_FAW                       (0x1112 << 2)
#define CFG_RFC                       (0x1113 << 2)
#define CFG_RTP                       (0x1114 << 2)
#define CFG_WR                        (0x1115 << 2)
#define CFG_XP                        (0x1119 << 2)
#define CFG_READ_TO_WRITE             (0x111d << 2)
#define INIT_REF_PER                  (0x112e << 2)
#define CFG_MEM_ROWBITS               (0x1131 << 2)
#define CFG_MEM_BANKBITS              (0x1132 << 2)
#define CFG_XS                        (0x114d << 2)
#define CFG_WL                        (0x1172 << 2)
#define CFG_RL                        (0x1173 << 2)
#define CFG_CKSRE                     (0x11a4 << 2)
#define CFG_CKSRX                     (0x11a5 << 2)
#define CFG_DFI_T_PHY_RDLAT           (0x1401 << 2)
#define CFG_DFI_T_PHY_WRLAT           (0x1402 << 2)
#define CFG_DFI_T_RDDATA_EN           (0x1400 << 2)
#define CFG_SBREF_ISSUE_PER           (0x1704 << 2)
#define CFG_AXI_START_ADDRESS_AXI1    (0x1e02 << 2)
#define CFG_AXI_END_ADDRESS_AXI1      (0x1e07 << 2)
#define CTRLR_SOFT_RESET_N            (0x1100 << 2)
#define CFG_CTRLR_INIT_DISABLE        (0x117b << 2)
#define INIT_AUTOINIT_DISABLE         (0x1103 << 2)
#define INIT_AUTO_REF_EN              (0x110c << 2)
#define PHY_DFI_INIT_START            (0x1414 << 2)
#define CFG_STARTUP_DELAY             (0x112f << 2)
#define CFG_BL                        (0x110a << 2)
#define INIT_DFI_PHYUPD_EN            (0x1403 << 2)
#define CTRLR_INIT_DONE               (0x110b << 2)
#define STAT_DFI_INIT_COMPLETE        (0x140d << 2)
#define CFG_REORDER_EN                (0x1700 << 2)
#define CFG_DM_EN                     (0x1800 << 2)
#define CFG_ECC_CORRECTION_EN         (0x1900 << 2)

#endif //__C30_ZEBU_DDR_INIT__
