[12:54:03.640] <TB2>     INFO: *** Welcome to pxar ***
[12:54:03.640] <TB2>     INFO: *** Today: 2016/06/09
[12:54:03.648] <TB2>     INFO: *** Version: b2a7-dirty
[12:54:03.648] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C15.dat
[12:54:03.649] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:54:03.649] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//defaultMaskFile.dat
[12:54:03.649] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters_C15.dat
[12:54:03.727] <TB2>     INFO:         clk: 4
[12:54:03.727] <TB2>     INFO:         ctr: 4
[12:54:03.727] <TB2>     INFO:         sda: 19
[12:54:03.727] <TB2>     INFO:         tin: 9
[12:54:03.727] <TB2>     INFO:         level: 15
[12:54:03.727] <TB2>     INFO:         triggerdelay: 0
[12:54:03.727] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[12:54:03.728] <TB2>     INFO: Log level: DEBUG
[12:54:03.740] <TB2>     INFO: Found DTB DTB_WWXLHF
[12:54:03.748] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[12:54:03.752] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[12:54:03.754] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[12:54:05.313] <TB2>     INFO: DUT info: 
[12:54:05.313] <TB2>     INFO: The DUT currently contains the following objects:
[12:54:05.313] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[12:54:05.314] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[12:54:05.314] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[12:54:05.314] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[12:54:05.314] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[12:54:05.314] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[12:54:05.314] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[12:54:05.314] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[12:54:05.314] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[12:54:05.314] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[12:54:05.314] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[12:54:05.314] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[12:54:05.314] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[12:54:05.314] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[12:54:05.314] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[12:54:05.314] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[12:54:05.314] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[12:54:05.314] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[12:54:05.314] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[12:54:05.314] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[12:54:05.314] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[12:54:05.314] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:54:05.314] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:54:05.314] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:54:05.314] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:54:05.314] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[12:54:05.314] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:54:05.314] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[12:54:05.314] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[12:54:05.314] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:54:05.314] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:54:05.314] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[12:54:05.314] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:54:05.314] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:54:05.314] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:54:05.314] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:54:05.314] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[12:54:05.314] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[12:54:05.314] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[12:54:05.314] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[12:54:05.314] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[12:54:05.314] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[12:54:05.314] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[12:54:05.314] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[12:54:05.314] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[12:54:05.314] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:54:05.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:54:05.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:54:05.324] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28499968
[12:54:05.324] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x290ef90
[12:54:05.324] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2883770
[12:54:05.324] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f0191d94010
[12:54:05.324] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f0197fff510
[12:54:05.324] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28565504 fPxarMemory = 0x7f0191d94010
[12:54:05.325] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 359.3mA
[12:54:05.327] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 455mA
[12:54:05.327] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.8 C
[12:54:05.327] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[12:54:05.727] <TB2>     INFO: enter 'restricted' command line mode
[12:54:05.727] <TB2>     INFO: enter test to run
[12:54:05.727] <TB2>     INFO:   test: FPIXTest no parameter change
[12:54:05.727] <TB2>     INFO:   running: fpixtest
[12:54:05.727] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[12:54:05.730] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[12:54:05.730] <TB2>     INFO: ######################################################################
[12:54:05.730] <TB2>     INFO: PixTestFPIXTest::doTest()
[12:54:05.730] <TB2>     INFO: ######################################################################
[12:54:05.734] <TB2>     INFO: ######################################################################
[12:54:05.734] <TB2>     INFO: PixTestPretest::doTest()
[12:54:05.734] <TB2>     INFO: ######################################################################
[12:54:05.736] <TB2>     INFO:    ----------------------------------------------------------------------
[12:54:05.736] <TB2>     INFO:    PixTestPretest::programROC() 
[12:54:05.736] <TB2>     INFO:    ----------------------------------------------------------------------
[12:54:23.753] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[12:54:23.753] <TB2>     INFO: IA differences per ROC:  16.9 16.9 16.1 19.3 16.9 17.7 16.1 18.5 16.9 19.3 16.9 17.7 16.9 16.9 18.5 19.3
[12:54:23.823] <TB2>     INFO:    ----------------------------------------------------------------------
[12:54:23.823] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[12:54:23.823] <TB2>     INFO:    ----------------------------------------------------------------------
[12:54:23.926] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 66.2812 mA
[12:54:24.028] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.1188 mA
[12:54:24.129] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  89 Ia 24.5188 mA
[12:54:24.229] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  87 Ia 24.5188 mA
[12:54:24.330] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  85 Ia 23.7188 mA
[12:54:24.431] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  87 Ia 24.5188 mA
[12:54:24.531] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  85 Ia 23.7188 mA
[12:54:24.632] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  87 Ia 24.5188 mA
[12:54:24.733] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  85 Ia 23.7188 mA
[12:54:24.834] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  87 Ia 23.7188 mA
[12:54:24.935] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  89 Ia 24.5188 mA
[12:54:25.036] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  87 Ia 23.7188 mA
[12:54:25.137] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  89 Ia 24.5188 mA
[12:54:25.238] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 21.3187 mA
[12:54:25.339] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  94 Ia 24.5188 mA
[12:54:25.440] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  92 Ia 24.5188 mA
[12:54:25.541] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  90 Ia 23.7188 mA
[12:54:25.641] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  92 Ia 24.5188 mA
[12:54:25.742] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  90 Ia 23.7188 mA
[12:54:25.843] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  92 Ia 24.5188 mA
[12:54:25.944] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  90 Ia 23.7188 mA
[12:54:26.044] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  92 Ia 24.5188 mA
[12:54:26.144] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  90 Ia 23.7188 mA
[12:54:26.245] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  92 Ia 23.7188 mA
[12:54:26.346] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  94 Ia 24.5188 mA
[12:54:26.447] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 20.5187 mA
[12:54:26.548] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  99 Ia 25.3187 mA
[12:54:26.649] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  92 Ia 22.9188 mA
[12:54:26.749] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  99 Ia 25.3187 mA
[12:54:26.850] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  92 Ia 22.9188 mA
[12:54:26.950] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  99 Ia 25.3187 mA
[12:54:27.051] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  92 Ia 23.7188 mA
[12:54:27.152] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  94 Ia 23.7188 mA
[12:54:27.252] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  96 Ia 23.7188 mA
[12:54:27.353] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  98 Ia 24.5188 mA
[12:54:27.454] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  96 Ia 24.5188 mA
[12:54:27.554] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  94 Ia 23.7188 mA
[12:54:27.655] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.7188 mA
[12:54:27.756] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  80 Ia 24.5188 mA
[12:54:27.857] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  78 Ia 23.7188 mA
[12:54:27.957] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  80 Ia 24.5188 mA
[12:54:28.058] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  78 Ia 23.7188 mA
[12:54:28.158] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  80 Ia 24.5188 mA
[12:54:28.259] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  78 Ia 23.7188 mA
[12:54:28.360] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  80 Ia 24.5188 mA
[12:54:28.460] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  78 Ia 23.7188 mA
[12:54:28.561] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  80 Ia 24.5188 mA
[12:54:28.662] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  78 Ia 23.7188 mA
[12:54:28.762] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  80 Ia 24.5188 mA
[12:54:28.863] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.1188 mA
[12:54:28.964] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  89 Ia 23.7188 mA
[12:54:29.065] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  91 Ia 24.5188 mA
[12:54:29.165] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  89 Ia 24.5188 mA
[12:54:29.266] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  87 Ia 24.5188 mA
[12:54:29.367] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  85 Ia 23.7188 mA
[12:54:29.467] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  87 Ia 24.5188 mA
[12:54:29.568] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  85 Ia 23.7188 mA
[12:54:29.669] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  87 Ia 24.5188 mA
[12:54:29.770] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  85 Ia 23.7188 mA
[12:54:29.871] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  87 Ia 24.5188 mA
[12:54:29.971] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  85 Ia 23.7188 mA
[12:54:30.075] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.9188 mA
[12:54:30.176] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  85 Ia 24.5188 mA
[12:54:30.277] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  83 Ia 24.5188 mA
[12:54:30.377] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  81 Ia 23.7188 mA
[12:54:30.478] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  83 Ia 24.5188 mA
[12:54:30.579] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  81 Ia 23.7188 mA
[12:54:30.680] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  83 Ia 24.5188 mA
[12:54:30.781] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  81 Ia 23.7188 mA
[12:54:30.882] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  83 Ia 24.5188 mA
[12:54:30.983] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  81 Ia 23.7188 mA
[12:54:31.084] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  83 Ia 24.5188 mA
[12:54:31.184] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  81 Ia 23.7188 mA
[12:54:31.286] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 21.3187 mA
[12:54:31.387] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  94 Ia 23.7188 mA
[12:54:31.488] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  96 Ia 24.5188 mA
[12:54:31.589] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  94 Ia 23.7188 mA
[12:54:31.690] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  96 Ia 24.5188 mA
[12:54:31.790] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  94 Ia 23.7188 mA
[12:54:31.891] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  96 Ia 24.5188 mA
[12:54:31.992] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  94 Ia 24.5188 mA
[12:54:32.093] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  92 Ia 23.7188 mA
[12:54:32.194] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  94 Ia 24.5188 mA
[12:54:32.294] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  92 Ia 23.7188 mA
[12:54:32.395] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  94 Ia 24.5188 mA
[12:54:32.496] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.9188 mA
[12:54:32.598] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  85 Ia 25.3187 mA
[12:54:32.699] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  78 Ia 22.9188 mA
[12:54:32.800] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  85 Ia 25.3187 mA
[12:54:32.901] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  78 Ia 22.9188 mA
[12:54:32.002] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  85 Ia 25.3187 mA
[12:54:33.102] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  78 Ia 22.9188 mA
[12:54:33.203] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  85 Ia 25.3187 mA
[12:54:33.303] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  78 Ia 22.9188 mA
[12:54:33.404] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  85 Ia 25.3187 mA
[12:54:33.505] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  78 Ia 22.9188 mA
[12:54:33.606] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  85 Ia 25.3187 mA
[12:54:33.707] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.1188 mA
[12:54:33.808] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  89 Ia 23.7188 mA
[12:54:33.909] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  91 Ia 24.5188 mA
[12:54:34.009] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  89 Ia 24.5188 mA
[12:54:34.110] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  87 Ia 23.7188 mA
[12:54:34.211] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  89 Ia 23.7188 mA
[12:54:34.312] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  91 Ia 24.5188 mA
[12:54:34.413] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  89 Ia 24.5188 mA
[12:54:34.514] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  87 Ia 23.7188 mA
[12:54:34.624] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  89 Ia 24.5188 mA
[12:54:34.725] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  87 Ia 23.7188 mA
[12:54:34.826] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  89 Ia 24.5188 mA
[12:54:34.927] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.7188 mA
[12:54:35.028] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  80 Ia 24.5188 mA
[12:54:35.131] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  78 Ia 23.7188 mA
[12:54:35.232] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  80 Ia 24.5188 mA
[12:54:35.333] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  78 Ia 22.9188 mA
[12:54:35.433] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  85 Ia 25.3187 mA
[12:54:35.534] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  78 Ia 23.7188 mA
[12:54:35.634] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  80 Ia 24.5188 mA
[12:54:35.735] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  78 Ia 22.9188 mA
[12:54:35.835] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  85 Ia 25.3187 mA
[12:54:35.936] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  78 Ia 23.7188 mA
[12:54:36.037] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  80 Ia 24.5188 mA
[12:54:36.138] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 21.3187 mA
[12:54:36.239] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  94 Ia 24.5188 mA
[12:54:36.340] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  92 Ia 23.7188 mA
[12:54:36.441] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  94 Ia 24.5188 mA
[12:54:36.541] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  92 Ia 24.5188 mA
[12:54:36.642] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  90 Ia 23.7188 mA
[12:54:36.743] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  92 Ia 24.5188 mA
[12:54:36.844] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  90 Ia 23.7188 mA
[12:54:36.944] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  92 Ia 23.7188 mA
[12:54:37.045] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  94 Ia 24.5188 mA
[12:54:37.146] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  92 Ia 23.7188 mA
[12:54:37.247] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  94 Ia 24.5188 mA
[12:54:37.348] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.1188 mA
[12:54:37.449] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  89 Ia 24.5188 mA
[12:54:37.550] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  87 Ia 24.5188 mA
[12:54:37.650] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  85 Ia 23.7188 mA
[12:54:37.752] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  87 Ia 24.5188 mA
[12:54:37.852] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  85 Ia 23.7188 mA
[12:54:37.952] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  87 Ia 24.5188 mA
[12:54:38.053] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  85 Ia 23.7188 mA
[12:54:38.154] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  87 Ia 24.5188 mA
[12:54:38.255] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  85 Ia 23.7188 mA
[12:54:38.356] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  87 Ia 24.5188 mA
[12:54:38.456] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  85 Ia 23.7188 mA
[12:54:38.558] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 21.3187 mA
[12:54:38.659] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  94 Ia 24.5188 mA
[12:54:38.760] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  92 Ia 24.5188 mA
[12:54:38.861] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  90 Ia 23.7188 mA
[12:54:38.961] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  92 Ia 23.7188 mA
[12:54:39.062] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  94 Ia 24.5188 mA
[12:54:39.163] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  92 Ia 24.5188 mA
[12:54:39.264] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  90 Ia 23.7188 mA
[12:54:39.365] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  92 Ia 23.7188 mA
[12:54:39.466] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  94 Ia 24.5188 mA
[12:54:39.567] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  92 Ia 23.7188 mA
[12:54:39.667] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  94 Ia 24.5188 mA
[12:54:39.769] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 21.3187 mA
[12:54:39.870] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  94 Ia 24.5188 mA
[12:54:39.972] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  92 Ia 23.7188 mA
[12:54:40.073] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  94 Ia 24.5188 mA
[12:54:40.173] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  92 Ia 23.7188 mA
[12:54:40.274] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  94 Ia 24.5188 mA
[12:54:40.375] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  92 Ia 23.7188 mA
[12:54:40.476] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  94 Ia 24.5188 mA
[12:54:40.576] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  92 Ia 23.7188 mA
[12:54:40.677] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  94 Ia 24.5188 mA
[12:54:40.777] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  92 Ia 23.7188 mA
[12:54:40.878] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  94 Ia 24.5188 mA
[12:54:40.979] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 22.9188 mA
[12:54:41.080] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  85 Ia 25.3187 mA
[12:54:41.181] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  78 Ia 22.9188 mA
[12:54:41.281] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  85 Ia 24.5188 mA
[12:54:41.382] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  83 Ia 24.5188 mA
[12:54:41.482] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  81 Ia 23.7188 mA
[12:54:41.582] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  83 Ia 24.5188 mA
[12:54:41.683] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  81 Ia 23.7188 mA
[12:54:41.784] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  83 Ia 24.5188 mA
[12:54:41.885] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  81 Ia 24.5188 mA
[12:54:41.985] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  79 Ia 22.9188 mA
[12:54:42.086] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  86 Ia 24.5188 mA
[12:54:42.187] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 24.5188 mA
[12:54:42.289] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  76 Ia 23.7188 mA
[12:54:42.389] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  78 Ia 24.5188 mA
[12:54:42.490] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  76 Ia 22.9188 mA
[12:54:42.590] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  83 Ia 25.3187 mA
[12:54:42.691] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  76 Ia 23.7188 mA
[12:54:42.791] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  78 Ia 23.7188 mA
[12:54:42.892] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  80 Ia 25.3187 mA
[12:54:42.992] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  73 Ia 22.9188 mA
[12:54:43.093] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  80 Ia 25.3187 mA
[12:54:43.194] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  73 Ia 22.9188 mA
[12:54:43.295] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  80 Ia 25.3187 mA
[12:54:43.324] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  89
[12:54:43.324] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  94
[12:54:43.324] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  94
[12:54:43.324] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  80
[12:54:43.325] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  85
[12:54:43.325] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  81
[12:54:43.325] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  94
[12:54:43.325] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  85
[12:54:43.325] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  89
[12:54:43.325] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  80
[12:54:43.325] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  94
[12:54:43.325] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  85
[12:54:43.326] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  94
[12:54:43.326] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  94
[12:54:43.326] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  86
[12:54:43.326] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  80
[12:54:45.155] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 397.9 mA = 24.8687 mA/ROC
[12:54:45.155] <TB2>     INFO: i(loss) [mA/ROC]:     20.1  20.9  19.3  20.1  20.1  20.1  20.1  20.9  20.1  20.1  20.1  19.3  20.1  20.1  20.9  20.9
[12:54:45.188] <TB2>     INFO:    ----------------------------------------------------------------------
[12:54:45.188] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[12:54:45.188] <TB2>     INFO:    ----------------------------------------------------------------------
[12:54:45.325] <TB2>     INFO: Expecting 231680 events.
[12:54:53.476] <TB2>     INFO: 231680 events read in total (7434ms).
[12:54:53.631] <TB2>     INFO: Test took 8440ms.
[12:54:53.833] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 111 and Delta(CalDel) = 63
[12:54:53.837] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 95 and Delta(CalDel) = 63
[12:54:53.840] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 83 and Delta(CalDel) = 58
[12:54:53.844] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 84 and Delta(CalDel) = 61
[12:54:53.847] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 72 and Delta(CalDel) = 61
[12:54:53.851] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 82 and Delta(CalDel) = 58
[12:54:53.857] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 100 and Delta(CalDel) = 61
[12:54:53.861] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 98 and Delta(CalDel) = 60
[12:54:53.864] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 121 and Delta(CalDel) = 60
[12:54:53.868] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 99 and Delta(CalDel) = 60
[12:54:53.871] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 84 and Delta(CalDel) = 62
[12:54:53.875] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 91 and Delta(CalDel) = 62
[12:54:53.878] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 81 and Delta(CalDel) = 61
[12:54:53.882] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 81 and Delta(CalDel) = 59
[12:54:53.885] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 130 and Delta(CalDel) = 58
[12:54:53.890] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 120 and Delta(CalDel) = 59
[12:54:53.932] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[12:54:53.971] <TB2>     INFO:    ----------------------------------------------------------------------
[12:54:53.971] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[12:54:53.971] <TB2>     INFO:    ----------------------------------------------------------------------
[12:54:54.110] <TB2>     INFO: Expecting 231680 events.
[12:55:02.349] <TB2>     INFO: 231680 events read in total (7522ms).
[12:55:02.354] <TB2>     INFO: Test took 8377ms.
[12:55:02.377] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 31
[12:55:02.689] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[12:55:02.693] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 29
[12:55:02.696] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30.5
[12:55:02.700] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 30.5
[12:55:02.703] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 29.5
[12:55:02.707] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 30.5
[12:55:02.710] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30
[12:55:02.714] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 122 +/- 30.5
[12:55:02.717] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 30.5
[12:55:02.721] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31
[12:55:02.724] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31
[12:55:02.728] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31
[12:55:02.732] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30
[12:55:02.735] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 103 +/- 27.5
[12:55:02.739] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 119 +/- 29
[12:55:02.774] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[12:55:02.774] <TB2>     INFO: CalDel:      133   143   129   138   147   130   123   125   122   144   137   137   146   126   103   119
[12:55:02.774] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[12:55:02.779] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C0.dat
[12:55:02.779] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C1.dat
[12:55:02.780] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C2.dat
[12:55:02.780] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C3.dat
[12:55:02.780] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C4.dat
[12:55:02.780] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C5.dat
[12:55:02.780] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C6.dat
[12:55:02.780] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C7.dat
[12:55:02.780] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C8.dat
[12:55:02.780] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C9.dat
[12:55:02.781] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C10.dat
[12:55:02.781] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C11.dat
[12:55:02.781] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C12.dat
[12:55:02.781] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C13.dat
[12:55:02.781] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C14.dat
[12:55:02.781] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C15.dat
[12:55:02.781] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:55:02.781] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:55:02.781] <TB2>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[12:55:02.781] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[12:55:02.867] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[12:55:02.868] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[12:55:02.868] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[12:55:02.868] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[12:55:02.871] <TB2>     INFO: ######################################################################
[12:55:02.872] <TB2>     INFO: PixTestTiming::doTest()
[12:55:02.872] <TB2>     INFO: ######################################################################
[12:55:02.872] <TB2>     INFO:    ----------------------------------------------------------------------
[12:55:02.872] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[12:55:02.872] <TB2>     INFO:    ----------------------------------------------------------------------
[12:55:02.872] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:55:09.654] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:55:11.928] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:55:14.202] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:55:16.487] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:55:18.760] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:55:21.033] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:55:23.307] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:55:25.580] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:55:28.040] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:55:30.314] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:55:32.587] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:55:34.860] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:55:37.133] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:55:38.652] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:55:40.925] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:55:43.199] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:55:55.652] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:55:57.926] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:55:59.445] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:56:00.969] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:56:03.244] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:56:04.764] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:56:07.038] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:56:09.310] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:56:15.250] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:56:16.771] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:56:18.293] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:56:19.813] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:56:21.341] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:56:22.861] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:56:24.382] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:56:25.901] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:56:32.317] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:56:33.839] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:56:35.359] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:56:36.886] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:56:38.406] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:56:39.926] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:56:41.446] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:56:42.967] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:56:49.289] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:56:51.562] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:56:53.835] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:56:56.112] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:56:58.386] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:57:00.663] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:57:02.937] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:57:05.210] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:57:10.585] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:57:12.858] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:57:15.131] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:57:17.404] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:57:19.678] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:57:21.955] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:57:24.228] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:57:26.501] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:57:30.287] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:57:32.564] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:57:34.838] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:57:37.114] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:57:39.384] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:57:41.658] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:57:43.177] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:57:45.450] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:57:49.797] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:57:52.070] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:57:54.344] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:57:56.617] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:57:58.890] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:58:01.164] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:58:03.437] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:58:05.710] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:58:08.169] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:58:10.443] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:58:12.717] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:58:14.992] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:58:17.266] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:58:19.540] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:58:21.813] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:58:24.085] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:58:28.614] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:58:30.134] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:58:31.655] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:58:33.175] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:58:34.696] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:58:36.229] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:58:37.742] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:58:39.267] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:58:40.976] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:58:44.753] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:58:48.528] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:58:52.306] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:58:56.083] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:58:59.858] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:59:03.634] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:59:07.410] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:59:11.189] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:59:12.709] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:59:14.229] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:59:15.750] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:59:17.270] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:59:18.790] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:59:20.310] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:59:21.831] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:59:25.044] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:59:27.317] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:59:29.590] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:59:31.863] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:59:34.136] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:59:36.410] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:59:38.685] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:59:40.958] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:59:44.359] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:59:46.631] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:59:48.904] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:59:51.178] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:59:53.458] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:59:55.731] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:59:57.004] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:00:00.277] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:00:01.987] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:00:04.261] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:00:06.535] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:00:08.810] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:00:11.083] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:00:13.356] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:00:15.630] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:00:18.288] <TB2>     INFO: TBM Phase Settings: 232
[13:00:18.288] <TB2>     INFO: 400MHz Phase: 2
[13:00:18.288] <TB2>     INFO: 160MHz Phase: 7
[13:00:18.288] <TB2>     INFO: Functional Phase Area: 4
[13:00:18.292] <TB2>     INFO: Test took 315420 ms.
[13:00:18.292] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:00:18.292] <TB2>     INFO:    ----------------------------------------------------------------------
[13:00:18.292] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[13:00:18.292] <TB2>     INFO:    ----------------------------------------------------------------------
[13:00:18.292] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:00:19.434] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:00:21.330] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:00:23.225] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:00:25.122] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:00:27.017] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:00:28.914] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:00:30.810] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:00:34.211] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:00:40.247] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:00:45.718] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:00:50.435] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:00:55.152] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:01:00.245] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:01:06.375] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:01:11.468] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:01:16.937] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:01:18.459] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:01:19.976] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:01:21.496] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:01:23.769] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:01:26.043] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:01:28.317] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:01:30.592] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:01:32.111] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:01:33.632] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:01:35.152] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:01:36.675] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:01:38.949] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:01:41.225] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:01:43.497] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:01:45.771] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:01:47.291] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:01:48.810] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:01:50.331] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:01:51.849] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:01:54.124] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:01:56.398] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:01:58.672] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:02:00.945] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:02:02.465] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:02:03.984] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:02:05.504] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:02:07.023] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:02:09.298] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:02:11.572] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:02:13.845] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:02:16.119] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:02:17.639] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:02:19.159] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:02:20.679] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:02:22.198] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:02:24.471] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:02:26.745] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:02:29.018] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:02:31.291] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:02:32.814] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:02:34.334] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:02:35.854] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:02:37.378] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:02:39.654] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:02:41.928] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:02:44.201] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:02:46.475] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:02:48.376] <TB2>     INFO: ROC Delay Settings: 228
[13:02:48.376] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[13:02:48.376] <TB2>     INFO: ROC Port 0 Delay: 4
[13:02:48.376] <TB2>     INFO: ROC Port 1 Delay: 4
[13:02:48.376] <TB2>     INFO: Functional ROC Area: 4
[13:02:48.380] <TB2>     INFO: Test took 150088 ms.
[13:02:48.380] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[13:02:48.380] <TB2>     INFO:    ----------------------------------------------------------------------
[13:02:48.380] <TB2>     INFO:    PixTestTiming::TimingTest()
[13:02:48.380] <TB2>     INFO:    ----------------------------------------------------------------------
[13:02:49.519] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4189 4189 4189 4189 4189 4189 4189 4189 e062 c000 a101 80b1 4189 4189 4189 4189 4189 4189 4189 4189 e062 c000 
[13:02:49.519] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4189 4189 4189 4189 4189 4189 4189 4189 e022 c000 a102 80c0 4188 4188 4188 4188 4189 4189 4189 4189 e022 c000 
[13:02:49.519] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 a103 8000 4188 4188 4189 4189 4188 4188 4189 4189 e022 c000 
[13:02:49.519] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:03:03.705] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:03:03.706] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:03:17.826] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:03:17.827] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:03:31.942] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:03:31.942] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:03:46.036] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:03:46.036] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:04:00.174] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:04:00.174] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:04:14.294] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:04:14.294] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:04:28.389] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:04:28.389] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:04:42.572] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:04:42.572] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:04:56.753] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:04:56.753] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:05:10.990] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:05:11.370] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:05:11.382] <TB2>     INFO: Decoding statistics:
[13:05:11.382] <TB2>     INFO:   General information:
[13:05:11.382] <TB2>     INFO: 	 16bit words read:         240000000
[13:05:11.382] <TB2>     INFO: 	 valid events total:       20000000
[13:05:11.382] <TB2>     INFO: 	 empty events:             20000000
[13:05:11.382] <TB2>     INFO: 	 valid events with pixels: 0
[13:05:11.382] <TB2>     INFO: 	 valid pixel hits:         0
[13:05:11.382] <TB2>     INFO:   Event errors: 	           0
[13:05:11.382] <TB2>     INFO: 	 start marker:             0
[13:05:11.382] <TB2>     INFO: 	 stop marker:              0
[13:05:11.382] <TB2>     INFO: 	 overflow:                 0
[13:05:11.382] <TB2>     INFO: 	 invalid 5bit words:       0
[13:05:11.382] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[13:05:11.382] <TB2>     INFO:   TBM errors: 		           0
[13:05:11.382] <TB2>     INFO: 	 flawed TBM headers:       0
[13:05:11.382] <TB2>     INFO: 	 flawed TBM trailers:      0
[13:05:11.382] <TB2>     INFO: 	 event ID mismatches:      0
[13:05:11.382] <TB2>     INFO:   ROC errors: 		           0
[13:05:11.382] <TB2>     INFO: 	 missing ROC header(s):    0
[13:05:11.382] <TB2>     INFO: 	 misplaced readback start: 0
[13:05:11.382] <TB2>     INFO:   Pixel decoding errors:	   0
[13:05:11.382] <TB2>     INFO: 	 pixel data incomplete:    0
[13:05:11.382] <TB2>     INFO: 	 pixel address:            0
[13:05:11.382] <TB2>     INFO: 	 pulse height fill bit:    0
[13:05:11.382] <TB2>     INFO: 	 buffer corruption:        0
[13:05:11.383] <TB2>     INFO:    ----------------------------------------------------------------------
[13:05:11.383] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:05:11.383] <TB2>     INFO:    ----------------------------------------------------------------------
[13:05:11.383] <TB2>     INFO:    ----------------------------------------------------------------------
[13:05:11.383] <TB2>     INFO:    Read back bit status: 1
[13:05:11.383] <TB2>     INFO:    ----------------------------------------------------------------------
[13:05:11.383] <TB2>     INFO:    ----------------------------------------------------------------------
[13:05:11.383] <TB2>     INFO:    Timings are good!
[13:05:11.383] <TB2>     INFO:    ----------------------------------------------------------------------
[13:05:11.383] <TB2>     INFO: Test took 143003 ms.
[13:05:11.383] <TB2>     INFO: PixTestTiming::TimingTest() done.
[13:05:11.383] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:05:11.383] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:05:11.383] <TB2>     INFO: PixTestTiming::doTest took 608515 ms.
[13:05:11.383] <TB2>     INFO: PixTestTiming::doTest() done
[13:05:11.383] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:05:11.383] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[13:05:11.383] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[13:05:11.383] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[13:05:11.384] <TB2>     INFO: Write out ROCDelayScan3_V0
[13:05:11.384] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:05:11.384] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:05:11.736] <TB2>     INFO: ######################################################################
[13:05:11.736] <TB2>     INFO: PixTestAlive::doTest()
[13:05:11.736] <TB2>     INFO: ######################################################################
[13:05:11.739] <TB2>     INFO:    ----------------------------------------------------------------------
[13:05:11.739] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:05:11.739] <TB2>     INFO:    ----------------------------------------------------------------------
[13:05:11.741] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:05:12.086] <TB2>     INFO: Expecting 41600 events.
[13:05:16.136] <TB2>     INFO: 41600 events read in total (3335ms).
[13:05:16.137] <TB2>     INFO: Test took 4396ms.
[13:05:16.145] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:05:16.145] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:05:16.145] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:05:16.521] <TB2>     INFO: PixTestAlive::aliveTest() done
[13:05:16.521] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:05:16.521] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:05:16.525] <TB2>     INFO:    ----------------------------------------------------------------------
[13:05:16.525] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:05:16.525] <TB2>     INFO:    ----------------------------------------------------------------------
[13:05:16.527] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:05:16.869] <TB2>     INFO: Expecting 41600 events.
[13:05:19.844] <TB2>     INFO: 41600 events read in total (2260ms).
[13:05:19.844] <TB2>     INFO: Test took 3317ms.
[13:05:19.844] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:05:19.844] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:05:19.844] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:05:19.845] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:05:20.251] <TB2>     INFO: PixTestAlive::maskTest() done
[13:05:20.251] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:05:20.255] <TB2>     INFO:    ----------------------------------------------------------------------
[13:05:20.255] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:05:20.255] <TB2>     INFO:    ----------------------------------------------------------------------
[13:05:20.256] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:05:20.602] <TB2>     INFO: Expecting 41600 events.
[13:05:24.682] <TB2>     INFO: 41600 events read in total (3365ms).
[13:05:24.683] <TB2>     INFO: Test took 4427ms.
[13:05:24.691] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:05:24.691] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:05:24.691] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:05:25.067] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[13:05:25.068] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:05:25.068] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:05:25.068] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:05:25.076] <TB2>     INFO: ######################################################################
[13:05:25.076] <TB2>     INFO: PixTestTrim::doTest()
[13:05:25.076] <TB2>     INFO: ######################################################################
[13:05:25.080] <TB2>     INFO:    ----------------------------------------------------------------------
[13:05:25.080] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:05:25.080] <TB2>     INFO:    ----------------------------------------------------------------------
[13:05:25.157] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:05:25.157] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:05:25.180] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:05:25.180] <TB2>     INFO:     run 1 of 1
[13:05:25.180] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:05:25.523] <TB2>     INFO: Expecting 5025280 events.
[13:06:10.426] <TB2>     INFO: 1382528 events read in total (44188ms).
[13:06:54.322] <TB2>     INFO: 2747928 events read in total (88084ms).
[13:07:38.166] <TB2>     INFO: 4117696 events read in total (131929ms).
[13:08:06.767] <TB2>     INFO: 5025280 events read in total (160529ms).
[13:08:06.814] <TB2>     INFO: Test took 161634ms.
[13:08:06.882] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:08:07.007] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:08:08.493] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:08:09.901] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:08:11.289] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:08:12.653] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:08:13.002] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:08:15.350] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:08:16.776] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:08:18.462] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:08:20.009] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:08:21.552] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:08:23.031] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:08:24.455] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:08:25.833] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:08:27.191] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:08:28.671] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:08:30.116] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 228712448
[13:08:30.125] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.178 minThrLimit = 105.178 minThrNLimit = 134.172 -> result = 105.178 -> 105
[13:08:30.126] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.5781 minThrLimit = 95.5691 minThrNLimit = 124.734 -> result = 95.5781 -> 95
[13:08:30.127] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.2937 minThrLimit = 90.2527 minThrNLimit = 114.969 -> result = 90.2937 -> 90
[13:08:30.127] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.9034 minThrLimit = 92.8978 minThrNLimit = 116.937 -> result = 92.9034 -> 92
[13:08:30.128] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.8175 minThrLimit = 86.8032 minThrNLimit = 109.594 -> result = 86.8175 -> 86
[13:08:30.128] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.9087 minThrLimit = 83.902 minThrNLimit = 107.773 -> result = 83.9087 -> 83
[13:08:30.129] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.7497 minThrLimit = 97.7359 minThrNLimit = 123.939 -> result = 97.7497 -> 97
[13:08:30.129] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.52 minThrLimit = 102.512 minThrNLimit = 132.831 -> result = 102.52 -> 102
[13:08:30.129] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.972 minThrLimit = 102.907 minThrNLimit = 129.673 -> result = 102.972 -> 102
[13:08:30.130] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.457 minThrLimit = 98.4509 minThrNLimit = 126.03 -> result = 98.457 -> 98
[13:08:30.130] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.7572 minThrLimit = 91.7408 minThrNLimit = 117.09 -> result = 91.7572 -> 91
[13:08:30.131] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.948 minThrLimit = 101.816 minThrNLimit = 125.47 -> result = 101.948 -> 101
[13:08:30.131] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.1634 minThrLimit = 91.0897 minThrNLimit = 118.292 -> result = 91.1634 -> 91
[13:08:30.132] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.1494 minThrLimit = 89.1156 minThrNLimit = 114.711 -> result = 89.1494 -> 89
[13:08:30.132] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 108.846 minThrLimit = 108.813 minThrNLimit = 149.902 -> result = 108.846 -> 108
[13:08:30.133] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 108.49 minThrLimit = 108.407 minThrNLimit = 139.812 -> result = 108.49 -> 108
[13:08:30.133] <TB2>     INFO: ROC 0 VthrComp = 105
[13:08:30.133] <TB2>     INFO: ROC 1 VthrComp = 95
[13:08:30.133] <TB2>     INFO: ROC 2 VthrComp = 90
[13:08:30.133] <TB2>     INFO: ROC 3 VthrComp = 92
[13:08:30.133] <TB2>     INFO: ROC 4 VthrComp = 86
[13:08:30.134] <TB2>     INFO: ROC 5 VthrComp = 83
[13:08:30.134] <TB2>     INFO: ROC 6 VthrComp = 97
[13:08:30.134] <TB2>     INFO: ROC 7 VthrComp = 102
[13:08:30.134] <TB2>     INFO: ROC 8 VthrComp = 102
[13:08:30.134] <TB2>     INFO: ROC 9 VthrComp = 98
[13:08:30.134] <TB2>     INFO: ROC 10 VthrComp = 91
[13:08:30.135] <TB2>     INFO: ROC 11 VthrComp = 101
[13:08:30.135] <TB2>     INFO: ROC 12 VthrComp = 91
[13:08:30.135] <TB2>     INFO: ROC 13 VthrComp = 89
[13:08:30.136] <TB2>     INFO: ROC 14 VthrComp = 108
[13:08:30.136] <TB2>     INFO: ROC 15 VthrComp = 108
[13:08:30.136] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:08:30.136] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:08:30.154] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:08:30.154] <TB2>     INFO:     run 1 of 1
[13:08:30.154] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:08:30.498] <TB2>     INFO: Expecting 5025280 events.
[13:09:06.529] <TB2>     INFO: 885288 events read in total (35316ms).
[13:09:41.731] <TB2>     INFO: 1768960 events read in total (70518ms).
[13:10:17.290] <TB2>     INFO: 2651536 events read in total (106078ms).
[13:10:52.736] <TB2>     INFO: 3526128 events read in total (141523ms).
[13:11:28.150] <TB2>     INFO: 4396776 events read in total (176937ms).
[13:11:53.181] <TB2>     INFO: 5025280 events read in total (201968ms).
[13:11:53.259] <TB2>     INFO: Test took 203105ms.
[13:11:53.440] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:11:53.830] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:11:55.479] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:11:57.164] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:11:58.856] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:12:00.529] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:12:02.192] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:12:03.826] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:12:05.485] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:12:07.171] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:12:08.884] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:12:10.511] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:12:12.142] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:12:13.812] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:12:15.449] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:12:17.056] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:12:18.673] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:12:20.336] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 277389312
[13:12:20.339] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.7291 for pixel 9/0 mean/min/max = 45.6068/34.4685/56.7452
[13:12:20.340] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 61.0703 for pixel 0/74 mean/min/max = 46.0609/31.0147/61.107
[13:12:20.340] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.9657 for pixel 15/0 mean/min/max = 45.1685/34.192/56.145
[13:12:20.341] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 58.0613 for pixel 19/75 mean/min/max = 45.5315/32.9599/58.1031
[13:12:20.341] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.53 for pixel 16/66 mean/min/max = 44.0324/32.4566/55.6081
[13:12:20.341] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 54.0558 for pixel 21/14 mean/min/max = 43.7065/33.2967/54.1163
[13:12:20.342] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.1258 for pixel 33/44 mean/min/max = 44.4028/32.5885/56.2171
[13:12:20.342] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.4918 for pixel 18/11 mean/min/max = 44.9913/32.4878/57.4949
[13:12:20.342] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.7842 for pixel 5/69 mean/min/max = 44.6938/32.6016/56.786
[13:12:20.343] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.4978 for pixel 16/3 mean/min/max = 44.3488/32.0285/56.6691
[13:12:20.343] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.1569 for pixel 8/75 mean/min/max = 44.6705/34.0518/55.2893
[13:12:20.343] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.9987 for pixel 0/2 mean/min/max = 45.832/32.3631/59.301
[13:12:20.344] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.7198 for pixel 24/79 mean/min/max = 44.1803/33.4019/54.9588
[13:12:20.344] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.416 for pixel 4/0 mean/min/max = 44.2254/33.6011/54.8498
[13:12:20.344] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.0177 for pixel 1/14 mean/min/max = 46.3903/35.4498/57.3309
[13:12:20.345] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 58.0145 for pixel 13/75 mean/min/max = 46.4241/34.776/58.0722
[13:12:20.345] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:12:20.477] <TB2>     INFO: Expecting 411648 events.
[13:12:28.186] <TB2>     INFO: 411648 events read in total (6994ms).
[13:12:28.194] <TB2>     INFO: Expecting 411648 events.
[13:12:35.789] <TB2>     INFO: 411648 events read in total (6937ms).
[13:12:35.798] <TB2>     INFO: Expecting 411648 events.
[13:12:43.419] <TB2>     INFO: 411648 events read in total (6953ms).
[13:12:43.432] <TB2>     INFO: Expecting 411648 events.
[13:12:51.051] <TB2>     INFO: 411648 events read in total (6963ms).
[13:12:51.065] <TB2>     INFO: Expecting 411648 events.
[13:12:58.740] <TB2>     INFO: 411648 events read in total (7017ms).
[13:12:58.757] <TB2>     INFO: Expecting 411648 events.
[13:13:06.356] <TB2>     INFO: 411648 events read in total (6944ms).
[13:13:06.377] <TB2>     INFO: Expecting 411648 events.
[13:13:14.014] <TB2>     INFO: 411648 events read in total (6990ms).
[13:13:14.042] <TB2>     INFO: Expecting 411648 events.
[13:13:21.694] <TB2>     INFO: 411648 events read in total (7015ms).
[13:13:21.720] <TB2>     INFO: Expecting 411648 events.
[13:13:29.367] <TB2>     INFO: 411648 events read in total (7005ms).
[13:13:29.395] <TB2>     INFO: Expecting 411648 events.
[13:13:37.066] <TB2>     INFO: 411648 events read in total (7027ms).
[13:13:37.096] <TB2>     INFO: Expecting 411648 events.
[13:13:44.673] <TB2>     INFO: 411648 events read in total (6939ms).
[13:13:44.705] <TB2>     INFO: Expecting 411648 events.
[13:13:52.289] <TB2>     INFO: 411648 events read in total (6941ms).
[13:13:52.326] <TB2>     INFO: Expecting 411648 events.
[13:13:59.962] <TB2>     INFO: 411648 events read in total (6996ms).
[13:13:59.998] <TB2>     INFO: Expecting 411648 events.
[13:14:07.679] <TB2>     INFO: 411648 events read in total (7041ms).
[13:14:07.719] <TB2>     INFO: Expecting 411648 events.
[13:14:15.448] <TB2>     INFO: 411648 events read in total (7096ms).
[13:14:15.493] <TB2>     INFO: Expecting 411648 events.
[13:14:22.922] <TB2>     INFO: 411648 events read in total (6806ms).
[13:14:22.968] <TB2>     INFO: Test took 122623ms.
[13:14:23.509] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.731 < 35 for itrim+1 = 119; old thr = 34.9971 ... break
[13:14:23.539] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1938 < 35 for itrim = 114; old thr = 34.2179 ... break
[13:14:23.583] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5508 < 35 for itrim+1 = 101; old thr = 34.793 ... break
[13:14:23.618] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3722 < 35 for itrim = 108; old thr = 33.1876 ... break
[13:14:23.659] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.024 < 35 for itrim = 106; old thr = 34.6959 ... break
[13:14:23.706] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0855 < 35 for itrim = 99; old thr = 34.8551 ... break
[13:14:23.753] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0347 < 35 for itrim = 114; old thr = 34.1264 ... break
[13:14:23.803] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3934 < 35 for itrim = 115; old thr = 34.0324 ... break
[13:14:23.839] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1402 < 35 for itrim = 102; old thr = 33.4164 ... break
[13:14:23.886] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2444 < 35 for itrim = 111; old thr = 34.6982 ... break
[13:14:23.921] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5019 < 35 for itrim = 98; old thr = 34.0889 ... break
[13:14:23.954] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5491 < 35 for itrim+1 = 105; old thr = 34.6654 ... break
[13:14:23.992] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2525 < 35 for itrim = 96; old thr = 33.8711 ... break
[13:14:24.037] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6772 < 35 for itrim+1 = 100; old thr = 34.7928 ... break
[13:14:24.086] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.54 < 35 for itrim = 115; old thr = 34.1069 ... break
[13:14:24.125] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0194 < 35 for itrim = 108; old thr = 34.7261 ... break
[13:14:24.201] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:14:24.212] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:14:24.212] <TB2>     INFO:     run 1 of 1
[13:14:24.212] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:14:24.557] <TB2>     INFO: Expecting 5025280 events.
[13:15:00.547] <TB2>     INFO: 870416 events read in total (35275ms).
[13:15:35.581] <TB2>     INFO: 1739800 events read in total (70309ms).
[13:16:10.689] <TB2>     INFO: 2608480 events read in total (105417ms).
[13:16:45.630] <TB2>     INFO: 3468048 events read in total (140358ms).
[13:17:20.726] <TB2>     INFO: 4323816 events read in total (175455ms).
[13:17:49.091] <TB2>     INFO: 5025280 events read in total (203819ms).
[13:17:49.178] <TB2>     INFO: Test took 204966ms.
[13:17:49.369] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:17:49.767] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:17:51.360] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:17:52.987] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:17:54.549] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:17:56.159] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:17:57.739] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:17:59.299] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:18:00.910] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:18:02.507] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:18:04.140] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:18:05.691] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:18:07.218] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:18:08.783] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:18:10.308] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:18:11.816] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:18:13.328] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:18:14.869] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 255328256
[13:18:14.871] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 13.133796 .. 61.099480
[13:18:14.946] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 3 .. 71 (-1/-1) hits flags = 528 (plus default)
[13:18:14.957] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:18:14.957] <TB2>     INFO:     run 1 of 1
[13:18:14.957] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:18:15.301] <TB2>     INFO: Expecting 2296320 events.
[13:18:54.218] <TB2>     INFO: 1056736 events read in total (38202ms).
[13:19:32.289] <TB2>     INFO: 2102160 events read in total (76273ms).
[13:19:39.713] <TB2>     INFO: 2296320 events read in total (83697ms).
[13:19:39.736] <TB2>     INFO: Test took 84779ms.
[13:19:39.793] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:19:39.920] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:19:41.027] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:19:42.135] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:19:43.241] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:19:44.342] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:19:45.448] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:19:46.555] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:19:47.665] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:19:48.774] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:19:49.883] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:19:50.994] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:19:52.098] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:19:53.201] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:19:54.304] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:19:55.410] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:19:56.520] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:19:57.646] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 367845376
[13:19:57.730] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 20.831883 .. 52.181092
[13:19:57.805] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 10 .. 62 (-1/-1) hits flags = 528 (plus default)
[13:19:57.816] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:19:57.817] <TB2>     INFO:     run 1 of 1
[13:19:57.817] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:19:58.162] <TB2>     INFO: Expecting 1763840 events.
[13:20:38.321] <TB2>     INFO: 1057880 events read in total (39434ms).
[13:21:04.433] <TB2>     INFO: 1763840 events read in total (65546ms).
[13:21:04.460] <TB2>     INFO: Test took 66643ms.
[13:21:04.505] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:21:04.608] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:21:05.645] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:21:06.690] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:21:07.737] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:21:08.772] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:21:09.818] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:21:10.880] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:21:11.913] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:21:12.952] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:21:13.984] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:21:15.018] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:21:16.045] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:21:17.077] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:21:18.110] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:21:19.148] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:21:20.180] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:21:21.213] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 227905536
[13:21:21.293] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 25.562635 .. 47.500003
[13:21:21.371] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 15 .. 57 (-1/-1) hits flags = 528 (plus default)
[13:21:21.382] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:21:21.382] <TB2>     INFO:     run 1 of 1
[13:21:21.382] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:21:21.731] <TB2>     INFO: Expecting 1431040 events.
[13:22:02.274] <TB2>     INFO: 1055600 events read in total (39828ms).
[13:22:16.068] <TB2>     INFO: 1431040 events read in total (53622ms).
[13:22:16.085] <TB2>     INFO: Test took 54703ms.
[13:22:16.133] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:22:16.223] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:22:17.261] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:22:18.301] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:22:19.338] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:22:20.384] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:22:21.435] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:22:22.472] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:22:23.520] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:22:24.566] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:22:25.605] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:22:26.643] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:22:27.694] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:22:28.736] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:22:29.777] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:22:30.821] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:22:31.862] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:22:32.914] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 224935936
[13:22:32.995] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 26.957012 .. 47.500003
[13:22:33.071] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 16 .. 57 (-1/-1) hits flags = 528 (plus default)
[13:22:33.082] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:22:33.082] <TB2>     INFO:     run 1 of 1
[13:22:33.082] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:22:33.425] <TB2>     INFO: Expecting 1397760 events.
[13:23:12.773] <TB2>     INFO: 1047008 events read in total (38633ms).
[13:23:25.782] <TB2>     INFO: 1397760 events read in total (51642ms).
[13:23:25.798] <TB2>     INFO: Test took 52716ms.
[13:23:25.836] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:25.922] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:23:26.926] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:23:27.928] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:23:28.921] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:23:29.914] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:23:30.904] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:23:31.897] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:23:32.890] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:23:33.878] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:23:34.865] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:23:35.854] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:23:36.844] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:23:37.834] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:23:38.823] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:23:39.819] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:23:40.817] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:23:41.824] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 256020480
[13:23:41.906] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:23:41.907] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:23:41.919] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:23:41.919] <TB2>     INFO:     run 1 of 1
[13:23:41.919] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:23:42.262] <TB2>     INFO: Expecting 1364480 events.
[13:24:21.546] <TB2>     INFO: 1075496 events read in total (38570ms).
[13:24:32.412] <TB2>     INFO: 1364480 events read in total (49436ms).
[13:24:32.426] <TB2>     INFO: Test took 50507ms.
[13:24:32.459] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:32.544] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:24:33.527] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:24:34.508] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:24:35.488] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:24:36.465] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:24:37.446] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:24:38.427] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:24:39.406] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:24:40.380] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:24:41.351] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:24:42.326] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:24:43.294] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:24:44.264] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:24:45.235] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:24:46.257] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:24:47.285] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:24:48.317] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 224940032
[13:24:48.354] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C0.dat
[13:24:48.354] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C1.dat
[13:24:48.354] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C2.dat
[13:24:48.354] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C3.dat
[13:24:48.354] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C4.dat
[13:24:48.355] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C5.dat
[13:24:48.355] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C6.dat
[13:24:48.355] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C7.dat
[13:24:48.355] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C8.dat
[13:24:48.355] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C9.dat
[13:24:48.355] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C10.dat
[13:24:48.355] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C11.dat
[13:24:48.355] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C12.dat
[13:24:48.355] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C13.dat
[13:24:48.356] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C14.dat
[13:24:48.356] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C15.dat
[13:24:48.356] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C0.dat
[13:24:48.365] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C1.dat
[13:24:48.372] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C2.dat
[13:24:48.379] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C3.dat
[13:24:48.386] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C4.dat
[13:24:48.392] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C5.dat
[13:24:48.399] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C6.dat
[13:24:48.407] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C7.dat
[13:24:48.414] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C8.dat
[13:24:48.421] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C9.dat
[13:24:48.427] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C10.dat
[13:24:48.434] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C11.dat
[13:24:48.441] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C12.dat
[13:24:48.448] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C13.dat
[13:24:48.455] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C14.dat
[13:24:48.462] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C15.dat
[13:24:48.469] <TB2>     INFO: PixTestTrim::trimTest() done
[13:24:48.469] <TB2>     INFO: vtrim:     119 114 101 108 106  99 114 115 102 111  98 105  96 100 115 108 
[13:24:48.469] <TB2>     INFO: vthrcomp:  105  95  90  92  86  83  97 102 102  98  91 101  91  89 108 108 
[13:24:48.469] <TB2>     INFO: vcal mean:  34.99  35.02  35.01  34.98  34.96  35.00  34.98  34.99  34.96  35.00  34.95  34.96  34.99  35.01  34.99  34.99 
[13:24:48.469] <TB2>     INFO: vcal RMS:    0.79   0.85   0.82   0.80   0.82   0.76   0.78   0.83   0.82   0.84   0.79   0.84   0.75   0.78   0.75   0.79 
[13:24:48.469] <TB2>     INFO: bits mean:   9.08   9.15   9.55   9.30  10.33  10.11   9.93   9.69   9.65   9.94   9.47   8.98   9.32   9.75   8.82   8.66 
[13:24:48.469] <TB2>     INFO: bits RMS:    2.56   2.94   2.46   2.59   2.39   2.41   2.57   2.64   2.61   2.65   2.54   2.92   2.67   2.44   2.46   2.65 
[13:24:48.480] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:48.481] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:24:48.481] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:48.484] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:24:48.484] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:24:48.496] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:24:48.496] <TB2>     INFO:     run 1 of 1
[13:24:48.497] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:24:48.839] <TB2>     INFO: Expecting 4160000 events.
[13:25:34.999] <TB2>     INFO: 1127580 events read in total (45444ms).
[13:26:20.538] <TB2>     INFO: 2243745 events read in total (90983ms).
[13:27:05.410] <TB2>     INFO: 3347975 events read in total (135855ms).
[13:27:38.634] <TB2>     INFO: 4160000 events read in total (169079ms).
[13:27:38.699] <TB2>     INFO: Test took 170202ms.
[13:27:38.828] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:39.112] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:27:41.010] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:27:42.899] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:27:44.773] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:27:46.651] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:27:48.556] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:27:50.455] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:27:52.311] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:27:54.204] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:27:56.096] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:27:57.937] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:27:59.854] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:28:01.754] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:28:03.647] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:28:05.546] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:28:07.440] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:28:09.333] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 228093952
[13:28:09.334] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:28:09.411] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:28:09.411] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 170 (-1/-1) hits flags = 528 (plus default)
[13:28:09.423] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:28:09.423] <TB2>     INFO:     run 1 of 1
[13:28:09.423] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:28:09.767] <TB2>     INFO: Expecting 3556800 events.
[13:28:57.562] <TB2>     INFO: 1174160 events read in total (47080ms).
[13:29:47.003] <TB2>     INFO: 2331320 events read in total (97521ms).
[13:30:35.251] <TB2>     INFO: 3479220 events read in total (144769ms).
[13:30:38.784] <TB2>     INFO: 3556800 events read in total (148302ms).
[13:30:38.850] <TB2>     INFO: Test took 149428ms.
[13:30:38.976] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:39.190] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:30:40.894] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:30:42.639] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:30:44.393] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:30:46.131] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:30:47.881] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:30:49.650] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:30:51.384] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:30:53.078] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:30:54.782] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:30:56.529] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:30:58.272] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:30:59.989] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:31:01.735] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:31:03.489] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:31:05.174] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:31:06.883] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 261025792
[13:31:06.883] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:31:06.957] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:31:06.957] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 156 (-1/-1) hits flags = 528 (plus default)
[13:31:06.967] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:31:06.967] <TB2>     INFO:     run 1 of 1
[13:31:06.967] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:31:07.310] <TB2>     INFO: Expecting 3265600 events.
[13:31:56.606] <TB2>     INFO: 1233195 events read in total (48581ms).
[13:32:44.480] <TB2>     INFO: 2442090 events read in total (96455ms).
[13:33:17.121] <TB2>     INFO: 3265600 events read in total (129096ms).
[13:33:17.160] <TB2>     INFO: Test took 130193ms.
[13:33:17.244] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:17.420] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:33:19.017] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:33:20.659] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:33:22.318] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:33:23.963] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:33:25.633] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:33:27.328] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:33:28.963] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:33:30.555] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:33:32.159] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:33:33.812] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:33:35.477] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:33:37.084] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:33:38.747] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:33:40.414] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:33:42.008] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:33:43.597] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 224948224
[13:33:43.598] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:33:43.674] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:33:43.674] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 157 (-1/-1) hits flags = 528 (plus default)
[13:33:43.685] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:33:43.685] <TB2>     INFO:     run 1 of 1
[13:33:43.685] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:33:44.028] <TB2>     INFO: Expecting 3286400 events.
[13:34:32.150] <TB2>     INFO: 1227520 events read in total (47407ms).
[13:35:19.311] <TB2>     INFO: 2431730 events read in total (94568ms).
[13:35:53.376] <TB2>     INFO: 3286400 events read in total (128634ms).
[13:35:53.439] <TB2>     INFO: Test took 129755ms.
[13:35:53.536] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:53.714] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:35:55.328] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:35:56.966] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:35:58.634] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:36:00.281] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:36:01.963] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:36:03.651] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:36:05.298] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:36:06.895] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:36:08.500] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:36:10.149] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:36:11.822] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:36:13.434] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:36:15.102] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:36:16.767] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:36:18.358] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:36:19.965] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 224948224
[13:36:19.966] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:36:20.039] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:36:20.039] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 157 (-1/-1) hits flags = 528 (plus default)
[13:36:20.050] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:36:20.050] <TB2>     INFO:     run 1 of 1
[13:36:20.050] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:36:20.401] <TB2>     INFO: Expecting 3286400 events.
[13:37:09.217] <TB2>     INFO: 1227125 events read in total (48102ms).
[13:37:57.258] <TB2>     INFO: 2431155 events read in total (96143ms).
[13:38:31.373] <TB2>     INFO: 3286400 events read in total (130259ms).
[13:38:31.421] <TB2>     INFO: Test took 131372ms.
[13:38:31.506] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:31.678] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:38:33.304] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:38:34.967] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:38:36.642] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:38:38.306] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:38:39.988] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:38:41.691] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:38:43.347] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:38:44.951] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:38:46.563] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:38:48.219] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:38:49.895] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:38:51.511] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:38:53.184] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:38:54.847] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:38:56.450] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:38:58.059] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 358494208
[13:38:58.060] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 7.65357, thr difference RMS: 1.71877
[13:38:58.060] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.02552, thr difference RMS: 1.45099
[13:38:58.060] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.18822, thr difference RMS: 1.55818
[13:38:58.061] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.27291, thr difference RMS: 1.62181
[13:38:58.061] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.54126, thr difference RMS: 1.4951
[13:38:58.061] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 7.9567, thr difference RMS: 1.27342
[13:38:58.062] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 7.57114, thr difference RMS: 1.68017
[13:38:58.062] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.30348, thr difference RMS: 1.87261
[13:38:58.062] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.41344, thr difference RMS: 1.52816
[13:38:58.063] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.20341, thr difference RMS: 1.68965
[13:38:58.063] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.23421, thr difference RMS: 1.28883
[13:38:58.063] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.64149, thr difference RMS: 1.68903
[13:38:58.063] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.25061, thr difference RMS: 1.26617
[13:38:58.063] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.54223, thr difference RMS: 1.23581
[13:38:58.064] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.02691, thr difference RMS: 1.66186
[13:38:58.064] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.96379, thr difference RMS: 1.37415
[13:38:58.064] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 7.60296, thr difference RMS: 1.70352
[13:38:58.064] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.96905, thr difference RMS: 1.46522
[13:38:58.065] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.25431, thr difference RMS: 1.55693
[13:38:58.065] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.26873, thr difference RMS: 1.62264
[13:38:58.065] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.52378, thr difference RMS: 1.47724
[13:38:58.065] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 7.97843, thr difference RMS: 1.27024
[13:38:58.065] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 7.55162, thr difference RMS: 1.65977
[13:38:58.066] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.29313, thr difference RMS: 1.84752
[13:38:58.066] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.4193, thr difference RMS: 1.55034
[13:38:58.066] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.20042, thr difference RMS: 1.67703
[13:38:58.066] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.25964, thr difference RMS: 1.26512
[13:38:58.067] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.63542, thr difference RMS: 1.65332
[13:38:58.067] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.19446, thr difference RMS: 1.2719
[13:38:58.067] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.60552, thr difference RMS: 1.23086
[13:38:58.067] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.12052, thr difference RMS: 1.67833
[13:38:58.068] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.0212, thr difference RMS: 1.38722
[13:38:58.068] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 7.63158, thr difference RMS: 1.70334
[13:38:58.068] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.03343, thr difference RMS: 1.4468
[13:38:58.068] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.34428, thr difference RMS: 1.5357
[13:38:58.068] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.32672, thr difference RMS: 1.61378
[13:38:58.069] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.68904, thr difference RMS: 1.48931
[13:38:58.069] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.06552, thr difference RMS: 1.2432
[13:38:58.069] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 7.59855, thr difference RMS: 1.66475
[13:38:58.069] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.40317, thr difference RMS: 1.88903
[13:38:58.070] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.52969, thr difference RMS: 1.53971
[13:38:58.070] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.21868, thr difference RMS: 1.66372
[13:38:58.070] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.36528, thr difference RMS: 1.26481
[13:38:58.070] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.67544, thr difference RMS: 1.6602
[13:38:58.071] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.2919, thr difference RMS: 1.2713
[13:38:58.071] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.70614, thr difference RMS: 1.243
[13:38:58.071] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.26315, thr difference RMS: 1.67366
[13:38:58.071] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.2, thr difference RMS: 1.38987
[13:38:58.071] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 7.69642, thr difference RMS: 1.7147
[13:38:58.072] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.0657, thr difference RMS: 1.45406
[13:38:58.072] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.42289, thr difference RMS: 1.51169
[13:38:58.072] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.43396, thr difference RMS: 1.59999
[13:38:58.072] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.74333, thr difference RMS: 1.46999
[13:38:58.073] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.05195, thr difference RMS: 1.26557
[13:38:58.073] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 7.64559, thr difference RMS: 1.65872
[13:38:58.073] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.52524, thr difference RMS: 1.86635
[13:38:58.073] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.64459, thr difference RMS: 1.55562
[13:38:58.073] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.36899, thr difference RMS: 1.66055
[13:38:58.074] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.55063, thr difference RMS: 1.26755
[13:38:58.074] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.83321, thr difference RMS: 1.64788
[13:38:58.074] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.35461, thr difference RMS: 1.25224
[13:38:58.074] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.88271, thr difference RMS: 1.2291
[13:38:58.074] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.41601, thr difference RMS: 1.67278
[13:38:58.075] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.4063, thr difference RMS: 1.41429
[13:38:58.179] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[13:38:58.182] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2013 seconds
[13:38:58.182] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[13:38:58.889] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[13:38:58.890] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[13:38:58.892] <TB2>     INFO: ######################################################################
[13:38:58.892] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[13:38:58.892] <TB2>     INFO: ######################################################################
[13:38:58.893] <TB2>     INFO:    ----------------------------------------------------------------------
[13:38:58.893] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[13:38:58.893] <TB2>     INFO:    ----------------------------------------------------------------------
[13:38:58.893] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:38:58.903] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[13:38:58.903] <TB2>     INFO:     run 1 of 1
[13:38:58.904] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:38:59.246] <TB2>     INFO: Expecting 59072000 events.
[13:39:28.467] <TB2>     INFO: 1073000 events read in total (28506ms).
[13:39:56.935] <TB2>     INFO: 2141600 events read in total (56974ms).
[13:40:25.746] <TB2>     INFO: 3211800 events read in total (85785ms).
[13:40:54.667] <TB2>     INFO: 4283000 events read in total (114706ms).
[13:41:23.397] <TB2>     INFO: 5351400 events read in total (143436ms).
[13:41:52.177] <TB2>     INFO: 6422600 events read in total (172216ms).
[13:42:20.953] <TB2>     INFO: 7492600 events read in total (200992ms).
[13:42:49.636] <TB2>     INFO: 8561000 events read in total (229675ms).
[13:43:18.437] <TB2>     INFO: 9632000 events read in total (258476ms).
[13:43:47.204] <TB2>     INFO: 10702400 events read in total (287243ms).
[13:44:15.931] <TB2>     INFO: 11770800 events read in total (315970ms).
[13:44:44.585] <TB2>     INFO: 12842400 events read in total (344624ms).
[13:45:13.202] <TB2>     INFO: 13911800 events read in total (373241ms).
[13:45:41.870] <TB2>     INFO: 14980600 events read in total (401909ms).
[13:46:10.682] <TB2>     INFO: 16052800 events read in total (430721ms).
[13:46:39.459] <TB2>     INFO: 17121800 events read in total (459498ms).
[13:47:08.254] <TB2>     INFO: 18190400 events read in total (488293ms).
[13:47:36.951] <TB2>     INFO: 19263200 events read in total (516990ms).
[13:48:05.702] <TB2>     INFO: 20332000 events read in total (545741ms).
[13:48:34.332] <TB2>     INFO: 21402200 events read in total (574371ms).
[13:49:03.120] <TB2>     INFO: 22472800 events read in total (603160ms).
[13:49:31.830] <TB2>     INFO: 23541600 events read in total (631869ms).
[13:50:00.573] <TB2>     INFO: 24612800 events read in total (660612ms).
[13:50:29.285] <TB2>     INFO: 25683200 events read in total (689324ms).
[13:50:58.007] <TB2>     INFO: 26751400 events read in total (718046ms).
[13:51:26.762] <TB2>     INFO: 27823000 events read in total (746801ms).
[13:51:55.474] <TB2>     INFO: 28892600 events read in total (775513ms).
[13:52:24.295] <TB2>     INFO: 29961200 events read in total (804334ms).
[13:52:53.046] <TB2>     INFO: 31033800 events read in total (833085ms).
[13:53:21.767] <TB2>     INFO: 32102800 events read in total (861806ms).
[13:53:50.596] <TB2>     INFO: 33171200 events read in total (890635ms).
[13:54:19.360] <TB2>     INFO: 34244200 events read in total (919400ms).
[13:54:48.096] <TB2>     INFO: 35312800 events read in total (948135ms).
[13:55:16.859] <TB2>     INFO: 36381800 events read in total (976898ms).
[13:55:45.669] <TB2>     INFO: 37453400 events read in total (1005708ms).
[13:56:14.382] <TB2>     INFO: 38521600 events read in total (1034421ms).
[13:56:43.113] <TB2>     INFO: 39589600 events read in total (1063152ms).
[13:57:11.779] <TB2>     INFO: 40662000 events read in total (1091818ms).
[13:57:40.462] <TB2>     INFO: 41730600 events read in total (1120501ms).
[13:58:09.115] <TB2>     INFO: 42799200 events read in total (1149154ms).
[13:58:37.773] <TB2>     INFO: 43871000 events read in total (1177812ms).
[13:59:06.329] <TB2>     INFO: 44939000 events read in total (1206368ms).
[13:59:34.970] <TB2>     INFO: 46007400 events read in total (1235009ms).
[14:00:03.878] <TB2>     INFO: 47078600 events read in total (1263917ms).
[14:00:32.556] <TB2>     INFO: 48148200 events read in total (1292595ms).
[14:01:01.187] <TB2>     INFO: 49216200 events read in total (1321226ms).
[14:01:30.061] <TB2>     INFO: 50285600 events read in total (1350100ms).
[14:01:58.777] <TB2>     INFO: 51356000 events read in total (1378816ms).
[14:02:27.440] <TB2>     INFO: 52424000 events read in total (1407479ms).
[14:02:56.188] <TB2>     INFO: 53493000 events read in total (1436227ms).
[14:03:24.686] <TB2>     INFO: 54564200 events read in total (1464725ms).
[14:03:53.467] <TB2>     INFO: 55632600 events read in total (1493506ms).
[14:04:21.766] <TB2>     INFO: 56701000 events read in total (1521805ms).
[14:04:50.317] <TB2>     INFO: 57773400 events read in total (1550356ms).
[14:05:18.328] <TB2>     INFO: 58841600 events read in total (1578367ms).
[14:05:24.707] <TB2>     INFO: 59072000 events read in total (1584746ms).
[14:05:24.729] <TB2>     INFO: Test took 1585826ms.
[14:05:24.791] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:24.927] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:05:24.927] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:05:26.087] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:05:26.087] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:05:27.266] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:05:27.266] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:05:28.419] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:05:28.419] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:05:29.597] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:05:29.597] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:05:30.747] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:05:30.748] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:05:31.904] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:05:31.904] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:05:33.071] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:05:33.071] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:05:34.237] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:05:34.237] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:05:35.423] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:05:35.423] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:05:36.586] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:05:36.586] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:05:37.751] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:05:37.751] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:05:38.941] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:05:38.942] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:05:40.130] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:05:40.131] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:05:41.295] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:05:41.295] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:05:42.478] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:05:42.478] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:05:43.632] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 493895680
[14:05:43.661] <TB2>     INFO: PixTestScurves::scurves() done 
[14:05:43.661] <TB2>     INFO: Vcal mean:  35.10  35.12  35.09  35.05  35.02  35.12  35.09  35.10  35.08  35.14  35.07  35.12  35.10  35.11  35.08  35.11 
[14:05:43.661] <TB2>     INFO: Vcal RMS:    0.65   0.75   0.67   0.67   0.67   0.64   0.68   0.71   0.69   0.70   0.63   0.72   0.61   0.63   0.62   0.66 
[14:05:43.661] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:05:43.734] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:05:43.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:05:43.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:05:43.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:05:43.734] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:05:43.734] <TB2>     INFO: ######################################################################
[14:05:43.734] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:05:43.734] <TB2>     INFO: ######################################################################
[14:05:43.739] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:05:44.082] <TB2>     INFO: Expecting 41600 events.
[14:05:48.161] <TB2>     INFO: 41600 events read in total (3348ms).
[14:05:48.162] <TB2>     INFO: Test took 4423ms.
[14:05:48.170] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:48.170] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:05:48.170] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:05:48.179] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[14:05:48.179] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:05:48.180] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:05:48.180] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:05:48.518] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:05:48.863] <TB2>     INFO: Expecting 41600 events.
[14:05:52.993] <TB2>     INFO: 41600 events read in total (3415ms).
[14:05:52.994] <TB2>     INFO: Test took 4475ms.
[14:05:52.002] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:52.002] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:05:52.002] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:05:53.007] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.977
[14:05:53.007] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[14:05:53.007] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.445
[14:05:53.007] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,33] phvalue 187
[14:05:53.007] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.837
[14:05:53.007] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,12] phvalue 182
[14:05:53.008] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 199.464
[14:05:53.008] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,12] phvalue 199
[14:05:53.008] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.942
[14:05:53.008] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 187
[14:05:53.008] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.179
[14:05:53.008] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[14:05:53.008] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.863
[14:05:53.008] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,6] phvalue 171
[14:05:53.008] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.86
[14:05:53.008] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[14:05:53.008] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.567
[14:05:53.008] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 181
[14:05:53.009] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.568
[14:05:53.009] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[14:05:53.009] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.469
[14:05:53.009] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[14:05:53.009] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.716
[14:05:53.009] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 187
[14:05:53.009] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 201.562
[14:05:53.009] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 202
[14:05:53.009] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.088
[14:05:53.009] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 195
[14:05:53.009] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.509
[14:05:53.009] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 187
[14:05:53.010] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.252
[14:05:53.010] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[14:05:53.010] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:05:53.010] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:05:53.010] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:05:53.101] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:05:53.445] <TB2>     INFO: Expecting 41600 events.
[14:05:57.603] <TB2>     INFO: 41600 events read in total (3443ms).
[14:05:57.604] <TB2>     INFO: Test took 4503ms.
[14:05:57.612] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:57.612] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:05:57.612] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:05:57.616] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:05:57.617] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 62minph_roc = 8
[14:05:57.617] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.8583
[14:05:57.617] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 78
[14:05:57.618] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.695
[14:05:57.618] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 80
[14:05:57.618] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.9968
[14:05:57.618] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 78
[14:05:57.618] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 103.336
[14:05:57.618] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 104
[14:05:57.618] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 96.1864
[14:05:57.618] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 97
[14:05:57.618] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.9889
[14:05:57.618] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,67] phvalue 85
[14:05:57.618] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.7001
[14:05:57.618] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 69
[14:05:57.619] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.9123
[14:05:57.619] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,62] phvalue 77
[14:05:57.619] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.5994
[14:05:57.619] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 66
[14:05:57.619] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.2018
[14:05:57.619] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,14] phvalue 68
[14:05:57.619] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.2305
[14:05:57.619] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 73
[14:05:57.619] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.5323
[14:05:57.619] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 92
[14:05:57.620] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 100.733
[14:05:57.620] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [9 ,66] phvalue 101
[14:05:57.620] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 96.8287
[14:05:57.620] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,60] phvalue 97
[14:05:57.620] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.088
[14:05:57.620] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 79
[14:05:57.620] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.3979
[14:05:57.620] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,31] phvalue 67
[14:05:57.622] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 0 0
[14:05:58.024] <TB2>     INFO: Expecting 2560 events.
[14:05:58.982] <TB2>     INFO: 2560 events read in total (243ms).
[14:05:58.982] <TB2>     INFO: Test took 1360ms.
[14:05:58.982] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:05:58.983] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 1 1
[14:05:59.490] <TB2>     INFO: Expecting 2560 events.
[14:06:00.447] <TB2>     INFO: 2560 events read in total (242ms).
[14:06:00.447] <TB2>     INFO: Test took 1464ms.
[14:06:00.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:06:00.448] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 2 2
[14:06:00.956] <TB2>     INFO: Expecting 2560 events.
[14:06:01.913] <TB2>     INFO: 2560 events read in total (242ms).
[14:06:01.913] <TB2>     INFO: Test took 1465ms.
[14:06:01.913] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:06:01.914] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 3 3
[14:06:02.421] <TB2>     INFO: Expecting 2560 events.
[14:06:03.380] <TB2>     INFO: 2560 events read in total (244ms).
[14:06:03.381] <TB2>     INFO: Test took 1467ms.
[14:06:03.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:06:03.383] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 4 4
[14:06:03.888] <TB2>     INFO: Expecting 2560 events.
[14:06:04.844] <TB2>     INFO: 2560 events read in total (241ms).
[14:06:04.845] <TB2>     INFO: Test took 1462ms.
[14:06:04.845] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:06:04.845] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 67, 5 5
[14:06:05.352] <TB2>     INFO: Expecting 2560 events.
[14:06:06.311] <TB2>     INFO: 2560 events read in total (244ms).
[14:06:06.311] <TB2>     INFO: Test took 1466ms.
[14:06:06.312] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:06:06.312] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 6 6
[14:06:06.821] <TB2>     INFO: Expecting 2560 events.
[14:06:07.781] <TB2>     INFO: 2560 events read in total (245ms).
[14:06:07.781] <TB2>     INFO: Test took 1469ms.
[14:06:07.783] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:06:07.783] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 62, 7 7
[14:06:08.289] <TB2>     INFO: Expecting 2560 events.
[14:06:09.246] <TB2>     INFO: 2560 events read in total (242ms).
[14:06:09.247] <TB2>     INFO: Test took 1464ms.
[14:06:09.249] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:06:09.249] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 8 8
[14:06:09.754] <TB2>     INFO: Expecting 2560 events.
[14:06:10.712] <TB2>     INFO: 2560 events read in total (243ms).
[14:06:10.712] <TB2>     INFO: Test took 1464ms.
[14:06:10.713] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:06:10.713] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 14, 9 9
[14:06:11.220] <TB2>     INFO: Expecting 2560 events.
[14:06:12.178] <TB2>     INFO: 2560 events read in total (243ms).
[14:06:12.179] <TB2>     INFO: Test took 1466ms.
[14:06:12.179] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:06:12.179] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 10 10
[14:06:12.686] <TB2>     INFO: Expecting 2560 events.
[14:06:13.644] <TB2>     INFO: 2560 events read in total (243ms).
[14:06:13.644] <TB2>     INFO: Test took 1465ms.
[14:06:13.645] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:06:13.645] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 11 11
[14:06:14.152] <TB2>     INFO: Expecting 2560 events.
[14:06:15.112] <TB2>     INFO: 2560 events read in total (245ms).
[14:06:15.112] <TB2>     INFO: Test took 1467ms.
[14:06:15.112] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:06:15.113] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 9, 66, 12 12
[14:06:15.619] <TB2>     INFO: Expecting 2560 events.
[14:06:16.577] <TB2>     INFO: 2560 events read in total (243ms).
[14:06:16.577] <TB2>     INFO: Test took 1464ms.
[14:06:16.577] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:06:16.578] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 60, 13 13
[14:06:17.086] <TB2>     INFO: Expecting 2560 events.
[14:06:18.043] <TB2>     INFO: 2560 events read in total (242ms).
[14:06:18.043] <TB2>     INFO: Test took 1465ms.
[14:06:18.044] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:06:18.044] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 14 14
[14:06:18.552] <TB2>     INFO: Expecting 2560 events.
[14:06:19.509] <TB2>     INFO: 2560 events read in total (243ms).
[14:06:19.509] <TB2>     INFO: Test took 1465ms.
[14:06:19.510] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:06:19.510] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 31, 15 15
[14:06:20.018] <TB2>     INFO: Expecting 2560 events.
[14:06:20.975] <TB2>     INFO: 2560 events read in total (242ms).
[14:06:20.976] <TB2>     INFO: Test took 1466ms.
[14:06:20.976] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:06:20.976] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[14:06:20.976] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[14:06:20.976] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[14:06:20.976] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[14:06:20.976] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[14:06:20.976] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[14:06:20.976] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:06:20.976] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[14:06:20.976] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:06:20.976] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[14:06:20.976] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[14:06:20.976] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[14:06:20.976] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC12
[14:06:20.976] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC13
[14:06:20.976] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[14:06:20.976] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[14:06:20.980] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:06:21.485] <TB2>     INFO: Expecting 655360 events.
[14:06:33.259] <TB2>     INFO: 655360 events read in total (11058ms).
[14:06:33.271] <TB2>     INFO: Expecting 655360 events.
[14:06:44.772] <TB2>     INFO: 655360 events read in total (10939ms).
[14:06:44.787] <TB2>     INFO: Expecting 655360 events.
[14:06:56.197] <TB2>     INFO: 655360 events read in total (10840ms).
[14:06:56.219] <TB2>     INFO: Expecting 655360 events.
[14:07:07.882] <TB2>     INFO: 655360 events read in total (11101ms).
[14:07:07.907] <TB2>     INFO: Expecting 655360 events.
[14:07:19.526] <TB2>     INFO: 655360 events read in total (11072ms).
[14:07:19.554] <TB2>     INFO: Expecting 655360 events.
[14:07:31.261] <TB2>     INFO: 655360 events read in total (11152ms).
[14:07:31.293] <TB2>     INFO: Expecting 655360 events.
[14:07:42.953] <TB2>     INFO: 655360 events read in total (11118ms).
[14:07:42.989] <TB2>     INFO: Expecting 655360 events.
[14:07:54.619] <TB2>     INFO: 655360 events read in total (11086ms).
[14:07:54.662] <TB2>     INFO: Expecting 655360 events.
[14:08:06.353] <TB2>     INFO: 655360 events read in total (11164ms).
[14:08:06.398] <TB2>     INFO: Expecting 655360 events.
[14:08:18.100] <TB2>     INFO: 655360 events read in total (11166ms).
[14:08:18.149] <TB2>     INFO: Expecting 655360 events.
[14:08:29.850] <TB2>     INFO: 655360 events read in total (11169ms).
[14:08:29.904] <TB2>     INFO: Expecting 655360 events.
[14:08:41.570] <TB2>     INFO: 655360 events read in total (11140ms).
[14:08:41.627] <TB2>     INFO: Expecting 655360 events.
[14:08:53.376] <TB2>     INFO: 655360 events read in total (11222ms).
[14:08:53.438] <TB2>     INFO: Expecting 655360 events.
[14:09:05.161] <TB2>     INFO: 655360 events read in total (11196ms).
[14:09:05.228] <TB2>     INFO: Expecting 655360 events.
[14:09:16.939] <TB2>     INFO: 655360 events read in total (11184ms).
[14:09:17.012] <TB2>     INFO: Expecting 655360 events.
[14:09:28.731] <TB2>     INFO: 655360 events read in total (11192ms).
[14:09:28.805] <TB2>     INFO: Test took 187825ms.
[14:09:28.900] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:09:29.207] <TB2>     INFO: Expecting 655360 events.
[14:09:40.983] <TB2>     INFO: 655360 events read in total (11062ms).
[14:09:40.995] <TB2>     INFO: Expecting 655360 events.
[14:09:52.675] <TB2>     INFO: 655360 events read in total (11109ms).
[14:09:52.690] <TB2>     INFO: Expecting 655360 events.
[14:10:04.391] <TB2>     INFO: 655360 events read in total (11135ms).
[14:10:04.413] <TB2>     INFO: Expecting 655360 events.
[14:10:16.056] <TB2>     INFO: 655360 events read in total (11090ms).
[14:10:16.079] <TB2>     INFO: Expecting 655360 events.
[14:10:27.727] <TB2>     INFO: 655360 events read in total (11090ms).
[14:10:27.757] <TB2>     INFO: Expecting 655360 events.
[14:10:39.423] <TB2>     INFO: 655360 events read in total (11122ms).
[14:10:39.455] <TB2>     INFO: Expecting 655360 events.
[14:10:51.058] <TB2>     INFO: 655360 events read in total (11053ms).
[14:10:51.094] <TB2>     INFO: Expecting 655360 events.
[14:11:02.759] <TB2>     INFO: 655360 events read in total (11118ms).
[14:11:02.802] <TB2>     INFO: Expecting 655360 events.
[14:11:14.526] <TB2>     INFO: 655360 events read in total (11192ms).
[14:11:14.572] <TB2>     INFO: Expecting 655360 events.
[14:11:26.261] <TB2>     INFO: 655360 events read in total (11160ms).
[14:11:26.311] <TB2>     INFO: Expecting 655360 events.
[14:11:37.965] <TB2>     INFO: 655360 events read in total (11124ms).
[14:11:38.021] <TB2>     INFO: Expecting 655360 events.
[14:11:49.646] <TB2>     INFO: 655360 events read in total (11098ms).
[14:11:49.703] <TB2>     INFO: Expecting 655360 events.
[14:12:01.374] <TB2>     INFO: 655360 events read in total (11144ms).
[14:12:01.436] <TB2>     INFO: Expecting 655360 events.
[14:12:13.131] <TB2>     INFO: 655360 events read in total (11169ms).
[14:12:13.197] <TB2>     INFO: Expecting 655360 events.
[14:12:24.928] <TB2>     INFO: 655360 events read in total (11204ms).
[14:12:24.999] <TB2>     INFO: Expecting 655360 events.
[14:12:36.699] <TB2>     INFO: 655360 events read in total (11174ms).
[14:12:36.773] <TB2>     INFO: Test took 187873ms.
[14:12:36.948] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:12:36.949] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:12:36.949] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:12:36.949] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:12:36.949] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:12:36.950] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:12:36.950] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:12:36.950] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:12:36.950] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:12:36.950] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:12:36.950] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:12:36.951] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:12:36.951] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:12:36.951] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:12:36.951] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:12:36.952] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:12:36.952] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:12:36.952] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:12:36.952] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:12:36.953] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:12:36.953] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:12:36.953] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:12:36.953] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:12:36.954] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:12:36.954] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:12:36.954] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:12:36.954] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:12:36.955] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:12:36.955] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:12:36.955] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:12:36.955] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:12:36.956] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:12:36.956] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:12:36.963] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:12:36.970] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:12:36.977] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:12:36.984] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:12:36.991] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:12:36.998] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:12:37.005] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:12:37.012] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:12:37.019] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:12:37.026] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:12:37.033] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:12:37.040] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:12:37.047] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:12:37.054] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:12:37.061] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:12:37.067] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:12:37.075] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:12:37.103] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C0.dat
[14:12:37.103] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C1.dat
[14:12:37.103] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C2.dat
[14:12:37.103] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C3.dat
[14:12:37.103] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C4.dat
[14:12:37.103] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C5.dat
[14:12:37.104] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C6.dat
[14:12:37.104] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C7.dat
[14:12:37.104] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C8.dat
[14:12:37.104] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C9.dat
[14:12:37.104] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C10.dat
[14:12:37.104] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C11.dat
[14:12:37.104] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C12.dat
[14:12:37.104] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C13.dat
[14:12:37.104] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C14.dat
[14:12:37.105] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C15.dat
[14:12:37.451] <TB2>     INFO: Expecting 41600 events.
[14:12:41.290] <TB2>     INFO: 41600 events read in total (3124ms).
[14:12:41.290] <TB2>     INFO: Test took 4183ms.
[14:12:41.945] <TB2>     INFO: Expecting 41600 events.
[14:12:45.803] <TB2>     INFO: 41600 events read in total (3143ms).
[14:12:45.804] <TB2>     INFO: Test took 4210ms.
[14:12:46.455] <TB2>     INFO: Expecting 41600 events.
[14:12:50.289] <TB2>     INFO: 41600 events read in total (3119ms).
[14:12:50.290] <TB2>     INFO: Test took 4180ms.
[14:12:50.595] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:50.727] <TB2>     INFO: Expecting 2560 events.
[14:12:51.684] <TB2>     INFO: 2560 events read in total (243ms).
[14:12:51.684] <TB2>     INFO: Test took 1090ms.
[14:12:51.688] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:52.194] <TB2>     INFO: Expecting 2560 events.
[14:12:53.151] <TB2>     INFO: 2560 events read in total (243ms).
[14:12:53.152] <TB2>     INFO: Test took 1465ms.
[14:12:53.154] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:53.661] <TB2>     INFO: Expecting 2560 events.
[14:12:54.620] <TB2>     INFO: 2560 events read in total (244ms).
[14:12:54.621] <TB2>     INFO: Test took 1467ms.
[14:12:54.623] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:55.129] <TB2>     INFO: Expecting 2560 events.
[14:12:56.089] <TB2>     INFO: 2560 events read in total (245ms).
[14:12:56.089] <TB2>     INFO: Test took 1466ms.
[14:12:56.091] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:56.598] <TB2>     INFO: Expecting 2560 events.
[14:12:57.557] <TB2>     INFO: 2560 events read in total (244ms).
[14:12:57.558] <TB2>     INFO: Test took 1467ms.
[14:12:57.560] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:58.066] <TB2>     INFO: Expecting 2560 events.
[14:12:59.025] <TB2>     INFO: 2560 events read in total (242ms).
[14:12:59.025] <TB2>     INFO: Test took 1465ms.
[14:12:59.027] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:12:59.534] <TB2>     INFO: Expecting 2560 events.
[14:13:00.493] <TB2>     INFO: 2560 events read in total (244ms).
[14:13:00.493] <TB2>     INFO: Test took 1466ms.
[14:13:00.495] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:13:00.003] <TB2>     INFO: Expecting 2560 events.
[14:13:01.961] <TB2>     INFO: 2560 events read in total (243ms).
[14:13:01.961] <TB2>     INFO: Test took 1466ms.
[14:13:01.963] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:13:02.470] <TB2>     INFO: Expecting 2560 events.
[14:13:03.429] <TB2>     INFO: 2560 events read in total (244ms).
[14:13:03.430] <TB2>     INFO: Test took 1467ms.
[14:13:03.432] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:13:03.938] <TB2>     INFO: Expecting 2560 events.
[14:13:04.895] <TB2>     INFO: 2560 events read in total (242ms).
[14:13:04.896] <TB2>     INFO: Test took 1464ms.
[14:13:04.900] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:13:05.406] <TB2>     INFO: Expecting 2560 events.
[14:13:06.365] <TB2>     INFO: 2560 events read in total (245ms).
[14:13:06.365] <TB2>     INFO: Test took 1465ms.
[14:13:06.367] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:13:06.874] <TB2>     INFO: Expecting 2560 events.
[14:13:07.834] <TB2>     INFO: 2560 events read in total (245ms).
[14:13:07.834] <TB2>     INFO: Test took 1467ms.
[14:13:07.838] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:13:08.343] <TB2>     INFO: Expecting 2560 events.
[14:13:09.300] <TB2>     INFO: 2560 events read in total (242ms).
[14:13:09.301] <TB2>     INFO: Test took 1463ms.
[14:13:09.303] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:13:09.809] <TB2>     INFO: Expecting 2560 events.
[14:13:10.770] <TB2>     INFO: 2560 events read in total (246ms).
[14:13:10.771] <TB2>     INFO: Test took 1468ms.
[14:13:10.773] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:13:11.279] <TB2>     INFO: Expecting 2560 events.
[14:13:12.238] <TB2>     INFO: 2560 events read in total (244ms).
[14:13:12.238] <TB2>     INFO: Test took 1465ms.
[14:13:12.241] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:13:12.747] <TB2>     INFO: Expecting 2560 events.
[14:13:13.706] <TB2>     INFO: 2560 events read in total (244ms).
[14:13:13.706] <TB2>     INFO: Test took 1466ms.
[14:13:13.709] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:13:14.216] <TB2>     INFO: Expecting 2560 events.
[14:13:15.173] <TB2>     INFO: 2560 events read in total (242ms).
[14:13:15.173] <TB2>     INFO: Test took 1465ms.
[14:13:15.176] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:13:15.682] <TB2>     INFO: Expecting 2560 events.
[14:13:16.640] <TB2>     INFO: 2560 events read in total (244ms).
[14:13:16.641] <TB2>     INFO: Test took 1466ms.
[14:13:16.643] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:13:17.150] <TB2>     INFO: Expecting 2560 events.
[14:13:18.107] <TB2>     INFO: 2560 events read in total (243ms).
[14:13:18.107] <TB2>     INFO: Test took 1464ms.
[14:13:18.109] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:13:18.615] <TB2>     INFO: Expecting 2560 events.
[14:13:19.574] <TB2>     INFO: 2560 events read in total (244ms).
[14:13:19.574] <TB2>     INFO: Test took 1465ms.
[14:13:19.576] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:13:20.084] <TB2>     INFO: Expecting 2560 events.
[14:13:21.044] <TB2>     INFO: 2560 events read in total (246ms).
[14:13:21.044] <TB2>     INFO: Test took 1468ms.
[14:13:21.046] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:13:21.553] <TB2>     INFO: Expecting 2560 events.
[14:13:22.512] <TB2>     INFO: 2560 events read in total (245ms).
[14:13:22.513] <TB2>     INFO: Test took 1467ms.
[14:13:22.515] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:13:23.022] <TB2>     INFO: Expecting 2560 events.
[14:13:23.981] <TB2>     INFO: 2560 events read in total (244ms).
[14:13:23.981] <TB2>     INFO: Test took 1466ms.
[14:13:23.983] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:13:24.489] <TB2>     INFO: Expecting 2560 events.
[14:13:25.447] <TB2>     INFO: 2560 events read in total (243ms).
[14:13:25.448] <TB2>     INFO: Test took 1465ms.
[14:13:25.450] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:13:25.956] <TB2>     INFO: Expecting 2560 events.
[14:13:26.913] <TB2>     INFO: 2560 events read in total (242ms).
[14:13:26.914] <TB2>     INFO: Test took 1464ms.
[14:13:26.916] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:13:27.422] <TB2>     INFO: Expecting 2560 events.
[14:13:28.380] <TB2>     INFO: 2560 events read in total (243ms).
[14:13:28.380] <TB2>     INFO: Test took 1464ms.
[14:13:28.383] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:13:28.889] <TB2>     INFO: Expecting 2560 events.
[14:13:29.849] <TB2>     INFO: 2560 events read in total (245ms).
[14:13:29.850] <TB2>     INFO: Test took 1468ms.
[14:13:29.852] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:13:30.359] <TB2>     INFO: Expecting 2560 events.
[14:13:31.319] <TB2>     INFO: 2560 events read in total (246ms).
[14:13:31.319] <TB2>     INFO: Test took 1467ms.
[14:13:31.321] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:13:31.828] <TB2>     INFO: Expecting 2560 events.
[14:13:32.788] <TB2>     INFO: 2560 events read in total (245ms).
[14:13:32.789] <TB2>     INFO: Test took 1468ms.
[14:13:32.791] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:13:33.298] <TB2>     INFO: Expecting 2560 events.
[14:13:34.253] <TB2>     INFO: 2560 events read in total (240ms).
[14:13:34.253] <TB2>     INFO: Test took 1462ms.
[14:13:34.255] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:13:34.763] <TB2>     INFO: Expecting 2560 events.
[14:13:35.721] <TB2>     INFO: 2560 events read in total (243ms).
[14:13:35.722] <TB2>     INFO: Test took 1467ms.
[14:13:35.724] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:13:36.230] <TB2>     INFO: Expecting 2560 events.
[14:13:37.190] <TB2>     INFO: 2560 events read in total (244ms).
[14:13:37.190] <TB2>     INFO: Test took 1467ms.
[14:13:38.208] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[14:13:38.208] <TB2>     INFO: PH scale (per ROC):    79  80  79  79  78  85  79  79  81  81  80  69  83  81  85  78
[14:13:38.208] <TB2>     INFO: PH offset (per ROC):  170 167 171 147 152 159 177 171 176 176 173 162 147 149 165 178
[14:13:38.389] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:13:38.392] <TB2>     INFO: ######################################################################
[14:13:38.392] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:13:38.392] <TB2>     INFO: ######################################################################
[14:13:38.392] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:13:38.405] <TB2>     INFO: scanning low vcal = 10
[14:13:38.747] <TB2>     INFO: Expecting 41600 events.
[14:13:42.469] <TB2>     INFO: 41600 events read in total (3007ms).
[14:13:42.469] <TB2>     INFO: Test took 4064ms.
[14:13:42.471] <TB2>     INFO: scanning low vcal = 20
[14:13:42.977] <TB2>     INFO: Expecting 41600 events.
[14:13:46.709] <TB2>     INFO: 41600 events read in total (3017ms).
[14:13:46.710] <TB2>     INFO: Test took 4239ms.
[14:13:46.712] <TB2>     INFO: scanning low vcal = 30
[14:13:47.218] <TB2>     INFO: Expecting 41600 events.
[14:13:50.944] <TB2>     INFO: 41600 events read in total (3011ms).
[14:13:50.944] <TB2>     INFO: Test took 4232ms.
[14:13:50.947] <TB2>     INFO: scanning low vcal = 40
[14:13:51.450] <TB2>     INFO: Expecting 41600 events.
[14:13:55.683] <TB2>     INFO: 41600 events read in total (3519ms).
[14:13:55.684] <TB2>     INFO: Test took 4737ms.
[14:13:55.687] <TB2>     INFO: scanning low vcal = 50
[14:13:56.110] <TB2>     INFO: Expecting 41600 events.
[14:14:00.344] <TB2>     INFO: 41600 events read in total (3519ms).
[14:14:00.345] <TB2>     INFO: Test took 4658ms.
[14:14:00.348] <TB2>     INFO: scanning low vcal = 60
[14:14:00.773] <TB2>     INFO: Expecting 41600 events.
[14:14:05.007] <TB2>     INFO: 41600 events read in total (3519ms).
[14:14:05.008] <TB2>     INFO: Test took 4660ms.
[14:14:05.013] <TB2>     INFO: scanning low vcal = 70
[14:14:05.433] <TB2>     INFO: Expecting 41600 events.
[14:14:09.696] <TB2>     INFO: 41600 events read in total (3547ms).
[14:14:09.696] <TB2>     INFO: Test took 4684ms.
[14:14:09.699] <TB2>     INFO: scanning low vcal = 80
[14:14:10.097] <TB2>     INFO: Expecting 41600 events.
[14:14:14.342] <TB2>     INFO: 41600 events read in total (3530ms).
[14:14:14.343] <TB2>     INFO: Test took 4644ms.
[14:14:14.346] <TB2>     INFO: scanning low vcal = 90
[14:14:14.772] <TB2>     INFO: Expecting 41600 events.
[14:14:19.010] <TB2>     INFO: 41600 events read in total (3524ms).
[14:14:19.011] <TB2>     INFO: Test took 4665ms.
[14:14:19.015] <TB2>     INFO: scanning low vcal = 100
[14:14:19.439] <TB2>     INFO: Expecting 41600 events.
[14:14:23.806] <TB2>     INFO: 41600 events read in total (3652ms).
[14:14:23.806] <TB2>     INFO: Test took 4791ms.
[14:14:23.809] <TB2>     INFO: scanning low vcal = 110
[14:14:24.235] <TB2>     INFO: Expecting 41600 events.
[14:14:28.471] <TB2>     INFO: 41600 events read in total (3521ms).
[14:14:28.472] <TB2>     INFO: Test took 4663ms.
[14:14:28.476] <TB2>     INFO: scanning low vcal = 120
[14:14:28.900] <TB2>     INFO: Expecting 41600 events.
[14:14:33.153] <TB2>     INFO: 41600 events read in total (3538ms).
[14:14:33.154] <TB2>     INFO: Test took 4678ms.
[14:14:33.157] <TB2>     INFO: scanning low vcal = 130
[14:14:33.580] <TB2>     INFO: Expecting 41600 events.
[14:14:37.833] <TB2>     INFO: 41600 events read in total (3539ms).
[14:14:37.833] <TB2>     INFO: Test took 4676ms.
[14:14:37.836] <TB2>     INFO: scanning low vcal = 140
[14:14:38.257] <TB2>     INFO: Expecting 41600 events.
[14:14:42.510] <TB2>     INFO: 41600 events read in total (3538ms).
[14:14:42.510] <TB2>     INFO: Test took 4675ms.
[14:14:42.514] <TB2>     INFO: scanning low vcal = 150
[14:14:42.936] <TB2>     INFO: Expecting 41600 events.
[14:14:47.189] <TB2>     INFO: 41600 events read in total (3538ms).
[14:14:47.189] <TB2>     INFO: Test took 4675ms.
[14:14:47.192] <TB2>     INFO: scanning low vcal = 160
[14:14:47.614] <TB2>     INFO: Expecting 41600 events.
[14:14:51.882] <TB2>     INFO: 41600 events read in total (3553ms).
[14:14:51.883] <TB2>     INFO: Test took 4691ms.
[14:14:51.886] <TB2>     INFO: scanning low vcal = 170
[14:14:52.305] <TB2>     INFO: Expecting 41600 events.
[14:14:56.568] <TB2>     INFO: 41600 events read in total (3548ms).
[14:14:56.569] <TB2>     INFO: Test took 4683ms.
[14:14:56.573] <TB2>     INFO: scanning low vcal = 180
[14:14:56.994] <TB2>     INFO: Expecting 41600 events.
[14:15:01.249] <TB2>     INFO: 41600 events read in total (3540ms).
[14:15:01.250] <TB2>     INFO: Test took 4677ms.
[14:15:01.253] <TB2>     INFO: scanning low vcal = 190
[14:15:01.675] <TB2>     INFO: Expecting 41600 events.
[14:15:05.939] <TB2>     INFO: 41600 events read in total (3549ms).
[14:15:05.939] <TB2>     INFO: Test took 4686ms.
[14:15:05.943] <TB2>     INFO: scanning low vcal = 200
[14:15:06.364] <TB2>     INFO: Expecting 41600 events.
[14:15:10.618] <TB2>     INFO: 41600 events read in total (3539ms).
[14:15:10.619] <TB2>     INFO: Test took 4676ms.
[14:15:10.624] <TB2>     INFO: scanning low vcal = 210
[14:15:11.044] <TB2>     INFO: Expecting 41600 events.
[14:15:15.308] <TB2>     INFO: 41600 events read in total (3549ms).
[14:15:15.308] <TB2>     INFO: Test took 4684ms.
[14:15:15.311] <TB2>     INFO: scanning low vcal = 220
[14:15:15.733] <TB2>     INFO: Expecting 41600 events.
[14:15:19.983] <TB2>     INFO: 41600 events read in total (3534ms).
[14:15:19.984] <TB2>     INFO: Test took 4673ms.
[14:15:19.987] <TB2>     INFO: scanning low vcal = 230
[14:15:20.412] <TB2>     INFO: Expecting 41600 events.
[14:15:24.649] <TB2>     INFO: 41600 events read in total (3522ms).
[14:15:24.650] <TB2>     INFO: Test took 4663ms.
[14:15:24.653] <TB2>     INFO: scanning low vcal = 240
[14:15:25.076] <TB2>     INFO: Expecting 41600 events.
[14:15:29.288] <TB2>     INFO: 41600 events read in total (3497ms).
[14:15:29.289] <TB2>     INFO: Test took 4636ms.
[14:15:29.293] <TB2>     INFO: scanning low vcal = 250
[14:15:29.717] <TB2>     INFO: Expecting 41600 events.
[14:15:33.932] <TB2>     INFO: 41600 events read in total (3500ms).
[14:15:33.933] <TB2>     INFO: Test took 4640ms.
[14:15:33.937] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:15:34.362] <TB2>     INFO: Expecting 41600 events.
[14:15:38.582] <TB2>     INFO: 41600 events read in total (3505ms).
[14:15:38.583] <TB2>     INFO: Test took 4646ms.
[14:15:38.586] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:15:39.011] <TB2>     INFO: Expecting 41600 events.
[14:15:43.223] <TB2>     INFO: 41600 events read in total (3497ms).
[14:15:43.224] <TB2>     INFO: Test took 4638ms.
[14:15:43.227] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:15:43.654] <TB2>     INFO: Expecting 41600 events.
[14:15:47.866] <TB2>     INFO: 41600 events read in total (3497ms).
[14:15:47.867] <TB2>     INFO: Test took 4640ms.
[14:15:47.870] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:15:48.296] <TB2>     INFO: Expecting 41600 events.
[14:15:52.501] <TB2>     INFO: 41600 events read in total (3490ms).
[14:15:52.502] <TB2>     INFO: Test took 4632ms.
[14:15:52.507] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:15:52.930] <TB2>     INFO: Expecting 41600 events.
[14:15:57.141] <TB2>     INFO: 41600 events read in total (3495ms).
[14:15:57.141] <TB2>     INFO: Test took 4634ms.
[14:15:57.697] <TB2>     INFO: PixTestGainPedestal::measure() done 
[14:15:57.701] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:15:57.702] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:15:57.702] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:15:57.702] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:15:57.704] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:15:57.704] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:15:57.705] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:15:57.705] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:15:57.705] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:15:57.705] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:15:57.705] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:15:57.705] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:15:57.706] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:15:57.706] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:15:57.706] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:15:57.706] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:16:36.157] <TB2>     INFO: PixTestGainPedestal::fit() done
[14:16:36.157] <TB2>     INFO: non-linearity mean:  0.962 0.956 0.960 0.959 0.960 0.958 0.960 0.960 0.960 0.959 0.958 0.959 0.954 0.957 0.956 0.954
[14:16:36.157] <TB2>     INFO: non-linearity RMS:   0.005 0.005 0.005 0.006 0.006 0.005 0.006 0.006 0.005 0.004 0.006 0.006 0.006 0.006 0.005 0.006
[14:16:36.158] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:16:36.184] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:16:36.207] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:16:36.229] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:16:36.252] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:16:36.274] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:16:36.297] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:16:36.319] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:16:36.341] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:16:36.364] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:16:36.386] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:16:36.409] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:16:36.431] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:16:36.454] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:16:36.476] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:16:36.499] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-36_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:16:36.521] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[14:16:36.521] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:16:36.528] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:16:36.528] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:16:36.531] <TB2>     INFO: ######################################################################
[14:16:36.531] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:16:36.531] <TB2>     INFO: ######################################################################
[14:16:36.537] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:16:36.549] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:16:36.549] <TB2>     INFO:     run 1 of 1
[14:16:36.550] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:36.893] <TB2>     INFO: Expecting 3120000 events.
[14:17:26.159] <TB2>     INFO: 1259015 events read in total (48551ms).
[14:18:14.381] <TB2>     INFO: 2512530 events read in total (96773ms).
[14:18:38.272] <TB2>     INFO: 3120000 events read in total (120664ms).
[14:18:38.317] <TB2>     INFO: Test took 121767ms.
[14:18:38.399] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:38.543] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:40.098] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:41.586] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:42.994] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:44.411] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:45.810] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:47.201] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:48.721] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:50.282] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:51.821] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:53.375] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:54.850] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:56.383] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:57.868] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:59.323] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:00.941] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:02.507] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 412397568
[14:19:02.537] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:19:02.537] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.4224, RMS = 1.8318
[14:19:02.537] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[14:19:02.537] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:19:02.537] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.2009, RMS = 1.66155
[14:19:02.537] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[14:19:02.538] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:19:02.538] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.2945, RMS = 2.05437
[14:19:02.538] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[14:19:02.538] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:19:02.538] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.0706, RMS = 1.9563
[14:19:02.538] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:19:02.540] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:19:02.540] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.7221, RMS = 1.01565
[14:19:02.540] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:19:02.540] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:19:02.540] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.844, RMS = 1.39266
[14:19:02.540] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:19:02.541] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:19:02.541] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3327, RMS = 1.17332
[14:19:02.541] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:19:02.541] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:19:02.541] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.992, RMS = 1.50692
[14:19:02.541] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:19:02.542] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:19:02.542] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.8904, RMS = 1.33715
[14:19:02.542] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:19:02.542] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:19:02.542] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.9116, RMS = 1.79394
[14:19:02.542] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[14:19:02.543] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:19:02.543] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.8027, RMS = 1.64695
[14:19:02.543] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:19:02.543] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:19:02.543] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.7635, RMS = 2.29474
[14:19:02.543] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:19:02.545] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:19:02.545] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.5759, RMS = 1.69782
[14:19:02.545] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:19:02.545] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:19:02.545] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7023, RMS = 1.15713
[14:19:02.545] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:19:02.546] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:19:02.546] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.432, RMS = 1.40309
[14:19:02.546] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[14:19:02.546] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:19:02.546] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.7933, RMS = 1.83571
[14:19:02.546] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[14:19:02.547] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:19:02.547] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.7813, RMS = 1.68463
[14:19:02.547] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[14:19:02.547] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:19:02.547] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.6682, RMS = 1.71311
[14:19:02.547] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[14:19:02.548] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:19:02.548] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.6814, RMS = 1.67452
[14:19:02.549] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[14:19:02.549] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:19:02.549] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.9106, RMS = 1.13295
[14:19:02.549] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:19:02.550] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:19:02.550] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7044, RMS = 1.3198
[14:19:02.550] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:19:02.550] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:19:02.550] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.0428, RMS = 2.03851
[14:19:02.550] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:19:02.551] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:19:02.551] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.1671, RMS = 1.79976
[14:19:02.551] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[14:19:02.551] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:19:02.551] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.8048, RMS = 1.37549
[14:19:02.551] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:19:02.552] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:19:02.552] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6166, RMS = 0.901688
[14:19:02.552] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:19:02.552] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:19:02.552] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.238, RMS = 1.1894
[14:19:02.552] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:19:02.553] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:19:02.553] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1923, RMS = 0.822925
[14:19:02.553] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:19:02.554] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:19:02.554] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.2997, RMS = 1.29113
[14:19:02.554] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:19:02.555] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:19:02.555] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 95.6266, RMS = 0.109916
[14:19:02.555] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[14:19:02.555] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:19:02.555] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 92.4716, RMS = 1.76639
[14:19:02.555] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 102
[14:19:02.556] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:19:02.556] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 95.5695, RMS = 1.3936
[14:19:02.556] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 103
[14:19:02.556] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:19:02.556] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 91.0019, RMS = 1.85974
[14:19:02.556] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[14:19:02.559] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[14:19:02.559] <TB2>     INFO: number of dead bumps (per ROC):     0    1    0    0    0    0    3    0    0    0    0    0    1    1 1802    0
[14:19:02.559] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:19:02.655] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:19:02.655] <TB2>     INFO: enter test to run
[14:19:02.655] <TB2>     INFO:   test:  no parameter change
[14:19:02.655] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 401.1mA
[14:19:02.656] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 459mA
[14:19:02.656] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.2 C
[14:19:02.656] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:19:03.110] <TB2>    QUIET: Connection to board 141 closed.
[14:19:03.112] <TB2>     INFO: pXar: this is the end, my friend
[14:19:03.112] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
