Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 22 19:30:30 2024
| Host         : anon running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SevenSegmentDisplay_timing_summary_routed.rpt -pb SevenSegmentDisplay_timing_summary_routed.pb -rpx SevenSegmentDisplay_timing_summary_routed.rpx -warn_on_violation
| Design       : SevenSegmentDisplay
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   11          
TIMING-20  Warning   Non-clocked latch               4           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (15)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: count_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.691        0.000                      0                    2        0.697        0.000                      0                    2        4.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.691        0.000                      0                    2        0.697        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.697ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.691ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.580ns (25.184%)  route 1.723ns (74.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.721     5.324    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  count_reg[0]/Q
                         net (fo=9, routed)           1.723     7.503    count[0]
    SLICE_X0Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.627 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     7.627    count[0]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.601    15.024    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.300    15.324    
                         clock uncertainty           -0.035    15.288    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.029    15.317    count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -7.627    
  -------------------------------------------------------------------
                         slack                                  7.691    

Slack (MET) :             7.709ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.608ns (26.083%)  route 1.723ns (73.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.721     5.324    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  count_reg[0]/Q
                         net (fo=9, routed)           1.723     7.503    count[0]
    SLICE_X0Y87          LUT5 (Prop_lut5_I4_O)        0.152     7.655 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     7.655    count[1]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.601    15.024    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.300    15.324    
                         clock uncertainty           -0.035    15.288    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.075    15.363    count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.363    
                         arrival time                          -7.655    
  -------------------------------------------------------------------
                         slack                                  7.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.228ns (28.371%)  route 0.576ns (71.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.601     1.520    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.128     1.648 r  count_reg[1]/Q
                         net (fo=10, routed)          0.576     2.224    count[1]
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.100     2.324 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.324    count[1]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.873     2.038    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.107     1.627    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.227ns (28.282%)  route 0.576ns (71.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.601     1.520    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.128     1.648 f  count_reg[1]/Q
                         net (fo=10, routed)          0.576     2.224    count[1]
    SLICE_X0Y87          LUT5 (Prop_lut5_I3_O)        0.099     2.323 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.323    count[0]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.873     2.038    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.091     1.611    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.712    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     count_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displayValueAtCount_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.409ns  (logic 4.466ns (53.112%)  route 3.943ns (46.888%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          LDCE                         0.000     0.000 r  displayValueAtCount_reg[1]/G
    SLICE_X0Y76          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  displayValueAtCount_reg[1]/Q
                         net (fo=7, routed)           0.896     1.455    displayValueAtCount[1]
    SLICE_X0Y76          LUT4 (Prop_lut4_I3_O)        0.149     1.604 r  segmentOutLED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.047     4.651    segmentOutLED_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758     8.409 r  segmentOutLED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.409    segmentOutLED[3]
    K13                                                               r  segmentOutLED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayValueAtCount_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.872ns  (logic 4.474ns (56.839%)  route 3.398ns (43.161%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          LDCE                         0.000     0.000 r  displayValueAtCount_reg[3]/G
    SLICE_X0Y76          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  displayValueAtCount_reg[3]/Q
                         net (fo=7, routed)           0.703     1.262    displayValueAtCount[3]
    SLICE_X1Y76          LUT4 (Prop_lut4_I0_O)        0.152     1.414 r  segmentOutLED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.694     4.109    segmentOutLED_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.763     7.872 r  segmentOutLED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.872    segmentOutLED[5]
    R10                                                               r  segmentOutLED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayValueAtCount_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.480ns  (logic 4.260ns (56.950%)  route 3.220ns (43.050%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          LDCE                         0.000     0.000 r  displayValueAtCount_reg[0]/G
    SLICE_X0Y76          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  displayValueAtCount_reg[0]/Q
                         net (fo=7, routed)           0.704     1.263    displayValueAtCount[0]
    SLICE_X1Y76          LUT4 (Prop_lut4_I2_O)        0.124     1.387 r  segmentOutLED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.516     3.903    segmentOutLED_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.480 r  segmentOutLED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.480    segmentOutLED[6]
    T10                                                               r  segmentOutLED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayValueAtCount_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.421ns  (logic 4.450ns (59.968%)  route 2.971ns (40.032%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          LDCE                         0.000     0.000 r  displayValueAtCount_reg[3]/G
    SLICE_X0Y76          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  displayValueAtCount_reg[3]/Q
                         net (fo=7, routed)           0.701     1.260    displayValueAtCount[3]
    SLICE_X1Y76          LUT4 (Prop_lut4_I0_O)        0.152     1.412 r  segmentOutLED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.270     3.682    segmentOutLED_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739     7.421 r  segmentOutLED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.421    segmentOutLED[0]
    L18                                                               r  segmentOutLED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayValueAtCount_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.182ns  (logic 4.176ns (58.149%)  route 3.006ns (41.851%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          LDCE                         0.000     0.000 r  displayValueAtCount_reg[3]/G
    SLICE_X0Y76          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  displayValueAtCount_reg[3]/Q
                         net (fo=7, routed)           0.703     1.262    displayValueAtCount[3]
    SLICE_X1Y76          LUT4 (Prop_lut4_I0_O)        0.124     1.386 r  segmentOutLED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.302     3.689    segmentOutLED_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.182 r  segmentOutLED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.182    segmentOutLED[4]
    K16                                                               r  segmentOutLED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayValueAtCount_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.057ns  (logic 4.244ns (60.135%)  route 2.813ns (39.865%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          LDCE                         0.000     0.000 r  displayValueAtCount_reg[3]/G
    SLICE_X0Y76          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  displayValueAtCount_reg[3]/Q
                         net (fo=7, routed)           0.701     1.260    displayValueAtCount[3]
    SLICE_X1Y76          LUT4 (Prop_lut4_I0_O)        0.124     1.384 r  segmentOutLED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.112     3.496    segmentOutLED_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     7.057 r  segmentOutLED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.057    segmentOutLED[1]
    T11                                                               r  segmentOutLED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayValueAtCount_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.995ns  (logic 4.217ns (60.280%)  route 2.778ns (39.720%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          LDCE                         0.000     0.000 r  displayValueAtCount_reg[1]/G
    SLICE_X0Y76          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  displayValueAtCount_reg[1]/Q
                         net (fo=7, routed)           0.896     1.455    displayValueAtCount[1]
    SLICE_X0Y76          LUT4 (Prop_lut4_I1_O)        0.124     1.579 r  segmentOutLED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.883     3.461    segmentOutLED_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     6.995 r  segmentOutLED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.995    segmentOutLED[2]
    P15                                                               r  segmentOutLED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayValue1[1]
                            (input port)
  Destination:            displayValueAtCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.171ns  (logic 1.119ns (18.134%)  route 5.052ns (81.866%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  displayValue1[1] (IN)
                         net (fo=0)                   0.000     0.000    displayValue1[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  displayValue1_IBUF[1]_inst/O
                         net (fo=1, routed)           4.669     5.636    displayValue1_IBUF[1]
    SLICE_X0Y76          LUT5 (Prop_lut5_I2_O)        0.152     5.788 r  displayValueAtCount_reg[1]_i_1/O
                         net (fo=1, routed)           0.382     6.171    displayValueAtCount_reg[1]_i_1_n_0
    SLICE_X0Y76          LDCE                                         r  displayValueAtCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayValue2[2]
                            (input port)
  Destination:            displayValueAtCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.062ns  (logic 1.620ns (26.719%)  route 4.442ns (73.281%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  displayValue2[2] (IN)
                         net (fo=0)                   0.000     0.000    displayValue2[2]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  displayValue2_IBUF[2]_inst/O
                         net (fo=1, routed)           4.442     5.909    displayValue2_IBUF[2]
    SLICE_X0Y76          LUT5 (Prop_lut5_I0_O)        0.153     6.062 r  displayValueAtCount_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.062    displayValueAtCount_reg[2]_i_1_n_0
    SLICE_X0Y76          LDCE                                         r  displayValueAtCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayValue2[3]
                            (input port)
  Destination:            displayValueAtCount_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.099ns  (logic 1.626ns (39.673%)  route 2.473ns (60.327%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  displayValue2[3] (IN)
                         net (fo=0)                   0.000     0.000    displayValue2[3]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  displayValue2_IBUF[3]_inst/O
                         net (fo=1, routed)           1.949     3.451    displayValue2_IBUF[3]
    SLICE_X0Y77          LUT5 (Prop_lut5_I0_O)        0.124     3.575 r  displayValueAtCount_reg[3]_i_1/O
                         net (fo=1, routed)           0.523     4.099    displayValueAtCount_reg[3]_i_1_n_0
    SLICE_X0Y76          LDCE                                         r  displayValueAtCount_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displayValue0[2]
                            (input port)
  Destination:            displayValueAtCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.829ns  (logic 0.304ns (36.711%)  route 0.525ns (63.289%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  displayValue0[2] (IN)
                         net (fo=0)                   0.000     0.000    displayValue0[2]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  displayValue0_IBUF[2]_inst/O
                         net (fo=1, routed)           0.525     0.785    displayValue0_IBUF[2]
    SLICE_X0Y76          LUT5 (Prop_lut5_I3_O)        0.044     0.829 r  displayValueAtCount_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.829    displayValueAtCount_reg[2]_i_1_n_0
    SLICE_X0Y76          LDCE                                         r  displayValueAtCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayValue1[0]
                            (input port)
  Destination:            displayValueAtCount_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.924ns  (logic 0.295ns (31.922%)  route 0.629ns (68.078%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  displayValue1[0] (IN)
                         net (fo=0)                   0.000     0.000    displayValue1[0]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  displayValue1_IBUF[0]_inst/O
                         net (fo=1, routed)           0.507     0.757    displayValue1_IBUF[0]
    SLICE_X0Y76          LUT5 (Prop_lut5_I2_O)        0.045     0.802 r  displayValueAtCount_reg[0]_i_1/O
                         net (fo=1, routed)           0.122     0.924    displayValueAtCount_reg[0]_i_1_n_0
    SLICE_X0Y76          LDCE                                         r  displayValueAtCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayValue0[1]
                            (input port)
  Destination:            displayValueAtCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.998ns  (logic 0.307ns (30.768%)  route 0.691ns (69.232%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  displayValue0[1] (IN)
                         net (fo=0)                   0.000     0.000    displayValue0[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  displayValue0_IBUF[1]_inst/O
                         net (fo=1, routed)           0.571     0.837    displayValue0_IBUF[1]
    SLICE_X0Y76          LUT5 (Prop_lut5_I3_O)        0.042     0.879 r  displayValueAtCount_reg[1]_i_1/O
                         net (fo=1, routed)           0.119     0.998    displayValueAtCount_reg[1]_i_1_n_0
    SLICE_X0Y76          LDCE                                         r  displayValueAtCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayValue1[3]
                            (input port)
  Destination:            displayValueAtCount_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.073ns  (logic 0.320ns (29.863%)  route 0.753ns (70.137%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  displayValue1[3] (IN)
                         net (fo=0)                   0.000     0.000    displayValue1[3]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  displayValue1_IBUF[3]_inst/O
                         net (fo=1, routed)           0.578     0.854    displayValue1_IBUF[3]
    SLICE_X0Y77          LUT5 (Prop_lut5_I2_O)        0.045     0.899 r  displayValueAtCount_reg[3]_i_1/O
                         net (fo=1, routed)           0.174     1.073    displayValueAtCount_reg[3]_i_1_n_0
    SLICE_X0Y76          LDCE                                         r  displayValueAtCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayValueAtCount_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.064ns  (logic 1.437ns (69.626%)  route 0.627ns (30.374%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          LDCE                         0.000     0.000 r  displayValueAtCount_reg[3]/G
    SLICE_X0Y76          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  displayValueAtCount_reg[3]/Q
                         net (fo=7, routed)           0.194     0.352    displayValueAtCount[3]
    SLICE_X0Y76          LUT4 (Prop_lut4_I0_O)        0.045     0.397 r  segmentOutLED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.433     0.830    segmentOutLED_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.064 r  segmentOutLED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.064    segmentOutLED[2]
    P15                                                               r  segmentOutLED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayValueAtCount_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.127ns  (logic 1.464ns (68.831%)  route 0.663ns (31.169%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          LDCE                         0.000     0.000 r  displayValueAtCount_reg[0]/G
    SLICE_X0Y76          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  displayValueAtCount_reg[0]/Q
                         net (fo=7, routed)           0.120     0.278    displayValueAtCount[0]
    SLICE_X1Y76          LUT4 (Prop_lut4_I2_O)        0.045     0.323 r  segmentOutLED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.543     0.866    segmentOutLED_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     2.127 r  segmentOutLED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.127    segmentOutLED[1]
    T11                                                               r  segmentOutLED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayValueAtCount_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.397ns (65.579%)  route 0.733ns (34.420%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          LDCE                         0.000     0.000 r  displayValueAtCount_reg[0]/G
    SLICE_X0Y76          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  displayValueAtCount_reg[0]/Q
                         net (fo=7, routed)           0.121     0.279    displayValueAtCount[0]
    SLICE_X1Y76          LUT4 (Prop_lut4_I1_O)        0.045     0.324 r  segmentOutLED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.612     0.936    segmentOutLED_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.131 r  segmentOutLED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.131    segmentOutLED[4]
    K16                                                               r  segmentOutLED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayValueAtCount_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.506ns (68.189%)  route 0.703ns (31.811%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          LDCE                         0.000     0.000 r  displayValueAtCount_reg[0]/G
    SLICE_X0Y76          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  displayValueAtCount_reg[0]/Q
                         net (fo=7, routed)           0.120     0.278    displayValueAtCount[0]
    SLICE_X1Y76          LUT4 (Prop_lut4_I1_O)        0.048     0.326 r  segmentOutLED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.583     0.909    segmentOutLED_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.300     2.209 r  segmentOutLED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.209    segmentOutLED[0]
    L18                                                               r  segmentOutLED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayValueAtCount_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.260ns  (logic 1.480ns (65.513%)  route 0.779ns (34.487%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          LDCE                         0.000     0.000 r  displayValueAtCount_reg[1]/G
    SLICE_X0Y76          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  displayValueAtCount_reg[1]/Q
                         net (fo=7, routed)           0.084     0.242    displayValueAtCount[1]
    SLICE_X1Y76          LUT4 (Prop_lut4_I3_O)        0.045     0.287 r  segmentOutLED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.695     0.982    segmentOutLED_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.277     2.260 r  segmentOutLED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.260    segmentOutLED[6]
    T10                                                               r  segmentOutLED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayValueAtCount_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.530ns (62.211%)  route 0.929ns (37.789%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          LDCE                         0.000     0.000 r  displayValueAtCount_reg[0]/G
    SLICE_X0Y76          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  displayValueAtCount_reg[0]/Q
                         net (fo=7, routed)           0.121     0.279    displayValueAtCount[0]
    SLICE_X1Y76          LUT4 (Prop_lut4_I2_O)        0.049     0.328 r  segmentOutLED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.808     1.136    segmentOutLED_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.323     2.460 r  segmentOutLED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.460    segmentOutLED[5]
    R10                                                               r  segmentOutLED[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodActiv[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.365ns  (logic 4.490ns (53.673%)  route 3.875ns (46.327%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.721     5.324    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 f  count_reg[1]/Q
                         net (fo=10, routed)          1.349     7.091    count[1]
    SLICE_X0Y76          LUT2 (Prop_lut2_I0_O)        0.327     7.418 r  anodActiv_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.527     9.945    anodActiv_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.744    13.688 r  anodActiv_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.688    anodActiv[0]
    J17                                                               r  anodActiv[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodActiv[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.025ns  (logic 4.292ns (53.488%)  route 3.733ns (46.512%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.721     5.324    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 f  count_reg[1]/Q
                         net (fo=10, routed)          1.356     7.098    count[1]
    SLICE_X0Y76          LUT2 (Prop_lut2_I0_O)        0.299     7.397 r  anodActiv_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.377     9.774    anodActiv_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.349 r  anodActiv_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.349    anodActiv[2]
    T9                                                                r  anodActiv[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodActiv[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.019ns  (logic 4.450ns (55.487%)  route 3.570ns (44.513%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.721     5.324    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 f  count_reg[1]/Q
                         net (fo=10, routed)          0.957     6.700    count[1]
    SLICE_X0Y77          LUT1 (Prop_lut1_I0_O)        0.293     6.993 r  anodActiv_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.612     9.605    anodActiv_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.738    13.343 r  anodActiv_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.343    anodActiv[1]
    J18                                                               r  anodActiv[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayValueAtCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.484ns  (logic 0.746ns (30.030%)  route 1.738ns (69.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.721     5.324    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  count_reg[1]/Q
                         net (fo=10, routed)          1.356     7.098    count[1]
    SLICE_X0Y76          LUT5 (Prop_lut5_I4_O)        0.327     7.425 r  displayValueAtCount_reg[1]_i_1/O
                         net (fo=1, routed)           0.382     7.808    displayValueAtCount_reg[1]_i_1_n_0
    SLICE_X0Y76          LDCE                                         r  displayValueAtCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayValueAtCount_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.451ns  (logic 0.718ns (29.289%)  route 1.733ns (70.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.721     5.324    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  count_reg[1]/Q
                         net (fo=10, routed)          1.349     7.091    count[1]
    SLICE_X0Y76          LUT5 (Prop_lut5_I4_O)        0.299     7.390 r  displayValueAtCount_reg[0]_i_1/O
                         net (fo=1, routed)           0.385     7.775    displayValueAtCount_reg[0]_i_1_n_0
    SLICE_X0Y76          LDCE                                         r  displayValueAtCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayValueAtCount_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.348ns  (logic 0.580ns (24.705%)  route 1.768ns (75.295%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.721     5.324    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  count_reg[0]/Q
                         net (fo=9, routed)           1.244     7.024    count[0]
    SLICE_X0Y77          LUT5 (Prop_lut5_I1_O)        0.124     7.148 r  displayValueAtCount_reg[3]_i_1/O
                         net (fo=1, routed)           0.523     7.671    displayValueAtCount_reg[3]_i_1_n_0
    SLICE_X0Y76          LDCE                                         r  displayValueAtCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayValueAtCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.820ns  (logic 0.609ns (33.467%)  route 1.211ns (66.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.721     5.324    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  count_reg[0]/Q
                         net (fo=9, routed)           1.211     6.990    count[0]
    SLICE_X0Y76          LUT5 (Prop_lut5_I1_O)        0.153     7.143 r  displayValueAtCount_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.143    displayValueAtCount_reg[2]_i_1_n_0
    SLICE_X0Y76          LDCE                                         r  displayValueAtCount_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayValueAtCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.638ns  (logic 0.233ns (36.512%)  route 0.405ns (63.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.601     1.520    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.128     1.648 r  count_reg[1]/Q
                         net (fo=10, routed)          0.405     2.053    count[1]
    SLICE_X0Y76          LUT5 (Prop_lut5_I4_O)        0.105     2.158 r  displayValueAtCount_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.158    displayValueAtCount_reg[2]_i_1_n_0
    SLICE_X0Y76          LDCE                                         r  displayValueAtCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayValueAtCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.700ns  (logic 0.189ns (26.991%)  route 0.511ns (73.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.601     1.520    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  count_reg[0]/Q
                         net (fo=9, routed)           0.392     2.053    count[0]
    SLICE_X0Y76          LUT5 (Prop_lut5_I1_O)        0.048     2.101 r  displayValueAtCount_reg[1]_i_1/O
                         net (fo=1, routed)           0.119     2.221    displayValueAtCount_reg[1]_i_1_n_0
    SLICE_X0Y76          LDCE                                         r  displayValueAtCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayValueAtCount_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.805ns  (logic 0.227ns (28.211%)  route 0.578ns (71.789%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.601     1.520    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.128     1.648 r  count_reg[1]/Q
                         net (fo=10, routed)          0.403     2.052    count[1]
    SLICE_X0Y77          LUT5 (Prop_lut5_I4_O)        0.099     2.151 r  displayValueAtCount_reg[3]_i_1/O
                         net (fo=1, routed)           0.174     2.325    displayValueAtCount_reg[3]_i_1_n_0
    SLICE_X0Y76          LDCE                                         r  displayValueAtCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayValueAtCount_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.875ns  (logic 0.227ns (25.931%)  route 0.648ns (74.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.601     1.520    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.128     1.648 r  count_reg[1]/Q
                         net (fo=10, routed)          0.527     2.175    count[1]
    SLICE_X0Y76          LUT5 (Prop_lut5_I4_O)        0.099     2.274 r  displayValueAtCount_reg[0]_i_1/O
                         net (fo=1, routed)           0.122     2.396    displayValueAtCount_reg[0]_i_1_n_0
    SLICE_X0Y76          LDCE                                         r  displayValueAtCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodActiv[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.506ns  (logic 1.461ns (58.283%)  route 1.046ns (41.717%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.601     1.520    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  count_reg[0]/Q
                         net (fo=9, routed)           0.392     2.053    count[0]
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.045     2.098 r  anodActiv_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.654     2.752    anodActiv_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.027 r  anodActiv_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.027    anodActiv[2]
    T9                                                                r  anodActiv[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodActiv[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.664ns  (logic 1.528ns (57.373%)  route 1.136ns (42.627%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.601     1.520    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.128     1.648 f  count_reg[1]/Q
                         net (fo=10, routed)          0.403     2.052    count[1]
    SLICE_X0Y77          LUT1 (Prop_lut1_I0_O)        0.102     2.154 r  anodActiv_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.732     2.886    anodActiv_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     4.184 r  anodActiv_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.184    anodActiv[1]
    J18                                                               r  anodActiv[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodActiv[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.760ns  (logic 1.530ns (55.438%)  route 1.230ns (44.562%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.601     1.520    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.128     1.648 f  count_reg[1]/Q
                         net (fo=10, routed)          0.527     2.175    count[1]
    SLICE_X0Y76          LUT2 (Prop_lut2_I0_O)        0.099     2.274 r  anodActiv_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.704     2.977    anodActiv_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.303     4.281 r  anodActiv_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.281    anodActiv[0]
    J17                                                               r  anodActiv[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enableAnod0
                            (input port)
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.254ns  (logic 1.628ns (50.025%)  route 1.626ns (49.975%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  enableAnod0 (IN)
                         net (fo=0)                   0.000     0.000    enableAnod0
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  enableAnod0_IBUF_inst/O
                         net (fo=2, routed)           1.626     3.104    enableAnod0_IBUF
    SLICE_X0Y87          LUT5 (Prop_lut5_I0_O)        0.150     3.254 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     3.254    count[1]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.601     5.024    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg[1]/C

Slack:                    inf
  Source:                 enableAnod0
                            (input port)
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.228ns  (logic 1.602ns (49.623%)  route 1.626ns (50.377%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  enableAnod0 (IN)
                         net (fo=0)                   0.000     0.000    enableAnod0
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  enableAnod0_IBUF_inst/O
                         net (fo=2, routed)           1.626     3.104    enableAnod0_IBUF
    SLICE_X0Y87          LUT5 (Prop_lut5_I0_O)        0.124     3.228 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     3.228    count[0]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.601     5.024    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enableAnod2
                            (input port)
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.298ns (47.093%)  route 0.335ns (52.907%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  enableAnod2 (IN)
                         net (fo=0)                   0.000     0.000    enableAnod2
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  enableAnod2_IBUF_inst/O
                         net (fo=2, routed)           0.335     0.588    enableAnod2_IBUF
    SLICE_X0Y87          LUT5 (Prop_lut5_I1_O)        0.045     0.633 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.633    count[0]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.873     2.038    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg[0]/C

Slack:                    inf
  Source:                 enableAnod2
                            (input port)
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.301ns (47.342%)  route 0.335ns (52.658%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  enableAnod2 (IN)
                         net (fo=0)                   0.000     0.000    enableAnod2
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  enableAnod2_IBUF_inst/O
                         net (fo=2, routed)           0.335     0.588    enableAnod2_IBUF
    SLICE_X0Y87          LUT5 (Prop_lut5_I1_O)        0.048     0.636 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.636    count[1]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.873     2.038    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  count_reg[1]/C





