/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.24
Hash     : a533563
Date     : Jul  9 2024
Type     : Engineering
Log Time   : Tue Jul  9 07:53:27 2024 GMT
#Timing report of worst 2 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 4
# Timing Graph Levels: 6

#Path 1
Startpoint: $iopadmap$clk.inpad[0] (.input at (52,44) clocked by clk)
Endpoint  : $abc$186$lo0.R[0] (dffnre at (50,41) clocked by clk)
Path Type : hold

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         1.000     1.000
$iopadmap$clk.inpad[0] (.input at (52,44))                                                                                                                                                                                                                   0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     1.779
| (OPIN:969062 side: (TOP,) (52,44,0))                                                                                                                                                                                                                       0.000     1.779
| (CHANX:1181317 L4 length:4 (52,44,0-> (49,44,0))                                                                                                                                                                                                           0.119     1.898
| (CHANX:1181405 L1 length:1 (51,44,0-> (51,44,0))                                                                                                                                                                                                           0.061     1.959
| (CHANY:1330467 L4 length:4 (50,44,0-> (50,41,0))                                                                                                                                                                                                           0.119     2.078
| (IPIN:788179 side: (RIGHT,) (50,41,0))                                                                                                                                                                                                                     0.101     2.179
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     2.245
$abc$433$techmap$techmap354$abc$191$auto$blifparse.cc:377:parse_blif$192.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$312_Y.in[0] (.names at (50,41))                       -0.000     2.245
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.101     2.346
$abc$433$techmap$techmap354$abc$191$auto$blifparse.cc:377:parse_blif$192.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$312_Y.out[0] (.names at (50,41))                       0.000     2.346
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     2.346
| (OPIN:788136 side: (RIGHT,) (50,41,0))                                                                                                                                                                                                                     0.000     2.346
| (CHANY:1330422 L1 length:1 (50,41,0-> (50,41,0))                                                                                                                                                                                                           0.061     2.407
| (CHANX:1169145 L1 length:1 (50,41,0-> (50,41,0))                                                                                                                                                                                                           0.061     2.468
| (IPIN:788168 side: (TOP,) (50,41,0))                                                                                                                                                                                                                       0.101     2.569
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     2.635
$abc$186$lo0.R[0] (dffnre at (50,41))                                                                                                                                                                                                                        0.000     2.635
data arrival time                                                                                                                                                                                                                                                      2.635

clock clk (rise edge)                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.779
$abc$186$lo0.C[0] (dffnre at (50,41))                                                                                                                                                                                                                        0.000     0.779
clock uncertainty                                                                                                                                                                                                                                            0.000     0.779
cell hold time                                                                                                                                                                                                                                              -0.028     0.751
data required time                                                                                                                                                                                                                                                     0.751
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                    -0.751
data arrival time                                                                                                                                                                                                                                                      2.635
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                            1.884


#Path 2
Startpoint: $abc$186$lo0.Q[0] (dffnre at (50,41) clocked by clk)
Endpoint  : out:data_o.outpad[0] (.output at (49,44) clocked by clk)
Path Type : hold

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                  0.000     0.000
clock source latency                                                                  0.000     0.000
clk.inpad[0] (.input at (51,44))                       0.000     0.000
| (intra 'io' routing)                                                                0.779     0.779
| (inter-block routing:global net)                                                    0.000     0.779
| (intra 'clb' routing)                                                               0.000     0.779
$abc$186$lo0.C[0] (dffnre at (50,41))                                                 0.000     0.779
| (primitive 'dffnre' Tcq_min)                                                        0.029     0.808
$abc$186$lo0.Q[0] (dffnre at (50,41)) [clock-to-output]                               0.000     0.808
| (intra 'clb' routing)                                                               0.000     0.808
| (OPIN:788138 side: (RIGHT,) (50,41,0))                                              0.000     0.808
| (CHANY:1330426 L1 length:1 (50,41,0-> (50,41,0))                                    0.061     0.869
| (IPIN:788181 side: (RIGHT,) (50,41,0))                                              0.101     0.970
| (intra 'clb' routing)                                                               0.066     1.036
data_o.in[1] (.names at (50,41))                                            0.000     1.036
| (primitive '.names' combinational delay)                                            0.144     1.180
data_o.out[0] (.names at (50,41))                                           0.000     1.180
| (intra 'clb' routing)                                                               0.000     1.180
| (OPIN:788139 side: (RIGHT,) (50,41,0))                                              0.000     1.180
| (CHANY:1330460 L4 length:4 (50,41,0-> (50,44,0))                                    0.119     1.299
| (CHANY:1330600 L1 length:1 (50,44,0-> (50,44,0))                                    0.061     1.360
| (CHANX:1181323 L1 length:1 (50,44,0-> (50,44,0))                                    0.061     1.421
| (CHANY:1327623 L4 length:3 (49,44,0-> (49,42,0))                                    0.119     1.539
| (IPIN:960605 side: (RIGHT,) (49,44,0))                                              0.101     1.640
| (intra 'io' routing)                                                                0.516     2.156
out:data_o.outpad[0] (.output at (49,44))                                   0.000     2.156
data arrival time                                                                               2.156

clock clk (rise edge)                                  0.000     0.000
clock source latency                                                                  0.000     0.000
clock uncertainty                                                                     0.000     0.000
output external delay                                                                -2.000    -2.000
data required time                                                                             -2.000
-----------------------------------------------------------------------------------------------------
data required time                                                                              2.000
data arrival time                                                                               2.156
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                     4.156


#End of timing report
