// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "04/16/2018 06:44:20"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DE2_115_TOP (
	CLOCK_50,
	CLOCK2_50,
	CLOCK3_50,
	SMA_CLKIN,
	SMA_CLKOUT,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	LEDG,
	LEDR,
	UART_CTS,
	UART_RTS,
	UART_RXD,
	UART_TXD,
	LCD_BLON,
	LCD_EN,
	LCD_ON,
	LCD_RS,
	LCD_RW,
	LCD_DATA,
	PS2_CLK,
	PS2_DAT,
	PS2_CLK2,
	PS2_DAT2,
	VGA_BLANK_N,
	VGA_CLK,
	VGA_HS,
	VGA_SYNC_N,
	VGA_VS,
	VGA_R,
	VGA_G,
	VGA_B,
	SRAM_ADDR,
	SRAM_DQ,
	SRAM_CE_N,
	SRAM_LB_N,
	SRAM_OE_N,
	SRAM_UB_N,
	SRAM_WE_N,
	AUD_ADCDAT,
	AUD_ADCLRCK,
	AUD_BCLK,
	AUD_DACDAT,
	AUD_DACLRCK,
	AUD_XCK);
input 	CLOCK_50;
input 	CLOCK2_50;
input 	CLOCK3_50;
input 	SMA_CLKIN;
output 	SMA_CLKOUT;
input 	[3:0] KEY;
input 	[17:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
output 	[8:0] LEDG;
output 	[17:0] LEDR;
output 	UART_CTS;
input 	UART_RTS;
input 	UART_RXD;
output 	UART_TXD;
output 	LCD_BLON;
output 	LCD_EN;
output 	LCD_ON;
output 	LCD_RS;
output 	LCD_RW;
inout 	[7:0] LCD_DATA;
inout 	PS2_CLK;
inout 	PS2_DAT;
inout 	PS2_CLK2;
inout 	PS2_DAT2;
output 	VGA_BLANK_N;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_SYNC_N;
output 	VGA_VS;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	[19:0] SRAM_ADDR;
inout 	[15:0] SRAM_DQ;
output 	SRAM_CE_N;
output 	SRAM_LB_N;
output 	SRAM_OE_N;
output 	SRAM_UB_N;
output 	SRAM_WE_N;
input 	AUD_ADCDAT;
inout 	AUD_ADCLRCK;
inout 	AUD_BCLK;
output 	AUD_DACDAT;
inout 	AUD_DACLRCK;
output 	AUD_XCK;

// Design Ports Information
// CLOCK2_50	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK3_50	=>  Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SMA_CLKIN	=>  Location: PIN_AH14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SMA_CLKOUT	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[8]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UART_CTS	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// UART_RTS	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// UART_RXD	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// UART_TXD	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_BLON	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_EN	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_ON	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_RS	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_RW	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[0]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[1]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[2]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[3]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[4]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[5]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[6]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[7]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[9]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[10]	=>  Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[11]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[12]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[13]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[14]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[15]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[16]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[17]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[18]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[19]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_CE_N	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_LB_N	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_OE_N	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_UB_N	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_WE_N	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_ADCDAT	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_DACDAT	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_XCK	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[1]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[2]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[3]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[4]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[5]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[6]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[7]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PS2_CLK	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PS2_DAT	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PS2_CLK2	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PS2_DAT2	=>  Location: PIN_F5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[0]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[1]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[2]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[3]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[4]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[5]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[6]	=>  Location: PIN_AH6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[7]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[8]	=>  Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[9]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[10]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[11]	=>  Location: PIN_AE1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[12]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[13]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[14]	=>  Location: PIN_AF3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[15]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_ADCLRCK	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_BCLK	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_DACLRCK	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("tetris_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \CLOCK2_50~input_o ;
wire \CLOCK3_50~input_o ;
wire \SMA_CLKIN~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \SW[10]~input_o ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \SW[13]~input_o ;
wire \SW[14]~input_o ;
wire \UART_RTS~input_o ;
wire \UART_RXD~input_o ;
wire \AUD_ADCDAT~input_o ;
wire \LCD_DATA[0]~input_o ;
wire \LCD_DATA[1]~input_o ;
wire \LCD_DATA[2]~input_o ;
wire \LCD_DATA[3]~input_o ;
wire \LCD_DATA[4]~input_o ;
wire \LCD_DATA[5]~input_o ;
wire \LCD_DATA[6]~input_o ;
wire \LCD_DATA[7]~input_o ;
wire \PS2_CLK~input_o ;
wire \PS2_DAT~input_o ;
wire \PS2_CLK2~input_o ;
wire \PS2_DAT2~input_o ;
wire \SRAM_DQ[0]~input_o ;
wire \SRAM_DQ[1]~input_o ;
wire \SRAM_DQ[2]~input_o ;
wire \SRAM_DQ[3]~input_o ;
wire \SRAM_DQ[4]~input_o ;
wire \SRAM_DQ[5]~input_o ;
wire \SRAM_DQ[6]~input_o ;
wire \SRAM_DQ[7]~input_o ;
wire \SRAM_DQ[8]~input_o ;
wire \SRAM_DQ[9]~input_o ;
wire \SRAM_DQ[10]~input_o ;
wire \SRAM_DQ[11]~input_o ;
wire \SRAM_DQ[12]~input_o ;
wire \SRAM_DQ[13]~input_o ;
wire \SRAM_DQ[14]~input_o ;
wire \SRAM_DQ[15]~input_o ;
wire \AUD_ADCLRCK~input_o ;
wire \AUD_BCLK~input_o ;
wire \AUD_DACLRCK~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \CLOCK_50~input_o ;
wire \U1|video_PLL_inst|altpll_component|auto_generated|pll1~FBOUT ;
wire \U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ;
wire \U1|Add1~0_combout ;
wire \U1|v_count~6_combout ;
wire \U1|Add0~0_combout ;
wire \U1|Add0~3 ;
wire \U1|Add0~4_combout ;
wire \U1|Add0~5 ;
wire \U1|Add0~6_combout ;
wire \U1|Add0~7 ;
wire \U1|Add0~8_combout ;
wire \U1|Add0~9 ;
wire \U1|Add0~10_combout ;
wire \U1|h_count~2_combout ;
wire \U1|Add0~11 ;
wire \U1|Add0~12_combout ;
wire \U1|Add0~13 ;
wire \U1|Add0~14_combout ;
wire \U1|Equal0~1_combout ;
wire \U1|Add0~15 ;
wire \U1|Add0~16_combout ;
wire \U1|h_count~1_combout ;
wire \U1|Add0~17 ;
wire \U1|Add0~18_combout ;
wire \U1|h_count~0_combout ;
wire \U1|h_count[9]~feeder_combout ;
wire \U1|Equal0~2_combout ;
wire \U1|h_count~3_combout ;
wire \U1|Add0~1 ;
wire \U1|Add0~2_combout ;
wire \U1|Equal0~0_combout ;
wire \U1|Equal1~0_combout ;
wire \U1|Equal1~1_combout ;
wire \U1|v_count[9]~7_combout ;
wire \U1|Add1~1 ;
wire \U1|Add1~3 ;
wire \U1|Add1~4_combout ;
wire \U1|v_count[2]~9_combout ;
wire \U1|Add1~5 ;
wire \U1|Add1~6_combout ;
wire \U1|v_count[3]~10_combout ;
wire \U1|LessThan1~0_combout ;
wire \U1|Add1~7 ;
wire \U1|Add1~8_combout ;
wire \U1|v_count[4]~5_combout ;
wire \U1|Add1~9 ;
wire \U1|Add1~10_combout ;
wire \U1|v_count[5]~1_combout ;
wire \U1|Add1~11 ;
wire \U1|Add1~12_combout ;
wire \U1|v_count[6]~2_combout ;
wire \U1|Add1~13 ;
wire \U1|Add1~14_combout ;
wire \U1|v_count[7]~3_combout ;
wire \U1|LessThan1~1_combout ;
wire \U1|Add1~15 ;
wire \U1|Add1~16_combout ;
wire \U1|v_count[8]~4_combout ;
wire \U1|LessThan1~2_combout ;
wire \U1|process_0~1_combout ;
wire \U1|Add1~17 ;
wire \U1|Add1~18_combout ;
wire \U1|v_count[9]~0_combout ;
wire \U1|process_0~0_combout ;
wire \U1|process_0~2_combout ;
wire \U1|Add1~2_combout ;
wire \U1|v_count~8_combout ;
wire \U1|LessThan6~1_combout ;
wire \U1|LessThan6~0_combout ;
wire \U1|LessThan6~2_combout ;
wire \U1|video_on_v~q ;
wire \U1|LessThan5~0_combout ;
wire \U1|video_on_h~feeder_combout ;
wire \U1|video_on_h~q ;
wire \U1|video_on~combout ;
wire \U1|process_0~3_combout ;
wire \U1|process_0~5_combout ;
wire \U1|process_0~4_combout ;
wire \U1|process_0~6_combout ;
wire \U1|horiz_sync~q ;
wire \U1|horiz_sync_out~feeder_combout ;
wire \U1|horiz_sync_out~q ;
wire \U1|process_0~7_combout ;
wire \U1|process_0~8_combout ;
wire \U1|vert_sync~q ;
wire \U1|vert_sync_out~feeder_combout ;
wire \U1|vert_sync_out~q ;
wire \process_0~0_combout ;
wire \U1|pixel_column[7]~feeder_combout ;
wire \U1|pixel_column[6]~feeder_combout ;
wire \process_0~1_combout ;
wire \process_0~2_combout ;
wire \process_0~3_combout ;
wire \U1|pixel_row[2]~feeder_combout ;
wire \U1|pixel_row[1]~feeder_combout ;
wire \color[0]~0_combout ;
wire \color[0]~1_combout ;
wire \SW[17]~input_o ;
wire \U1|process_0~9_combout ;
wire \U1|red_out[2]~feeder_combout ;
wire \U1|red_out[5]~feeder_combout ;
wire \color~6_combout ;
wire \color~3_combout ;
wire \color~2_combout ;
wire \color~4_combout ;
wire \color~5_combout ;
wire \color[7]~7_combout ;
wire \U1|red_color_select[7]~feeder_combout ;
wire \U1|red_out[7]~feeder_combout ;
wire \U1|green_color_select[0]~feeder_combout ;
wire \SW[16]~input_o ;
wire \U1|process_0~10_combout ;
wire \U1|green_color_select[7]~feeder_combout ;
wire \U1|green_out[7]~feeder_combout ;
wire \SW[15]~input_o ;
wire \U1|process_0~11_combout ;
wire \U1|blue_out[0]~feeder_combout ;
wire \U1|blue_out[1]~feeder_combout ;
wire \U1|blue_out[2]~feeder_combout ;
wire \U1|blue_out[5]~feeder_combout ;
wire \U1|blue_out[6]~feeder_combout ;
wire \U1|blue_color_select[7]~feeder_combout ;
wire \U1|blue_out[7]~feeder_combout ;
wire [7:0] \U1|green_out ;
wire [4:0] \U1|video_PLL_inst|altpll_component|auto_generated|clk ;
wire [7:0] \U1|blue_color_select ;
wire [7:0] \U1|red_out ;
wire [9:0] \U1|v_count ;
wire [7:0] \U1|blue_out ;
wire [9:0] \U1|h_count ;
wire [7:0] \U1|red_color_select ;
wire [7:0] \U1|green_color_select ;
wire [9:0] \U1|pixel_column ;
wire [9:0] \U1|pixel_row ;

wire [4:0] \U1|video_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus ;

assign \U1|video_PLL_inst|altpll_component|auto_generated|clk [0] = \U1|video_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \U1|video_PLL_inst|altpll_component|auto_generated|clk [1] = \U1|video_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \U1|video_PLL_inst|altpll_component|auto_generated|clk [2] = \U1|video_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \U1|video_PLL_inst|altpll_component|auto_generated|clk [3] = \U1|video_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \U1|video_PLL_inst|altpll_component|auto_generated|clk [4] = \U1|video_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \SMA_CLKOUT~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SMA_CLKOUT),
	.obar());
// synopsys translate_off
defparam \SMA_CLKOUT~output .bus_hold = "false";
defparam \SMA_CLKOUT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[0]),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[1]),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[2]),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[3]),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[4]),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[5]),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[6]),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[0]),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[1]),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[2]),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[3]),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[4]),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[5]),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[6]),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(!\KEY[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[0]),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(!\KEY[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[1]),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(!\KEY[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[2]),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(!\KEY[3]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[3]),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LEDG[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[4]),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LEDG[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[5]),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LEDG[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[6]),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LEDG[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[7]),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \LEDG[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[8]),
	.obar());
// synopsys translate_off
defparam \LEDG[8]~output .bus_hold = "false";
defparam \LEDG[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[10]),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[11]),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[12]),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[13]),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[14]),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[15]),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[16]),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[17]),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \UART_CTS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UART_CTS),
	.obar());
// synopsys translate_off
defparam \UART_CTS~output .bus_hold = "false";
defparam \UART_CTS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \UART_TXD~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(UART_TXD),
	.obar());
// synopsys translate_off
defparam \UART_TXD~output .bus_hold = "false";
defparam \UART_TXD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \LCD_BLON~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_BLON),
	.obar());
// synopsys translate_off
defparam \LCD_BLON~output .bus_hold = "false";
defparam \LCD_BLON~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \LCD_EN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_EN),
	.obar());
// synopsys translate_off
defparam \LCD_EN~output .bus_hold = "false";
defparam \LCD_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \LCD_ON~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_ON),
	.obar());
// synopsys translate_off
defparam \LCD_ON~output .bus_hold = "false";
defparam \LCD_ON~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \LCD_RS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_RS),
	.obar());
// synopsys translate_off
defparam \LCD_RS~output .bus_hold = "false";
defparam \LCD_RS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \LCD_RW~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_RW),
	.obar());
// synopsys translate_off
defparam \LCD_RW~output .bus_hold = "false";
defparam \LCD_RW~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(\U1|video_on~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\U1|horiz_sync_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\U1|vert_sync_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\U1|red_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\U1|red_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\U1|red_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\U1|red_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\U1|red_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\U1|red_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\U1|red_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\U1|red_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\U1|green_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\U1|green_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\U1|green_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\U1|green_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\U1|green_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\U1|green_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\U1|green_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\U1|green_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\U1|blue_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\U1|blue_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\U1|blue_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\U1|blue_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\U1|blue_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\U1|blue_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\U1|blue_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\U1|blue_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[0]~output .bus_hold = "false";
defparam \SRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[1]~output .bus_hold = "false";
defparam \SRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[2]~output .bus_hold = "false";
defparam \SRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[3]~output .bus_hold = "false";
defparam \SRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \SRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[4]~output .bus_hold = "false";
defparam \SRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[5]~output .bus_hold = "false";
defparam \SRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \SRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[6]~output .bus_hold = "false";
defparam \SRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \SRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[7]~output .bus_hold = "false";
defparam \SRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[8]~output .bus_hold = "false";
defparam \SRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \SRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[9]~output .bus_hold = "false";
defparam \SRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \SRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[10]~output .bus_hold = "false";
defparam \SRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \SRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[11]~output .bus_hold = "false";
defparam \SRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \SRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[12]~output .bus_hold = "false";
defparam \SRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \SRAM_ADDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[13]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[13]~output .bus_hold = "false";
defparam \SRAM_ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \SRAM_ADDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[14]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[14]~output .bus_hold = "false";
defparam \SRAM_ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[15]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[15]~output .bus_hold = "false";
defparam \SRAM_ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[16]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[16]~output .bus_hold = "false";
defparam \SRAM_ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[17]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[17]~output .bus_hold = "false";
defparam \SRAM_ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[18]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[18]~output .bus_hold = "false";
defparam \SRAM_ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \SRAM_ADDR[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[19]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[19]~output .bus_hold = "false";
defparam \SRAM_ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \SRAM_CE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_CE_N),
	.obar());
// synopsys translate_off
defparam \SRAM_CE_N~output .bus_hold = "false";
defparam \SRAM_CE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \SRAM_LB_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_LB_N),
	.obar());
// synopsys translate_off
defparam \SRAM_LB_N~output .bus_hold = "false";
defparam \SRAM_LB_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \SRAM_OE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_OE_N),
	.obar());
// synopsys translate_off
defparam \SRAM_OE_N~output .bus_hold = "false";
defparam \SRAM_OE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \SRAM_UB_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_UB_N),
	.obar());
// synopsys translate_off
defparam \SRAM_UB_N~output .bus_hold = "false";
defparam \SRAM_UB_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \SRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \SRAM_WE_N~output .bus_hold = "false";
defparam \SRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N9
cycloneive_io_obuf \AUD_DACDAT~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACDAT),
	.obar());
// synopsys translate_off
defparam \AUD_DACDAT~output .bus_hold = "false";
defparam \AUD_DACDAT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y61_N23
cycloneive_io_obuf \AUD_XCK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_XCK),
	.obar());
// synopsys translate_off
defparam \AUD_XCK~output .bus_hold = "false";
defparam \AUD_XCK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \LCD_DATA[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[0]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[0]~output .bus_hold = "false";
defparam \LCD_DATA[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \LCD_DATA[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[1]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[1]~output .bus_hold = "false";
defparam \LCD_DATA[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \LCD_DATA[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[2]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[2]~output .bus_hold = "false";
defparam \LCD_DATA[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \LCD_DATA[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[3]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[3]~output .bus_hold = "false";
defparam \LCD_DATA[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \LCD_DATA[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[4]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[4]~output .bus_hold = "false";
defparam \LCD_DATA[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \LCD_DATA[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[5]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[5]~output .bus_hold = "false";
defparam \LCD_DATA[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \LCD_DATA[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[6]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[6]~output .bus_hold = "false";
defparam \LCD_DATA[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \LCD_DATA[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LCD_DATA[7]),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[7]~output .bus_hold = "false";
defparam \LCD_DATA[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N16
cycloneive_io_obuf \PS2_CLK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK),
	.obar());
// synopsys translate_off
defparam \PS2_CLK~output .bus_hold = "false";
defparam \PS2_CLK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N23
cycloneive_io_obuf \PS2_DAT~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT),
	.obar());
// synopsys translate_off
defparam \PS2_DAT~output .bus_hold = "false";
defparam \PS2_DAT~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N23
cycloneive_io_obuf \PS2_CLK2~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK2),
	.obar());
// synopsys translate_off
defparam \PS2_CLK2~output .bus_hold = "false";
defparam \PS2_CLK2~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y65_N16
cycloneive_io_obuf \PS2_DAT2~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT2),
	.obar());
// synopsys translate_off
defparam \PS2_DAT2~output .bus_hold = "false";
defparam \PS2_DAT2~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \SRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[0]~output .bus_hold = "false";
defparam \SRAM_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \SRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[1]~output .bus_hold = "false";
defparam \SRAM_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \SRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[2]~output .bus_hold = "false";
defparam \SRAM_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \SRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[3]~output .bus_hold = "false";
defparam \SRAM_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \SRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[4]~output .bus_hold = "false";
defparam \SRAM_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \SRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[5]~output .bus_hold = "false";
defparam \SRAM_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \SRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[6]~output .bus_hold = "false";
defparam \SRAM_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \SRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[7]~output .bus_hold = "false";
defparam \SRAM_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \SRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[8]~output .bus_hold = "false";
defparam \SRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \SRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[9]~output .bus_hold = "false";
defparam \SRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \SRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[10]~output .bus_hold = "false";
defparam \SRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \SRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[11]~output .bus_hold = "false";
defparam \SRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \SRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[12]~output .bus_hold = "false";
defparam \SRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \SRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[13]~output .bus_hold = "false";
defparam \SRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \SRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[14]~output .bus_hold = "false";
defparam \SRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \SRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[15]~output .bus_hold = "false";
defparam \SRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y69_N9
cycloneive_io_obuf \AUD_ADCLRCK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_ADCLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_ADCLRCK~output .bus_hold = "false";
defparam \AUD_ADCLRCK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y60_N16
cycloneive_io_obuf \AUD_BCLK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_BCLK),
	.obar());
// synopsys translate_off
defparam \AUD_BCLK~output .bus_hold = "false";
defparam \AUD_BCLK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N16
cycloneive_io_obuf \AUD_DACLRCK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_DACLRCK~output .bus_hold = "false";
defparam \AUD_DACLRCK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \U1|video_PLL_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\U1|video_PLL_inst|altpll_component|auto_generated|pll1~FBOUT ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\U1|video_PLL_inst|altpll_component|auto_generated|pll1~FBOUT ),
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c0_high = 12;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c0_low = 12;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .m = 12;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \U1|video_PLL_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\U1|video_PLL_inst|altpll_component|auto_generated|clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl .clock_type = "global clock";
defparam \U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y72_N10
cycloneive_lcell_comb \U1|Add1~0 (
// Equation(s):
// \U1|Add1~0_combout  = \U1|v_count [0] $ (VCC)
// \U1|Add1~1  = CARRY(\U1|v_count [0])

	.dataa(\U1|v_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U1|Add1~0_combout ),
	.cout(\U1|Add1~1 ));
// synopsys translate_off
defparam \U1|Add1~0 .lut_mask = 16'h55AA;
defparam \U1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y72_N20
cycloneive_lcell_comb \U1|v_count~6 (
// Equation(s):
// \U1|v_count~6_combout  = (\U1|process_0~2_combout  & \U1|Add1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|process_0~2_combout ),
	.datad(\U1|Add1~0_combout ),
	.cin(gnd),
	.combout(\U1|v_count~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|v_count~6 .lut_mask = 16'hF000;
defparam \U1|v_count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y71_N6
cycloneive_lcell_comb \U1|Add0~0 (
// Equation(s):
// \U1|Add0~0_combout  = \U1|h_count [0] $ (VCC)
// \U1|Add0~1  = CARRY(\U1|h_count [0])

	.dataa(\U1|h_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U1|Add0~0_combout ),
	.cout(\U1|Add0~1 ));
// synopsys translate_off
defparam \U1|Add0~0 .lut_mask = 16'h55AA;
defparam \U1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y71_N8
cycloneive_lcell_comb \U1|Add0~2 (
// Equation(s):
// \U1|Add0~2_combout  = (\U1|h_count [1] & (!\U1|Add0~1 )) # (!\U1|h_count [1] & ((\U1|Add0~1 ) # (GND)))
// \U1|Add0~3  = CARRY((!\U1|Add0~1 ) # (!\U1|h_count [1]))

	.dataa(gnd),
	.datab(\U1|h_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add0~1 ),
	.combout(\U1|Add0~2_combout ),
	.cout(\U1|Add0~3 ));
// synopsys translate_off
defparam \U1|Add0~2 .lut_mask = 16'h3C3F;
defparam \U1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y71_N10
cycloneive_lcell_comb \U1|Add0~4 (
// Equation(s):
// \U1|Add0~4_combout  = (\U1|h_count [2] & (\U1|Add0~3  $ (GND))) # (!\U1|h_count [2] & (!\U1|Add0~3  & VCC))
// \U1|Add0~5  = CARRY((\U1|h_count [2] & !\U1|Add0~3 ))

	.dataa(\U1|h_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add0~3 ),
	.combout(\U1|Add0~4_combout ),
	.cout(\U1|Add0~5 ));
// synopsys translate_off
defparam \U1|Add0~4 .lut_mask = 16'hA50A;
defparam \U1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y71_N11
dffeas \U1|h_count[2] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|h_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|h_count[2] .is_wysiwyg = "true";
defparam \U1|h_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y71_N12
cycloneive_lcell_comb \U1|Add0~6 (
// Equation(s):
// \U1|Add0~6_combout  = (\U1|h_count [3] & (!\U1|Add0~5 )) # (!\U1|h_count [3] & ((\U1|Add0~5 ) # (GND)))
// \U1|Add0~7  = CARRY((!\U1|Add0~5 ) # (!\U1|h_count [3]))

	.dataa(gnd),
	.datab(\U1|h_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add0~5 ),
	.combout(\U1|Add0~6_combout ),
	.cout(\U1|Add0~7 ));
// synopsys translate_off
defparam \U1|Add0~6 .lut_mask = 16'h3C3F;
defparam \U1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y71_N13
dffeas \U1|h_count[3] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|h_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|h_count[3] .is_wysiwyg = "true";
defparam \U1|h_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y71_N14
cycloneive_lcell_comb \U1|Add0~8 (
// Equation(s):
// \U1|Add0~8_combout  = (\U1|h_count [4] & (\U1|Add0~7  $ (GND))) # (!\U1|h_count [4] & (!\U1|Add0~7  & VCC))
// \U1|Add0~9  = CARRY((\U1|h_count [4] & !\U1|Add0~7 ))

	.dataa(gnd),
	.datab(\U1|h_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add0~7 ),
	.combout(\U1|Add0~8_combout ),
	.cout(\U1|Add0~9 ));
// synopsys translate_off
defparam \U1|Add0~8 .lut_mask = 16'hC30C;
defparam \U1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y71_N15
dffeas \U1|h_count[4] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|h_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|h_count[4] .is_wysiwyg = "true";
defparam \U1|h_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y71_N16
cycloneive_lcell_comb \U1|Add0~10 (
// Equation(s):
// \U1|Add0~10_combout  = (\U1|h_count [5] & (!\U1|Add0~9 )) # (!\U1|h_count [5] & ((\U1|Add0~9 ) # (GND)))
// \U1|Add0~11  = CARRY((!\U1|Add0~9 ) # (!\U1|h_count [5]))

	.dataa(gnd),
	.datab(\U1|h_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add0~9 ),
	.combout(\U1|Add0~10_combout ),
	.cout(\U1|Add0~11 ));
// synopsys translate_off
defparam \U1|Add0~10 .lut_mask = 16'h3C3F;
defparam \U1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y71_N4
cycloneive_lcell_comb \U1|h_count~2 (
// Equation(s):
// \U1|h_count~2_combout  = (\U1|Add0~10_combout  & !\U1|Equal0~2_combout )

	.dataa(gnd),
	.datab(\U1|Add0~10_combout ),
	.datac(\U1|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|h_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|h_count~2 .lut_mask = 16'h0C0C;
defparam \U1|h_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y71_N5
dffeas \U1|h_count[5] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|h_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|h_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|h_count[5] .is_wysiwyg = "true";
defparam \U1|h_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y71_N18
cycloneive_lcell_comb \U1|Add0~12 (
// Equation(s):
// \U1|Add0~12_combout  = (\U1|h_count [6] & (\U1|Add0~11  $ (GND))) # (!\U1|h_count [6] & (!\U1|Add0~11  & VCC))
// \U1|Add0~13  = CARRY((\U1|h_count [6] & !\U1|Add0~11 ))

	.dataa(gnd),
	.datab(\U1|h_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add0~11 ),
	.combout(\U1|Add0~12_combout ),
	.cout(\U1|Add0~13 ));
// synopsys translate_off
defparam \U1|Add0~12 .lut_mask = 16'hC30C;
defparam \U1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y71_N19
dffeas \U1|h_count[6] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|h_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|h_count[6] .is_wysiwyg = "true";
defparam \U1|h_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y71_N20
cycloneive_lcell_comb \U1|Add0~14 (
// Equation(s):
// \U1|Add0~14_combout  = (\U1|h_count [7] & (!\U1|Add0~13 )) # (!\U1|h_count [7] & ((\U1|Add0~13 ) # (GND)))
// \U1|Add0~15  = CARRY((!\U1|Add0~13 ) # (!\U1|h_count [7]))

	.dataa(gnd),
	.datab(\U1|h_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add0~13 ),
	.combout(\U1|Add0~14_combout ),
	.cout(\U1|Add0~15 ));
// synopsys translate_off
defparam \U1|Add0~14 .lut_mask = 16'h3C3F;
defparam \U1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y71_N21
dffeas \U1|h_count[7] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|h_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|h_count[7] .is_wysiwyg = "true";
defparam \U1|h_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y71_N12
cycloneive_lcell_comb \U1|Equal0~1 (
// Equation(s):
// \U1|Equal0~1_combout  = (!\U1|h_count [4] & (!\U1|h_count [7] & (\U1|h_count [5] & !\U1|h_count [3])))

	.dataa(\U1|h_count [4]),
	.datab(\U1|h_count [7]),
	.datac(\U1|h_count [5]),
	.datad(\U1|h_count [3]),
	.cin(gnd),
	.combout(\U1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Equal0~1 .lut_mask = 16'h0010;
defparam \U1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y71_N22
cycloneive_lcell_comb \U1|Add0~16 (
// Equation(s):
// \U1|Add0~16_combout  = (\U1|h_count [8] & (\U1|Add0~15  $ (GND))) # (!\U1|h_count [8] & (!\U1|Add0~15  & VCC))
// \U1|Add0~17  = CARRY((\U1|h_count [8] & !\U1|Add0~15 ))

	.dataa(\U1|h_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add0~15 ),
	.combout(\U1|Add0~16_combout ),
	.cout(\U1|Add0~17 ));
// synopsys translate_off
defparam \U1|Add0~16 .lut_mask = 16'hA50A;
defparam \U1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y71_N26
cycloneive_lcell_comb \U1|h_count~1 (
// Equation(s):
// \U1|h_count~1_combout  = (!\U1|Equal0~2_combout  & \U1|Add0~16_combout )

	.dataa(gnd),
	.datab(\U1|Equal0~2_combout ),
	.datac(\U1|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|h_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|h_count~1 .lut_mask = 16'h3030;
defparam \U1|h_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y71_N27
dffeas \U1|h_count[8] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|h_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|h_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|h_count[8] .is_wysiwyg = "true";
defparam \U1|h_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y71_N24
cycloneive_lcell_comb \U1|Add0~18 (
// Equation(s):
// \U1|Add0~18_combout  = \U1|Add0~17  $ (\U1|h_count [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|h_count [9]),
	.cin(\U1|Add0~17 ),
	.combout(\U1|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Add0~18 .lut_mask = 16'h0FF0;
defparam \U1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y71_N2
cycloneive_lcell_comb \U1|h_count~0 (
// Equation(s):
// \U1|h_count~0_combout  = (\U1|Add0~18_combout  & !\U1|Equal0~2_combout )

	.dataa(gnd),
	.datab(\U1|Add0~18_combout ),
	.datac(gnd),
	.datad(\U1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\U1|h_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|h_count~0 .lut_mask = 16'h00CC;
defparam \U1|h_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y71_N2
cycloneive_lcell_comb \U1|h_count[9]~feeder (
// Equation(s):
// \U1|h_count[9]~feeder_combout  = \U1|h_count~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|h_count~0_combout ),
	.cin(gnd),
	.combout(\U1|h_count[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|h_count[9]~feeder .lut_mask = 16'hFF00;
defparam \U1|h_count[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y71_N3
dffeas \U1|h_count[9] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|h_count[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|h_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|h_count[9] .is_wysiwyg = "true";
defparam \U1|h_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y71_N6
cycloneive_lcell_comb \U1|Equal0~2 (
// Equation(s):
// \U1|Equal0~2_combout  = (\U1|Equal0~1_combout  & (\U1|h_count [8] & (\U1|Equal0~0_combout  & \U1|h_count [9])))

	.dataa(\U1|Equal0~1_combout ),
	.datab(\U1|h_count [8]),
	.datac(\U1|Equal0~0_combout ),
	.datad(\U1|h_count [9]),
	.cin(gnd),
	.combout(\U1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Equal0~2 .lut_mask = 16'h8000;
defparam \U1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y71_N30
cycloneive_lcell_comb \U1|h_count~3 (
// Equation(s):
// \U1|h_count~3_combout  = (\U1|Add0~0_combout  & !\U1|Equal0~2_combout )

	.dataa(\U1|Add0~0_combout ),
	.datab(gnd),
	.datac(\U1|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|h_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|h_count~3 .lut_mask = 16'h0A0A;
defparam \U1|h_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y71_N31
dffeas \U1|h_count[0] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|h_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|h_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|h_count[0] .is_wysiwyg = "true";
defparam \U1|h_count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y71_N9
dffeas \U1|h_count[1] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|h_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|h_count[1] .is_wysiwyg = "true";
defparam \U1|h_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y71_N0
cycloneive_lcell_comb \U1|Equal0~0 (
// Equation(s):
// \U1|Equal0~0_combout  = (!\U1|h_count [1] & (!\U1|h_count [0] & (!\U1|h_count [2] & !\U1|h_count [6])))

	.dataa(\U1|h_count [1]),
	.datab(\U1|h_count [0]),
	.datac(\U1|h_count [2]),
	.datad(\U1|h_count [6]),
	.cin(gnd),
	.combout(\U1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Equal0~0 .lut_mask = 16'h0001;
defparam \U1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y71_N24
cycloneive_lcell_comb \U1|Equal1~0 (
// Equation(s):
// \U1|Equal1~0_combout  = ((\U1|h_count [8]) # ((!\U1|h_count [7]) # (!\U1|h_count [3]))) # (!\U1|h_count [4])

	.dataa(\U1|h_count [4]),
	.datab(\U1|h_count [8]),
	.datac(\U1|h_count [3]),
	.datad(\U1|h_count [7]),
	.cin(gnd),
	.combout(\U1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Equal1~0 .lut_mask = 16'hDFFF;
defparam \U1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y71_N26
cycloneive_lcell_comb \U1|Equal1~1 (
// Equation(s):
// \U1|Equal1~1_combout  = ((\U1|Equal1~0_combout ) # ((\U1|h_count [5]) # (!\U1|h_count [9]))) # (!\U1|Equal0~0_combout )

	.dataa(\U1|Equal0~0_combout ),
	.datab(\U1|Equal1~0_combout ),
	.datac(\U1|h_count [5]),
	.datad(\U1|h_count [9]),
	.cin(gnd),
	.combout(\U1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Equal1~1 .lut_mask = 16'hFDFF;
defparam \U1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y72_N28
cycloneive_lcell_comb \U1|v_count[9]~7 (
// Equation(s):
// \U1|v_count[9]~7_combout  = (!\U1|Equal1~1_combout ) # (!\U1|process_0~2_combout )

	.dataa(\U1|process_0~2_combout ),
	.datab(gnd),
	.datac(\U1|Equal1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|v_count[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|v_count[9]~7 .lut_mask = 16'h5F5F;
defparam \U1|v_count[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y72_N21
dffeas \U1|v_count[0] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|v_count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|v_count[9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|v_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|v_count[0] .is_wysiwyg = "true";
defparam \U1|v_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y72_N12
cycloneive_lcell_comb \U1|Add1~2 (
// Equation(s):
// \U1|Add1~2_combout  = (\U1|v_count [1] & (!\U1|Add1~1 )) # (!\U1|v_count [1] & ((\U1|Add1~1 ) # (GND)))
// \U1|Add1~3  = CARRY((!\U1|Add1~1 ) # (!\U1|v_count [1]))

	.dataa(gnd),
	.datab(\U1|v_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add1~1 ),
	.combout(\U1|Add1~2_combout ),
	.cout(\U1|Add1~3 ));
// synopsys translate_off
defparam \U1|Add1~2 .lut_mask = 16'h3C3F;
defparam \U1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y72_N14
cycloneive_lcell_comb \U1|Add1~4 (
// Equation(s):
// \U1|Add1~4_combout  = (\U1|v_count [2] & (\U1|Add1~3  $ (GND))) # (!\U1|v_count [2] & (!\U1|Add1~3  & VCC))
// \U1|Add1~5  = CARRY((\U1|v_count [2] & !\U1|Add1~3 ))

	.dataa(\U1|v_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add1~3 ),
	.combout(\U1|Add1~4_combout ),
	.cout(\U1|Add1~5 ));
// synopsys translate_off
defparam \U1|Add1~4 .lut_mask = 16'hA50A;
defparam \U1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y72_N24
cycloneive_lcell_comb \U1|v_count[2]~9 (
// Equation(s):
// \U1|v_count[2]~9_combout  = (\U1|process_0~2_combout  & ((\U1|Equal1~1_combout  & (\U1|v_count [2])) # (!\U1|Equal1~1_combout  & ((\U1|Add1~4_combout )))))

	.dataa(\U1|process_0~2_combout ),
	.datab(\U1|Equal1~1_combout ),
	.datac(\U1|v_count [2]),
	.datad(\U1|Add1~4_combout ),
	.cin(gnd),
	.combout(\U1|v_count[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|v_count[2]~9 .lut_mask = 16'hA280;
defparam \U1|v_count[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y72_N25
dffeas \U1|v_count[2] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|v_count[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|v_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|v_count[2] .is_wysiwyg = "true";
defparam \U1|v_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y72_N16
cycloneive_lcell_comb \U1|Add1~6 (
// Equation(s):
// \U1|Add1~6_combout  = (\U1|v_count [3] & (!\U1|Add1~5 )) # (!\U1|v_count [3] & ((\U1|Add1~5 ) # (GND)))
// \U1|Add1~7  = CARRY((!\U1|Add1~5 ) # (!\U1|v_count [3]))

	.dataa(\U1|v_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add1~5 ),
	.combout(\U1|Add1~6_combout ),
	.cout(\U1|Add1~7 ));
// synopsys translate_off
defparam \U1|Add1~6 .lut_mask = 16'h5A5F;
defparam \U1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y72_N30
cycloneive_lcell_comb \U1|v_count[3]~10 (
// Equation(s):
// \U1|v_count[3]~10_combout  = (\U1|process_0~2_combout  & ((\U1|Equal1~1_combout  & (\U1|v_count [3])) # (!\U1|Equal1~1_combout  & ((\U1|Add1~6_combout )))))

	.dataa(\U1|process_0~2_combout ),
	.datab(\U1|Equal1~1_combout ),
	.datac(\U1|v_count [3]),
	.datad(\U1|Add1~6_combout ),
	.cin(gnd),
	.combout(\U1|v_count[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U1|v_count[3]~10 .lut_mask = 16'hA280;
defparam \U1|v_count[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y72_N31
dffeas \U1|v_count[3] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|v_count[3]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|v_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|v_count[3] .is_wysiwyg = "true";
defparam \U1|v_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y72_N12
cycloneive_lcell_comb \U1|LessThan1~0 (
// Equation(s):
// \U1|LessThan1~0_combout  = (((!\U1|v_count [1] & !\U1|v_count [0])) # (!\U1|v_count [3])) # (!\U1|v_count [2])

	.dataa(\U1|v_count [1]),
	.datab(\U1|v_count [0]),
	.datac(\U1|v_count [2]),
	.datad(\U1|v_count [3]),
	.cin(gnd),
	.combout(\U1|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|LessThan1~0 .lut_mask = 16'h1FFF;
defparam \U1|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y72_N18
cycloneive_lcell_comb \U1|Add1~8 (
// Equation(s):
// \U1|Add1~8_combout  = (\U1|v_count [4] & (\U1|Add1~7  $ (GND))) # (!\U1|v_count [4] & (!\U1|Add1~7  & VCC))
// \U1|Add1~9  = CARRY((\U1|v_count [4] & !\U1|Add1~7 ))

	.dataa(gnd),
	.datab(\U1|v_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add1~7 ),
	.combout(\U1|Add1~8_combout ),
	.cout(\U1|Add1~9 ));
// synopsys translate_off
defparam \U1|Add1~8 .lut_mask = 16'hC30C;
defparam \U1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y72_N8
cycloneive_lcell_comb \U1|v_count[4]~5 (
// Equation(s):
// \U1|v_count[4]~5_combout  = (\U1|process_0~2_combout  & ((\U1|Equal1~1_combout  & (\U1|v_count [4])) # (!\U1|Equal1~1_combout  & ((\U1|Add1~8_combout )))))

	.dataa(\U1|process_0~2_combout ),
	.datab(\U1|Equal1~1_combout ),
	.datac(\U1|v_count [4]),
	.datad(\U1|Add1~8_combout ),
	.cin(gnd),
	.combout(\U1|v_count[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|v_count[4]~5 .lut_mask = 16'hA280;
defparam \U1|v_count[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y72_N9
dffeas \U1|v_count[4] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|v_count[4]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|v_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|v_count[4] .is_wysiwyg = "true";
defparam \U1|v_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y72_N20
cycloneive_lcell_comb \U1|Add1~10 (
// Equation(s):
// \U1|Add1~10_combout  = (\U1|v_count [5] & (!\U1|Add1~9 )) # (!\U1|v_count [5] & ((\U1|Add1~9 ) # (GND)))
// \U1|Add1~11  = CARRY((!\U1|Add1~9 ) # (!\U1|v_count [5]))

	.dataa(gnd),
	.datab(\U1|v_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add1~9 ),
	.combout(\U1|Add1~10_combout ),
	.cout(\U1|Add1~11 ));
// synopsys translate_off
defparam \U1|Add1~10 .lut_mask = 16'h3C3F;
defparam \U1|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y72_N0
cycloneive_lcell_comb \U1|v_count[5]~1 (
// Equation(s):
// \U1|v_count[5]~1_combout  = (\U1|process_0~2_combout  & ((\U1|Equal1~1_combout  & (\U1|v_count [5])) # (!\U1|Equal1~1_combout  & ((\U1|Add1~10_combout )))))

	.dataa(\U1|process_0~2_combout ),
	.datab(\U1|Equal1~1_combout ),
	.datac(\U1|v_count [5]),
	.datad(\U1|Add1~10_combout ),
	.cin(gnd),
	.combout(\U1|v_count[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|v_count[5]~1 .lut_mask = 16'hA280;
defparam \U1|v_count[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y72_N1
dffeas \U1|v_count[5] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|v_count[5]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|v_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|v_count[5] .is_wysiwyg = "true";
defparam \U1|v_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y72_N22
cycloneive_lcell_comb \U1|Add1~12 (
// Equation(s):
// \U1|Add1~12_combout  = (\U1|v_count [6] & (\U1|Add1~11  $ (GND))) # (!\U1|v_count [6] & (!\U1|Add1~11  & VCC))
// \U1|Add1~13  = CARRY((\U1|v_count [6] & !\U1|Add1~11 ))

	.dataa(gnd),
	.datab(\U1|v_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add1~11 ),
	.combout(\U1|Add1~12_combout ),
	.cout(\U1|Add1~13 ));
// synopsys translate_off
defparam \U1|Add1~12 .lut_mask = 16'hC30C;
defparam \U1|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y72_N2
cycloneive_lcell_comb \U1|v_count[6]~2 (
// Equation(s):
// \U1|v_count[6]~2_combout  = (\U1|process_0~2_combout  & ((\U1|Equal1~1_combout  & (\U1|v_count [6])) # (!\U1|Equal1~1_combout  & ((\U1|Add1~12_combout )))))

	.dataa(\U1|process_0~2_combout ),
	.datab(\U1|Equal1~1_combout ),
	.datac(\U1|v_count [6]),
	.datad(\U1|Add1~12_combout ),
	.cin(gnd),
	.combout(\U1|v_count[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|v_count[6]~2 .lut_mask = 16'hA280;
defparam \U1|v_count[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y72_N3
dffeas \U1|v_count[6] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|v_count[6]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|v_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|v_count[6] .is_wysiwyg = "true";
defparam \U1|v_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y72_N24
cycloneive_lcell_comb \U1|Add1~14 (
// Equation(s):
// \U1|Add1~14_combout  = (\U1|v_count [7] & (!\U1|Add1~13 )) # (!\U1|v_count [7] & ((\U1|Add1~13 ) # (GND)))
// \U1|Add1~15  = CARRY((!\U1|Add1~13 ) # (!\U1|v_count [7]))

	.dataa(gnd),
	.datab(\U1|v_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add1~13 ),
	.combout(\U1|Add1~14_combout ),
	.cout(\U1|Add1~15 ));
// synopsys translate_off
defparam \U1|Add1~14 .lut_mask = 16'h3C3F;
defparam \U1|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y72_N4
cycloneive_lcell_comb \U1|v_count[7]~3 (
// Equation(s):
// \U1|v_count[7]~3_combout  = (\U1|process_0~2_combout  & ((\U1|Equal1~1_combout  & (\U1|v_count [7])) # (!\U1|Equal1~1_combout  & ((\U1|Add1~14_combout )))))

	.dataa(\U1|process_0~2_combout ),
	.datab(\U1|Equal1~1_combout ),
	.datac(\U1|v_count [7]),
	.datad(\U1|Add1~14_combout ),
	.cin(gnd),
	.combout(\U1|v_count[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|v_count[7]~3 .lut_mask = 16'hA280;
defparam \U1|v_count[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y72_N5
dffeas \U1|v_count[7] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|v_count[7]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|v_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|v_count[7] .is_wysiwyg = "true";
defparam \U1|v_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y72_N8
cycloneive_lcell_comb \U1|LessThan1~1 (
// Equation(s):
// \U1|LessThan1~1_combout  = (!\U1|v_count [7] & (!\U1|v_count [4] & (!\U1|v_count [5] & !\U1|v_count [6])))

	.dataa(\U1|v_count [7]),
	.datab(\U1|v_count [4]),
	.datac(\U1|v_count [5]),
	.datad(\U1|v_count [6]),
	.cin(gnd),
	.combout(\U1|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|LessThan1~1 .lut_mask = 16'h0001;
defparam \U1|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y72_N26
cycloneive_lcell_comb \U1|Add1~16 (
// Equation(s):
// \U1|Add1~16_combout  = (\U1|v_count [8] & (\U1|Add1~15  $ (GND))) # (!\U1|v_count [8] & (!\U1|Add1~15  & VCC))
// \U1|Add1~17  = CARRY((\U1|v_count [8] & !\U1|Add1~15 ))

	.dataa(\U1|v_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U1|Add1~15 ),
	.combout(\U1|Add1~16_combout ),
	.cout(\U1|Add1~17 ));
// synopsys translate_off
defparam \U1|Add1~16 .lut_mask = 16'hA50A;
defparam \U1|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y72_N6
cycloneive_lcell_comb \U1|v_count[8]~4 (
// Equation(s):
// \U1|v_count[8]~4_combout  = (\U1|process_0~2_combout  & ((\U1|Equal1~1_combout  & ((\U1|v_count [8]))) # (!\U1|Equal1~1_combout  & (\U1|Add1~16_combout ))))

	.dataa(\U1|Add1~16_combout ),
	.datab(\U1|Equal1~1_combout ),
	.datac(\U1|v_count [8]),
	.datad(\U1|process_0~2_combout ),
	.cin(gnd),
	.combout(\U1|v_count[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|v_count[8]~4 .lut_mask = 16'hE200;
defparam \U1|v_count[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y72_N7
dffeas \U1|v_count[8] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|v_count[8]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|v_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|v_count[8] .is_wysiwyg = "true";
defparam \U1|v_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y72_N30
cycloneive_lcell_comb \U1|LessThan1~2 (
// Equation(s):
// \U1|LessThan1~2_combout  = (\U1|LessThan1~0_combout  & (\U1|LessThan1~1_combout  & !\U1|v_count [8]))

	.dataa(\U1|LessThan1~0_combout ),
	.datab(gnd),
	.datac(\U1|LessThan1~1_combout ),
	.datad(\U1|v_count [8]),
	.cin(gnd),
	.combout(\U1|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|LessThan1~2 .lut_mask = 16'h00A0;
defparam \U1|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y71_N22
cycloneive_lcell_comb \U1|process_0~1 (
// Equation(s):
// \U1|process_0~1_combout  = (!\U1|h_count [6] & (!\U1|h_count [5] & ((!\U1|h_count [3]) # (!\U1|h_count [4]))))

	.dataa(\U1|h_count [4]),
	.datab(\U1|h_count [6]),
	.datac(\U1|h_count [5]),
	.datad(\U1|h_count [3]),
	.cin(gnd),
	.combout(\U1|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|process_0~1 .lut_mask = 16'h0103;
defparam \U1|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y72_N28
cycloneive_lcell_comb \U1|Add1~18 (
// Equation(s):
// \U1|Add1~18_combout  = \U1|Add1~17  $ (\U1|v_count [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|v_count [9]),
	.cin(\U1|Add1~17 ),
	.combout(\U1|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Add1~18 .lut_mask = 16'h0FF0;
defparam \U1|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y72_N10
cycloneive_lcell_comb \U1|v_count[9]~0 (
// Equation(s):
// \U1|v_count[9]~0_combout  = (\U1|process_0~2_combout  & ((\U1|Equal1~1_combout  & ((\U1|v_count [9]))) # (!\U1|Equal1~1_combout  & (\U1|Add1~18_combout ))))

	.dataa(\U1|Add1~18_combout ),
	.datab(\U1|Equal1~1_combout ),
	.datac(\U1|v_count [9]),
	.datad(\U1|process_0~2_combout ),
	.cin(gnd),
	.combout(\U1|v_count[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|v_count[9]~0 .lut_mask = 16'hE200;
defparam \U1|v_count[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y72_N11
dffeas \U1|v_count[9] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|v_count[9]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|v_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|v_count[9] .is_wysiwyg = "true";
defparam \U1|v_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y72_N16
cycloneive_lcell_comb \U1|process_0~0 (
// Equation(s):
// \U1|process_0~0_combout  = (((!\U1|h_count [7] & !\U1|h_count [8])) # (!\U1|h_count [9])) # (!\U1|v_count [9])

	.dataa(\U1|v_count [9]),
	.datab(\U1|h_count [7]),
	.datac(\U1|h_count [9]),
	.datad(\U1|h_count [8]),
	.cin(gnd),
	.combout(\U1|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|process_0~0 .lut_mask = 16'h5F7F;
defparam \U1|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y72_N26
cycloneive_lcell_comb \U1|process_0~2 (
// Equation(s):
// \U1|process_0~2_combout  = (\U1|LessThan1~2_combout ) # ((\U1|process_0~0_combout ) # ((!\U1|h_count [8] & \U1|process_0~1_combout )))

	.dataa(\U1|LessThan1~2_combout ),
	.datab(\U1|h_count [8]),
	.datac(\U1|process_0~1_combout ),
	.datad(\U1|process_0~0_combout ),
	.cin(gnd),
	.combout(\U1|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|process_0~2 .lut_mask = 16'hFFBA;
defparam \U1|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y72_N6
cycloneive_lcell_comb \U1|v_count~8 (
// Equation(s):
// \U1|v_count~8_combout  = (\U1|process_0~2_combout  & \U1|Add1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U1|process_0~2_combout ),
	.datad(\U1|Add1~2_combout ),
	.cin(gnd),
	.combout(\U1|v_count~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|v_count~8 .lut_mask = 16'hF000;
defparam \U1|v_count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y72_N7
dffeas \U1|v_count[1] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|v_count~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|v_count[9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|v_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|v_count[1] .is_wysiwyg = "true";
defparam \U1|v_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y72_N10
cycloneive_lcell_comb \U1|LessThan6~1 (
// Equation(s):
// \U1|LessThan6~1_combout  = (\U1|v_count [1]) # ((\U1|v_count [2]) # ((\U1|v_count [0]) # (\U1|v_count [3])))

	.dataa(\U1|v_count [1]),
	.datab(\U1|v_count [2]),
	.datac(\U1|v_count [0]),
	.datad(\U1|v_count [3]),
	.cin(gnd),
	.combout(\U1|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \U1|LessThan6~1 .lut_mask = 16'hFFFE;
defparam \U1|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y72_N0
cycloneive_lcell_comb \U1|LessThan6~0 (
// Equation(s):
// \U1|LessThan6~0_combout  = (\U1|v_count [5] & (\U1|v_count [6] & (\U1|v_count [8] & \U1|v_count [7])))

	.dataa(\U1|v_count [5]),
	.datab(\U1|v_count [6]),
	.datac(\U1|v_count [8]),
	.datad(\U1|v_count [7]),
	.cin(gnd),
	.combout(\U1|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|LessThan6~0 .lut_mask = 16'h8000;
defparam \U1|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y72_N20
cycloneive_lcell_comb \U1|LessThan6~2 (
// Equation(s):
// \U1|LessThan6~2_combout  = (!\U1|v_count [9] & (((!\U1|LessThan6~1_combout  & !\U1|v_count [4])) # (!\U1|LessThan6~0_combout )))

	.dataa(\U1|LessThan6~1_combout ),
	.datab(\U1|LessThan6~0_combout ),
	.datac(\U1|v_count [4]),
	.datad(\U1|v_count [9]),
	.cin(gnd),
	.combout(\U1|LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \U1|LessThan6~2 .lut_mask = 16'h0037;
defparam \U1|LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y71_N23
dffeas \U1|video_on_v (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|LessThan6~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|video_on_v~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|video_on_v .is_wysiwyg = "true";
defparam \U1|video_on_v .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y72_N18
cycloneive_lcell_comb \U1|LessThan5~0 (
// Equation(s):
// \U1|LessThan5~0_combout  = ((!\U1|h_count [7] & !\U1|h_count [8])) # (!\U1|h_count [9])

	.dataa(gnd),
	.datab(\U1|h_count [7]),
	.datac(\U1|h_count [9]),
	.datad(\U1|h_count [8]),
	.cin(gnd),
	.combout(\U1|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|LessThan5~0 .lut_mask = 16'h0F3F;
defparam \U1|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y72_N0
cycloneive_lcell_comb \U1|video_on_h~feeder (
// Equation(s):
// \U1|video_on_h~feeder_combout  = \U1|LessThan5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|LessThan5~0_combout ),
	.cin(gnd),
	.combout(\U1|video_on_h~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|video_on_h~feeder .lut_mask = 16'hFF00;
defparam \U1|video_on_h~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y72_N1
dffeas \U1|video_on_h (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|video_on_h~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|video_on_h~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|video_on_h .is_wysiwyg = "true";
defparam \U1|video_on_h .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y71_N16
cycloneive_lcell_comb \U1|video_on (
// Equation(s):
// \U1|video_on~combout  = (\U1|video_on_v~q  & \U1|video_on_h~q )

	.dataa(gnd),
	.datab(\U1|video_on_v~q ),
	.datac(gnd),
	.datad(\U1|video_on_h~q ),
	.cin(gnd),
	.combout(\U1|video_on~combout ),
	.cout());
// synopsys translate_off
defparam \U1|video_on .lut_mask = 16'hCC00;
defparam \U1|video_on .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y72_N26
cycloneive_lcell_comb \U1|process_0~3 (
// Equation(s):
// \U1|process_0~3_combout  = ((\U1|h_count [8]) # (!\U1|h_count [9])) # (!\U1|h_count [7])

	.dataa(\U1|h_count [7]),
	.datab(gnd),
	.datac(\U1|h_count [8]),
	.datad(\U1|h_count [9]),
	.cin(gnd),
	.combout(\U1|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U1|process_0~3 .lut_mask = 16'hF5FF;
defparam \U1|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y71_N8
cycloneive_lcell_comb \U1|process_0~5 (
// Equation(s):
// \U1|process_0~5_combout  = (\U1|h_count [4] & (\U1|h_count [6] & \U1|h_count [3]))

	.dataa(\U1|h_count [4]),
	.datab(\U1|h_count [6]),
	.datac(\U1|h_count [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|process_0~5_combout ),
	.cout());
// synopsys translate_off
defparam \U1|process_0~5 .lut_mask = 16'h8080;
defparam \U1|process_0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y71_N28
cycloneive_lcell_comb \U1|process_0~4 (
// Equation(s):
// \U1|process_0~4_combout  = (\U1|h_count [5] & ((\U1|h_count [2]) # ((\U1|h_count [0]) # (\U1|h_count [1]))))

	.dataa(\U1|h_count [2]),
	.datab(\U1|h_count [0]),
	.datac(\U1|h_count [5]),
	.datad(\U1|h_count [1]),
	.cin(gnd),
	.combout(\U1|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \U1|process_0~4 .lut_mask = 16'hF0E0;
defparam \U1|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y71_N20
cycloneive_lcell_comb \U1|process_0~6 (
// Equation(s):
// \U1|process_0~6_combout  = (\U1|process_0~3_combout ) # ((\U1|process_0~1_combout ) # ((\U1|process_0~5_combout  & \U1|process_0~4_combout )))

	.dataa(\U1|process_0~3_combout ),
	.datab(\U1|process_0~5_combout ),
	.datac(\U1|process_0~1_combout ),
	.datad(\U1|process_0~4_combout ),
	.cin(gnd),
	.combout(\U1|process_0~6_combout ),
	.cout());
// synopsys translate_off
defparam \U1|process_0~6 .lut_mask = 16'hFEFA;
defparam \U1|process_0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y71_N21
dffeas \U1|horiz_sync (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|process_0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|horiz_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|horiz_sync .is_wysiwyg = "true";
defparam \U1|horiz_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y71_N0
cycloneive_lcell_comb \U1|horiz_sync_out~feeder (
// Equation(s):
// \U1|horiz_sync_out~feeder_combout  = \U1|horiz_sync~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|horiz_sync~q ),
	.cin(gnd),
	.combout(\U1|horiz_sync_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|horiz_sync_out~feeder .lut_mask = 16'hFF00;
defparam \U1|horiz_sync_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y71_N1
dffeas \U1|horiz_sync_out (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|horiz_sync_out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|horiz_sync_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|horiz_sync_out .is_wysiwyg = "true";
defparam \U1|horiz_sync_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y72_N12
cycloneive_lcell_comb \U1|process_0~7 (
// Equation(s):
// \U1|process_0~7_combout  = ((\U1|v_count [1] & ((\U1|v_count [2]) # (!\U1|v_count [0]))) # (!\U1|v_count [1] & (!\U1|v_count [2]))) # (!\U1|v_count [3])

	.dataa(\U1|v_count [1]),
	.datab(\U1|v_count [2]),
	.datac(\U1|v_count [0]),
	.datad(\U1|v_count [3]),
	.cin(gnd),
	.combout(\U1|process_0~7_combout ),
	.cout());
// synopsys translate_off
defparam \U1|process_0~7 .lut_mask = 16'h9BFF;
defparam \U1|process_0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y72_N14
cycloneive_lcell_comb \U1|process_0~8 (
// Equation(s):
// \U1|process_0~8_combout  = (\U1|process_0~7_combout ) # (((\U1|v_count [4]) # (\U1|v_count [9])) # (!\U1|LessThan6~0_combout ))

	.dataa(\U1|process_0~7_combout ),
	.datab(\U1|LessThan6~0_combout ),
	.datac(\U1|v_count [4]),
	.datad(\U1|v_count [9]),
	.cin(gnd),
	.combout(\U1|process_0~8_combout ),
	.cout());
// synopsys translate_off
defparam \U1|process_0~8 .lut_mask = 16'hFFFB;
defparam \U1|process_0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y72_N15
dffeas \U1|vert_sync (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|process_0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|vert_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|vert_sync .is_wysiwyg = "true";
defparam \U1|vert_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N0
cycloneive_lcell_comb \U1|vert_sync_out~feeder (
// Equation(s):
// \U1|vert_sync_out~feeder_combout  = \U1|vert_sync~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|vert_sync~q ),
	.cin(gnd),
	.combout(\U1|vert_sync_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|vert_sync_out~feeder .lut_mask = 16'hFF00;
defparam \U1|vert_sync_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y72_N1
dffeas \U1|vert_sync_out (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|vert_sync_out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|vert_sync_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|vert_sync_out .is_wysiwyg = "true";
defparam \U1|vert_sync_out .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y71_N25
dffeas \U1|pixel_column[1] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|h_count [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|LessThan5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_column [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_column[1] .is_wysiwyg = "true";
defparam \U1|pixel_column[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y71_N1
dffeas \U1|pixel_column[2] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|h_count [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|LessThan5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_column [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_column[2] .is_wysiwyg = "true";
defparam \U1|pixel_column[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y71_N31
dffeas \U1|pixel_column[0] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|h_count [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|LessThan5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_column [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_column[0] .is_wysiwyg = "true";
defparam \U1|pixel_column[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y71_N3
dffeas \U1|pixel_column[3] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|h_count [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|LessThan5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_column [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_column[3] .is_wysiwyg = "true";
defparam \U1|pixel_column[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y71_N30
cycloneive_lcell_comb \process_0~0 (
// Equation(s):
// \process_0~0_combout  = (!\U1|pixel_column [1] & (!\U1|pixel_column [2] & (!\U1|pixel_column [0] & !\U1|pixel_column [3])))

	.dataa(\U1|pixel_column [1]),
	.datab(\U1|pixel_column [2]),
	.datac(\U1|pixel_column [0]),
	.datad(\U1|pixel_column [3]),
	.cin(gnd),
	.combout(\process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \process_0~0 .lut_mask = 16'h0001;
defparam \process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y71_N12
cycloneive_lcell_comb \U1|pixel_column[7]~feeder (
// Equation(s):
// \U1|pixel_column[7]~feeder_combout  = \U1|h_count [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|h_count [7]),
	.cin(gnd),
	.combout(\U1|pixel_column[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|pixel_column[7]~feeder .lut_mask = 16'hFF00;
defparam \U1|pixel_column[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y71_N13
dffeas \U1|pixel_column[7] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|pixel_column[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|LessThan5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_column [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_column[7] .is_wysiwyg = "true";
defparam \U1|pixel_column[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y71_N16
cycloneive_lcell_comb \U1|pixel_column[6]~feeder (
// Equation(s):
// \U1|pixel_column[6]~feeder_combout  = \U1|h_count [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|h_count [6]),
	.cin(gnd),
	.combout(\U1|pixel_column[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|pixel_column[6]~feeder .lut_mask = 16'hFF00;
defparam \U1|pixel_column[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y71_N17
dffeas \U1|pixel_column[6] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|pixel_column[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|LessThan5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_column [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_column[6] .is_wysiwyg = "true";
defparam \U1|pixel_column[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y71_N15
dffeas \U1|pixel_column[8] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|h_count [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|LessThan5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_column [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_column[8] .is_wysiwyg = "true";
defparam \U1|pixel_column[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y71_N29
dffeas \U1|pixel_column[5] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|h_count [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|LessThan5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_column [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_column[5] .is_wysiwyg = "true";
defparam \U1|pixel_column[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y71_N27
dffeas \U1|pixel_column[4] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|h_count [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|LessThan5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_column [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_column[4] .is_wysiwyg = "true";
defparam \U1|pixel_column[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y71_N26
cycloneive_lcell_comb \process_0~1 (
// Equation(s):
// \process_0~1_combout  = (\U1|pixel_column [5] & ((\U1|pixel_column [4]) # (\U1|pixel_column [8]))) # (!\U1|pixel_column [5] & (\U1|pixel_column [4] & \U1|pixel_column [8]))

	.dataa(gnd),
	.datab(\U1|pixel_column [5]),
	.datac(\U1|pixel_column [4]),
	.datad(\U1|pixel_column [8]),
	.cin(gnd),
	.combout(\process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \process_0~1 .lut_mask = 16'hFCC0;
defparam \process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y71_N14
cycloneive_lcell_comb \process_0~2 (
// Equation(s):
// \process_0~2_combout  = (\U1|pixel_column [6] & ((\U1|pixel_column [8]) # ((!\process_0~0_combout  & \process_0~1_combout )))) # (!\U1|pixel_column [6] & (((\U1|pixel_column [8] & \process_0~1_combout ))))

	.dataa(\process_0~0_combout ),
	.datab(\U1|pixel_column [6]),
	.datac(\U1|pixel_column [8]),
	.datad(\process_0~1_combout ),
	.cin(gnd),
	.combout(\process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \process_0~2 .lut_mask = 16'hF4C0;
defparam \process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y71_N19
dffeas \U1|pixel_column[9] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|h_count [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|LessThan5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_column [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_column[9] .is_wysiwyg = "true";
defparam \U1|pixel_column[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y71_N18
cycloneive_lcell_comb \process_0~3 (
// Equation(s):
// \process_0~3_combout  = (\U1|pixel_column [9]) # (\U1|pixel_column [8] $ (((!\process_0~2_combout ) # (!\U1|pixel_column [7]))))

	.dataa(\U1|pixel_column [7]),
	.datab(\process_0~2_combout ),
	.datac(\U1|pixel_column [9]),
	.datad(\U1|pixel_column [8]),
	.cin(gnd),
	.combout(\process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \process_0~3 .lut_mask = 16'hF8F7;
defparam \process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y72_N7
dffeas \U1|pixel_row[0] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|v_count [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|LessThan6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_row [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_row[0] .is_wysiwyg = "true";
defparam \U1|pixel_row[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y72_N2
cycloneive_lcell_comb \U1|pixel_row[2]~feeder (
// Equation(s):
// \U1|pixel_row[2]~feeder_combout  = \U1|v_count [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|v_count [2]),
	.cin(gnd),
	.combout(\U1|pixel_row[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|pixel_row[2]~feeder .lut_mask = 16'hFF00;
defparam \U1|pixel_row[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y72_N3
dffeas \U1|pixel_row[2] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|pixel_row[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|LessThan6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_row [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_row[2] .is_wysiwyg = "true";
defparam \U1|pixel_row[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y72_N29
dffeas \U1|pixel_row[3] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|v_count [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|LessThan6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_row [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_row[3] .is_wysiwyg = "true";
defparam \U1|pixel_row[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y72_N16
cycloneive_lcell_comb \U1|pixel_row[1]~feeder (
// Equation(s):
// \U1|pixel_row[1]~feeder_combout  = \U1|v_count [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|v_count [1]),
	.cin(gnd),
	.combout(\U1|pixel_row[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|pixel_row[1]~feeder .lut_mask = 16'hFF00;
defparam \U1|pixel_row[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y72_N17
dffeas \U1|pixel_row[1] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|pixel_row[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|LessThan6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_row [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_row[1] .is_wysiwyg = "true";
defparam \U1|pixel_row[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y72_N28
cycloneive_lcell_comb \color[0]~0 (
// Equation(s):
// \color[0]~0_combout  = (!\U1|pixel_row [0] & (!\U1|pixel_row [2] & (!\U1|pixel_row [3] & !\U1|pixel_row [1])))

	.dataa(\U1|pixel_row [0]),
	.datab(\U1|pixel_row [2]),
	.datac(\U1|pixel_row [3]),
	.datad(\U1|pixel_row [1]),
	.cin(gnd),
	.combout(\color[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \color[0]~0 .lut_mask = 16'h0001;
defparam \color[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y71_N24
cycloneive_lcell_comb \color[0]~1 (
// Equation(s):
// \color[0]~1_combout  = (!\process_0~3_combout  & ((\process_0~0_combout ) # (\color[0]~0_combout )))

	.dataa(\process_0~0_combout ),
	.datab(\process_0~3_combout ),
	.datac(gnd),
	.datad(\color[0]~0_combout ),
	.cin(gnd),
	.combout(\color[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \color[0]~1 .lut_mask = 16'h3322;
defparam \color[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y71_N18
cycloneive_lcell_comb \U1|process_0~9 (
// Equation(s):
// \U1|process_0~9_combout  = (\SW[17]~input_o  & (\U1|video_on_v~q  & \U1|video_on_h~q ))

	.dataa(\SW[17]~input_o ),
	.datab(\U1|video_on_v~q ),
	.datac(gnd),
	.datad(\U1|video_on_h~q ),
	.cin(gnd),
	.combout(\U1|process_0~9_combout ),
	.cout());
// synopsys translate_off
defparam \U1|process_0~9 .lut_mask = 16'h8800;
defparam \U1|process_0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y71_N19
dffeas \U1|red_color_select[0] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\color[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|process_0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|red_color_select [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|red_color_select[0] .is_wysiwyg = "true";
defparam \U1|red_color_select[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y71_N1
dffeas \U1|red_out[0] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|red_color_select [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|red_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|red_out[0] .is_wysiwyg = "true";
defparam \U1|red_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y71_N25
dffeas \U1|red_out[1] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|red_color_select [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|red_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|red_out[1] .is_wysiwyg = "true";
defparam \U1|red_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y71_N0
cycloneive_lcell_comb \U1|red_out[2]~feeder (
// Equation(s):
// \U1|red_out[2]~feeder_combout  = \U1|red_color_select [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|red_color_select [0]),
	.cin(gnd),
	.combout(\U1|red_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out[2]~feeder .lut_mask = 16'hFF00;
defparam \U1|red_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y71_N1
dffeas \U1|red_out[2] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|red_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|red_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|red_out[2] .is_wysiwyg = "true";
defparam \U1|red_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y71_N3
dffeas \U1|red_out[3] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|red_color_select [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|red_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|red_out[3] .is_wysiwyg = "true";
defparam \U1|red_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y71_N7
dffeas \U1|red_out[4] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|red_color_select [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|red_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|red_out[4] .is_wysiwyg = "true";
defparam \U1|red_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y71_N10
cycloneive_lcell_comb \U1|red_out[5]~feeder (
// Equation(s):
// \U1|red_out[5]~feeder_combout  = \U1|red_color_select [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|red_color_select [0]),
	.cin(gnd),
	.combout(\U1|red_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out[5]~feeder .lut_mask = 16'hFF00;
defparam \U1|red_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y71_N11
dffeas \U1|red_out[5] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|red_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|red_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|red_out[5] .is_wysiwyg = "true";
defparam \U1|red_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y71_N17
dffeas \U1|red_out[6] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|red_color_select [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|red_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|red_out[6] .is_wysiwyg = "true";
defparam \U1|red_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y72_N1
dffeas \U1|pixel_row[8] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|v_count [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|LessThan6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_row [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_row[8] .is_wysiwyg = "true";
defparam \U1|pixel_row[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y71_N4
cycloneive_lcell_comb \color~6 (
// Equation(s):
// \color~6_combout  = (\U1|pixel_row [8]) # (!\U1|pixel_column [4])

	.dataa(gnd),
	.datab(\U1|pixel_row [8]),
	.datac(\U1|pixel_column [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\color~6_combout ),
	.cout());
// synopsys translate_off
defparam \color~6 .lut_mask = 16'hCFCF;
defparam \color~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y72_N31
dffeas \U1|pixel_row[5] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|v_count [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|LessThan6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_row [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_row[5] .is_wysiwyg = "true";
defparam \U1|pixel_row[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y71_N7
dffeas \U1|pixel_row[4] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|v_count [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|LessThan6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_row [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_row[4] .is_wysiwyg = "true";
defparam \U1|pixel_row[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y71_N6
cycloneive_lcell_comb \color~3 (
// Equation(s):
// \color~3_combout  = (\U1|pixel_row [4] & (((\U1|pixel_column [6])))) # (!\U1|pixel_row [4] & ((\U1|pixel_row [5]) # ((!\U1|pixel_column [5] & \U1|pixel_column [6]))))

	.dataa(\U1|pixel_row [5]),
	.datab(\U1|pixel_column [5]),
	.datac(\U1|pixel_row [4]),
	.datad(\U1|pixel_column [6]),
	.cin(gnd),
	.combout(\color~3_combout ),
	.cout());
// synopsys translate_off
defparam \color~3 .lut_mask = 16'hFB0A;
defparam \color~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y71_N21
dffeas \U1|pixel_row[7] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|v_count [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|LessThan6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_row [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_row[7] .is_wysiwyg = "true";
defparam \U1|pixel_row[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y71_N20
cycloneive_lcell_comb \color~2 (
// Equation(s):
// \color~2_combout  = (\U1|pixel_row [7] & ((\U1|pixel_column [7]) # ((!\U1|pixel_column [6])))) # (!\U1|pixel_row [7] & ((\U1|pixel_column [5] & ((!\U1|pixel_column [6]))) # (!\U1|pixel_column [5] & (\U1|pixel_column [7]))))

	.dataa(\U1|pixel_column [7]),
	.datab(\U1|pixel_column [5]),
	.datac(\U1|pixel_row [7]),
	.datad(\U1|pixel_column [6]),
	.cin(gnd),
	.combout(\color~2_combout ),
	.cout());
// synopsys translate_off
defparam \color~2 .lut_mask = 16'hA2FE;
defparam \color~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y71_N8
cycloneive_lcell_comb \color~4 (
// Equation(s):
// \color~4_combout  = (\color~3_combout ) # ((\color~2_combout ) # ((\process_0~0_combout ) # (\color[0]~0_combout )))

	.dataa(\color~3_combout ),
	.datab(\color~2_combout ),
	.datac(\process_0~0_combout ),
	.datad(\color[0]~0_combout ),
	.cin(gnd),
	.combout(\color~4_combout ),
	.cout());
// synopsys translate_off
defparam \color~4 .lut_mask = 16'hFFFE;
defparam \color~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y71_N11
dffeas \U1|pixel_row[6] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|v_count [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|LessThan6~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|pixel_row [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|pixel_row[6] .is_wysiwyg = "true";
defparam \U1|pixel_row[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y71_N10
cycloneive_lcell_comb \color~5 (
// Equation(s):
// \color~5_combout  = (\U1|pixel_row [6]) # ((!\U1|pixel_row [5] & (!\U1|pixel_row [7] & !\U1|pixel_column [7])))

	.dataa(\U1|pixel_row [5]),
	.datab(\U1|pixel_row [7]),
	.datac(\U1|pixel_row [6]),
	.datad(\U1|pixel_column [7]),
	.cin(gnd),
	.combout(\color~5_combout ),
	.cout());
// synopsys translate_off
defparam \color~5 .lut_mask = 16'hF0F1;
defparam \color~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y71_N22
cycloneive_lcell_comb \color[7]~7 (
// Equation(s):
// \color[7]~7_combout  = (!\process_0~3_combout  & ((\color~6_combout ) # ((\color~4_combout ) # (\color~5_combout ))))

	.dataa(\color~6_combout ),
	.datab(\process_0~3_combout ),
	.datac(\color~4_combout ),
	.datad(\color~5_combout ),
	.cin(gnd),
	.combout(\color[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \color[7]~7 .lut_mask = 16'h3332;
defparam \color[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y71_N12
cycloneive_lcell_comb \U1|red_color_select[7]~feeder (
// Equation(s):
// \U1|red_color_select[7]~feeder_combout  = \color[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\color[7]~7_combout ),
	.cin(gnd),
	.combout(\U1|red_color_select[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_color_select[7]~feeder .lut_mask = 16'hFF00;
defparam \U1|red_color_select[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y71_N13
dffeas \U1|red_color_select[7] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|red_color_select[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|process_0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|red_color_select [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|red_color_select[7] .is_wysiwyg = "true";
defparam \U1|red_color_select[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y71_N28
cycloneive_lcell_comb \U1|red_out[7]~feeder (
// Equation(s):
// \U1|red_out[7]~feeder_combout  = \U1|red_color_select [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|red_color_select [7]),
	.cin(gnd),
	.combout(\U1|red_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|red_out[7]~feeder .lut_mask = 16'hFF00;
defparam \U1|red_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y71_N29
dffeas \U1|red_out[7] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|red_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|red_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|red_out[7] .is_wysiwyg = "true";
defparam \U1|red_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y71_N4
cycloneive_lcell_comb \U1|green_color_select[0]~feeder (
// Equation(s):
// \U1|green_color_select[0]~feeder_combout  = \color[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\color[0]~1_combout ),
	.cin(gnd),
	.combout(\U1|green_color_select[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_color_select[0]~feeder .lut_mask = 16'hFF00;
defparam \U1|green_color_select[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y71_N26
cycloneive_lcell_comb \U1|process_0~10 (
// Equation(s):
// \U1|process_0~10_combout  = (\U1|video_on_v~q  & (\SW[16]~input_o  & \U1|video_on_h~q ))

	.dataa(gnd),
	.datab(\U1|video_on_v~q ),
	.datac(\SW[16]~input_o ),
	.datad(\U1|video_on_h~q ),
	.cin(gnd),
	.combout(\U1|process_0~10_combout ),
	.cout());
// synopsys translate_off
defparam \U1|process_0~10 .lut_mask = 16'hC000;
defparam \U1|process_0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y71_N5
dffeas \U1|green_color_select[0] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|green_color_select[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|process_0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|green_color_select [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|green_color_select[0] .is_wysiwyg = "true";
defparam \U1|green_color_select[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y71_N1
dffeas \U1|green_out[0] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|green_color_select [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|green_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|green_out[0] .is_wysiwyg = "true";
defparam \U1|green_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y71_N9
dffeas \U1|green_out[1] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|green_color_select [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|green_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|green_out[1] .is_wysiwyg = "true";
defparam \U1|green_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y71_N1
dffeas \U1|green_out[2] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|green_color_select [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|green_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|green_out[2] .is_wysiwyg = "true";
defparam \U1|green_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y71_N11
dffeas \U1|green_out[3] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|green_color_select [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|green_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|green_out[3] .is_wysiwyg = "true";
defparam \U1|green_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y71_N19
dffeas \U1|green_out[4] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|green_color_select [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|green_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|green_out[4] .is_wysiwyg = "true";
defparam \U1|green_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y71_N21
dffeas \U1|green_out[5] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|green_color_select [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|green_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|green_out[5] .is_wysiwyg = "true";
defparam \U1|green_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y71_N7
dffeas \U1|green_out[6] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|green_color_select [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|green_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|green_out[6] .is_wysiwyg = "true";
defparam \U1|green_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y71_N22
cycloneive_lcell_comb \U1|green_color_select[7]~feeder (
// Equation(s):
// \U1|green_color_select[7]~feeder_combout  = \color[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\color[7]~7_combout ),
	.cin(gnd),
	.combout(\U1|green_color_select[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_color_select[7]~feeder .lut_mask = 16'hFF00;
defparam \U1|green_color_select[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y71_N23
dffeas \U1|green_color_select[7] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|green_color_select[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|process_0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|green_color_select [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|green_color_select[7] .is_wysiwyg = "true";
defparam \U1|green_color_select[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y71_N8
cycloneive_lcell_comb \U1|green_out[7]~feeder (
// Equation(s):
// \U1|green_out[7]~feeder_combout  = \U1|green_color_select [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|green_color_select [7]),
	.cin(gnd),
	.combout(\U1|green_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|green_out[7]~feeder .lut_mask = 16'hFF00;
defparam \U1|green_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y71_N9
dffeas \U1|green_out[7] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|green_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|green_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|green_out[7] .is_wysiwyg = "true";
defparam \U1|green_out[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y71_N14
cycloneive_lcell_comb \U1|process_0~11 (
// Equation(s):
// \U1|process_0~11_combout  = (\SW[15]~input_o  & (\U1|video_on_v~q  & \U1|video_on_h~q ))

	.dataa(\SW[15]~input_o ),
	.datab(\U1|video_on_v~q ),
	.datac(gnd),
	.datad(\U1|video_on_h~q ),
	.cin(gnd),
	.combout(\U1|process_0~11_combout ),
	.cout());
// synopsys translate_off
defparam \U1|process_0~11 .lut_mask = 16'h8800;
defparam \U1|process_0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y71_N15
dffeas \U1|blue_color_select[0] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\color[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U1|process_0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|blue_color_select [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|blue_color_select[0] .is_wysiwyg = "true";
defparam \U1|blue_color_select[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y72_N0
cycloneive_lcell_comb \U1|blue_out[0]~feeder (
// Equation(s):
// \U1|blue_out[0]~feeder_combout  = \U1|blue_color_select [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|blue_color_select [0]),
	.cin(gnd),
	.combout(\U1|blue_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out[0]~feeder .lut_mask = 16'hFF00;
defparam \U1|blue_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y72_N1
dffeas \U1|blue_out[0] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|blue_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|blue_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|blue_out[0] .is_wysiwyg = "true";
defparam \U1|blue_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y72_N2
cycloneive_lcell_comb \U1|blue_out[1]~feeder (
// Equation(s):
// \U1|blue_out[1]~feeder_combout  = \U1|blue_color_select [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|blue_color_select [0]),
	.cin(gnd),
	.combout(\U1|blue_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out[1]~feeder .lut_mask = 16'hFF00;
defparam \U1|blue_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y72_N3
dffeas \U1|blue_out[1] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|blue_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|blue_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|blue_out[1] .is_wysiwyg = "true";
defparam \U1|blue_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y72_N0
cycloneive_lcell_comb \U1|blue_out[2]~feeder (
// Equation(s):
// \U1|blue_out[2]~feeder_combout  = \U1|blue_color_select [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|blue_color_select [0]),
	.cin(gnd),
	.combout(\U1|blue_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out[2]~feeder .lut_mask = 16'hFF00;
defparam \U1|blue_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y72_N1
dffeas \U1|blue_out[2] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|blue_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|blue_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|blue_out[2] .is_wysiwyg = "true";
defparam \U1|blue_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y72_N1
dffeas \U1|blue_out[3] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|blue_color_select [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|blue_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|blue_out[3] .is_wysiwyg = "true";
defparam \U1|blue_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y72_N11
dffeas \U1|blue_out[4] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\U1|blue_color_select [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|blue_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|blue_out[4] .is_wysiwyg = "true";
defparam \U1|blue_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y72_N24
cycloneive_lcell_comb \U1|blue_out[5]~feeder (
// Equation(s):
// \U1|blue_out[5]~feeder_combout  = \U1|blue_color_select [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|blue_color_select [0]),
	.cin(gnd),
	.combout(\U1|blue_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out[5]~feeder .lut_mask = 16'hFF00;
defparam \U1|blue_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y72_N25
dffeas \U1|blue_out[5] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|blue_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|blue_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|blue_out[5] .is_wysiwyg = "true";
defparam \U1|blue_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y72_N2
cycloneive_lcell_comb \U1|blue_out[6]~feeder (
// Equation(s):
// \U1|blue_out[6]~feeder_combout  = \U1|blue_color_select [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|blue_color_select [0]),
	.cin(gnd),
	.combout(\U1|blue_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out[6]~feeder .lut_mask = 16'hFF00;
defparam \U1|blue_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y72_N3
dffeas \U1|blue_out[6] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|blue_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|blue_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|blue_out[6] .is_wysiwyg = "true";
defparam \U1|blue_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y71_N24
cycloneive_lcell_comb \U1|blue_color_select[7]~feeder (
// Equation(s):
// \U1|blue_color_select[7]~feeder_combout  = \color[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\color[7]~7_combout ),
	.cin(gnd),
	.combout(\U1|blue_color_select[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_color_select[7]~feeder .lut_mask = 16'hFF00;
defparam \U1|blue_color_select[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y71_N25
dffeas \U1|blue_color_select[7] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|blue_color_select[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U1|process_0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|blue_color_select [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|blue_color_select[7] .is_wysiwyg = "true";
defparam \U1|blue_color_select[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y71_N8
cycloneive_lcell_comb \U1|blue_out[7]~feeder (
// Equation(s):
// \U1|blue_out[7]~feeder_combout  = \U1|blue_color_select [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U1|blue_color_select [7]),
	.cin(gnd),
	.combout(\U1|blue_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1|blue_out[7]~feeder .lut_mask = 16'hFF00;
defparam \U1|blue_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y71_N9
dffeas \U1|blue_out[7] (
	.clk(\U1|video_PLL_inst|altpll_component|auto_generated|clk[0]~clkctrl_outclk ),
	.d(\U1|blue_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|blue_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|blue_out[7] .is_wysiwyg = "true";
defparam \U1|blue_out[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N22
cycloneive_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N8
cycloneive_io_ibuf \CLOCK3_50~input (
	.i(CLOCK3_50),
	.ibar(gnd),
	.o(\CLOCK3_50~input_o ));
// synopsys translate_off
defparam \CLOCK3_50~input .bus_hold = "false";
defparam \CLOCK3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N15
cycloneive_io_ibuf \SMA_CLKIN~input (
	.i(SMA_CLKIN),
	.ibar(gnd),
	.o(\SMA_CLKIN~input_o ));
// synopsys translate_off
defparam \SMA_CLKIN~input .bus_hold = "false";
defparam \SMA_CLKIN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y73_N1
cycloneive_io_ibuf \UART_RTS~input (
	.i(UART_RTS),
	.ibar(gnd),
	.o(\UART_RTS~input_o ));
// synopsys translate_off
defparam \UART_RTS~input .bus_hold = "false";
defparam \UART_RTS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N8
cycloneive_io_ibuf \UART_RXD~input (
	.i(UART_RXD),
	.ibar(gnd),
	.o(\UART_RXD~input_o ));
// synopsys translate_off
defparam \UART_RXD~input .bus_hold = "false";
defparam \UART_RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y68_N1
cycloneive_io_ibuf \AUD_ADCDAT~input (
	.i(AUD_ADCDAT),
	.ibar(gnd),
	.o(\AUD_ADCDAT~input_o ));
// synopsys translate_off
defparam \AUD_ADCDAT~input .bus_hold = "false";
defparam \AUD_ADCDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N15
cycloneive_io_ibuf \LCD_DATA[0]~input (
	.i(LCD_DATA[0]),
	.ibar(gnd),
	.o(\LCD_DATA[0]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[0]~input .bus_hold = "false";
defparam \LCD_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N8
cycloneive_io_ibuf \LCD_DATA[1]~input (
	.i(LCD_DATA[1]),
	.ibar(gnd),
	.o(\LCD_DATA[1]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[1]~input .bus_hold = "false";
defparam \LCD_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N1
cycloneive_io_ibuf \LCD_DATA[2]~input (
	.i(LCD_DATA[2]),
	.ibar(gnd),
	.o(\LCD_DATA[2]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[2]~input .bus_hold = "false";
defparam \LCD_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y49_N8
cycloneive_io_ibuf \LCD_DATA[3]~input (
	.i(LCD_DATA[3]),
	.ibar(gnd),
	.o(\LCD_DATA[3]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[3]~input .bus_hold = "false";
defparam \LCD_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y54_N8
cycloneive_io_ibuf \LCD_DATA[4]~input (
	.i(LCD_DATA[4]),
	.ibar(gnd),
	.o(\LCD_DATA[4]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[4]~input .bus_hold = "false";
defparam \LCD_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N22
cycloneive_io_ibuf \LCD_DATA[5]~input (
	.i(LCD_DATA[5]),
	.ibar(gnd),
	.o(\LCD_DATA[5]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[5]~input .bus_hold = "false";
defparam \LCD_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y51_N15
cycloneive_io_ibuf \LCD_DATA[6]~input (
	.i(LCD_DATA[6]),
	.ibar(gnd),
	.o(\LCD_DATA[6]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[6]~input .bus_hold = "false";
defparam \LCD_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N1
cycloneive_io_ibuf \LCD_DATA[7]~input (
	.i(LCD_DATA[7]),
	.ibar(gnd),
	.o(\LCD_DATA[7]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[7]~input .bus_hold = "false";
defparam \LCD_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y67_N15
cycloneive_io_ibuf \PS2_CLK~input (
	.i(PS2_CLK),
	.ibar(gnd),
	.o(\PS2_CLK~input_o ));
// synopsys translate_off
defparam \PS2_CLK~input .bus_hold = "false";
defparam \PS2_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y59_N22
cycloneive_io_ibuf \PS2_DAT~input (
	.i(PS2_DAT),
	.ibar(gnd),
	.o(\PS2_DAT~input_o ));
// synopsys translate_off
defparam \PS2_DAT~input .bus_hold = "false";
defparam \PS2_DAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y67_N22
cycloneive_io_ibuf \PS2_CLK2~input (
	.i(PS2_CLK2),
	.ibar(gnd),
	.o(\PS2_CLK2~input_o ));
// synopsys translate_off
defparam \PS2_CLK2~input .bus_hold = "false";
defparam \PS2_CLK2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y65_N15
cycloneive_io_ibuf \PS2_DAT2~input (
	.i(PS2_DAT2),
	.ibar(gnd),
	.o(\PS2_DAT2~input_o ));
// synopsys translate_off
defparam \PS2_DAT2~input .bus_hold = "false";
defparam \PS2_DAT2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[0]~input (
	.i(SRAM_DQ[0]),
	.ibar(gnd),
	.o(\SRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[0]~input .bus_hold = "false";
defparam \SRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \SRAM_DQ[1]~input (
	.i(SRAM_DQ[1]),
	.ibar(gnd),
	.o(\SRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[1]~input .bus_hold = "false";
defparam \SRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[2]~input (
	.i(SRAM_DQ[2]),
	.ibar(gnd),
	.o(\SRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[2]~input .bus_hold = "false";
defparam \SRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[3]~input (
	.i(SRAM_DQ[3]),
	.ibar(gnd),
	.o(\SRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[3]~input .bus_hold = "false";
defparam \SRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[4]~input (
	.i(SRAM_DQ[4]),
	.ibar(gnd),
	.o(\SRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[4]~input .bus_hold = "false";
defparam \SRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[5]~input (
	.i(SRAM_DQ[5]),
	.ibar(gnd),
	.o(\SRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[5]~input .bus_hold = "false";
defparam \SRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[6]~input (
	.i(SRAM_DQ[6]),
	.ibar(gnd),
	.o(\SRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[6]~input .bus_hold = "false";
defparam \SRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[7]~input (
	.i(SRAM_DQ[7]),
	.ibar(gnd),
	.o(\SRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[7]~input .bus_hold = "false";
defparam \SRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \SRAM_DQ[8]~input (
	.i(SRAM_DQ[8]),
	.ibar(gnd),
	.o(\SRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[8]~input .bus_hold = "false";
defparam \SRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \SRAM_DQ[9]~input (
	.i(SRAM_DQ[9]),
	.ibar(gnd),
	.o(\SRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[9]~input .bus_hold = "false";
defparam \SRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \SRAM_DQ[10]~input (
	.i(SRAM_DQ[10]),
	.ibar(gnd),
	.o(\SRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[10]~input .bus_hold = "false";
defparam \SRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \SRAM_DQ[11]~input (
	.i(SRAM_DQ[11]),
	.ibar(gnd),
	.o(\SRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[11]~input .bus_hold = "false";
defparam \SRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \SRAM_DQ[12]~input (
	.i(SRAM_DQ[12]),
	.ibar(gnd),
	.o(\SRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[12]~input .bus_hold = "false";
defparam \SRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[13]~input (
	.i(SRAM_DQ[13]),
	.ibar(gnd),
	.o(\SRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[13]~input .bus_hold = "false";
defparam \SRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[14]~input (
	.i(SRAM_DQ[14]),
	.ibar(gnd),
	.o(\SRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[14]~input .bus_hold = "false";
defparam \SRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[15]~input (
	.i(SRAM_DQ[15]),
	.ibar(gnd),
	.o(\SRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[15]~input .bus_hold = "false";
defparam \SRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y69_N8
cycloneive_io_ibuf \AUD_ADCLRCK~input (
	.i(AUD_ADCLRCK),
	.ibar(gnd),
	.o(\AUD_ADCLRCK~input_o ));
// synopsys translate_off
defparam \AUD_ADCLRCK~input .bus_hold = "false";
defparam \AUD_ADCLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y60_N15
cycloneive_io_ibuf \AUD_BCLK~input (
	.i(AUD_BCLK),
	.ibar(gnd),
	.o(\AUD_BCLK~input_o ));
// synopsys translate_off
defparam \AUD_BCLK~input .bus_hold = "false";
defparam \AUD_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y66_N15
cycloneive_io_ibuf \AUD_DACLRCK~input (
	.i(AUD_DACLRCK),
	.ibar(gnd),
	.o(\AUD_DACLRCK~input_o ));
// synopsys translate_off
defparam \AUD_DACLRCK~input .bus_hold = "false";
defparam \AUD_DACLRCK~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
