#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x559ff7749030 .scope module, "stimulus" "stimulus" 2 1;
 .timescale 0 0;
L_0x559ff7786950 .functor BUFZ 1, v0x559ff77a8b30_0, C4<0>, C4<0>, C4<0>;
v0x559ff77a83a0_0 .var *"_s12", 0 0; Local signal
L_0x7fed6b1580f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559ff77a84a0_0 .net "bias", 15 0, L_0x7fed6b1580f0;  1 drivers
v0x559ff77a8580_0 .net "clk", 0 0, L_0x559ff7786950;  1 drivers
L_0x7fed6b1580a8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x559ff77a8620_0 .net "inputs", 3 0, L_0x7fed6b1580a8;  1 drivers
v0x559ff77a86c0_0 .net "read_data", 7 0, v0x559ff77a7a10_0;  1 drivers
v0x559ff77a8780_0 .var "reg_address", 13 0;
L_0x7fed6b158018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x559ff77a8820_0 .net "reg_addrvalid", 0 0, L_0x7fed6b158018;  1 drivers
L_0x7fed6b158060 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x559ff77a88c0_0 .net "reg_bytecnt", 6 0, L_0x7fed6b158060;  1 drivers
v0x559ff77a8990_0 .var "reg_read", 0 0;
v0x559ff77a8a60_0 .var "reg_write", 0 0;
v0x559ff77a8b30_0 .var "usb_clk", 0 0;
L_0x7fed6b158138 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x559ff77a8bd0_0 .net "weights", 15 0, L_0x7fed6b158138;  1 drivers
v0x559ff77a8c70_0 .var "write_data", 7 0;
S_0x559ff77491b0 .scope module, "registers" "cw305_reg_ml" 2 26, 3 33 0, S_0x559ff7749030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "usb_clk"
    .port_info 1 /INPUT 14 "reg_address"
    .port_info 2 /INPUT 7 "reg_bytecnt"
    .port_info 3 /OUTPUT 8 "read_data"
    .port_info 4 /INPUT 8 "write_data"
    .port_info 5 /INPUT 1 "reg_read"
    .port_info 6 /INPUT 1 "reg_write"
    .port_info 7 /INPUT 1 "reg_addrvalid"
P_0x559ff7773ad0 .param/l "pADDR_WIDTH" 0 3 34, +C4<00000000000000000000000000010101>;
P_0x559ff7773b10 .param/l "pBIASCNT" 0 3 39, +C4<00000000000000000000000000010000>;
P_0x559ff7773b50 .param/l "pBYTECNT_SIZE" 0 3 35, +C4<00000000000000000000000000000111>;
P_0x559ff7773b90 .param/l "pINPUTCNT" 0 3 37, +C4<00000000000000000000000000000100>;
P_0x559ff7773bd0 .param/l "pOUTPUTCNT" 0 3 38, +C4<00000000000000000000000000000100>;
P_0x559ff7773c10 .param/l "pWEIGHTCNT" 0 3 36, +C4<00000000000000000000000000010000>;
v0x559ff7786690_0 .var "bias", 15 0;
L_0x7fed6b158180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559ff77a7790_0 .net "buildtime", 31 0, L_0x7fed6b158180;  1 drivers
v0x559ff77a7870_0 .var "inputs", 3 0;
v0x559ff77a7930_0 .var "outputs", 3 0;
v0x559ff77a7a10_0 .var "read_data", 7 0;
v0x559ff77a7b40_0 .net "reg_address", 13 0, v0x559ff77a8780_0;  1 drivers
v0x559ff77a7c20_0 .net "reg_addrvalid", 0 0, L_0x7fed6b158018;  alias, 1 drivers
v0x559ff77a7ce0_0 .net "reg_bytecnt", 6 0, L_0x7fed6b158060;  alias, 1 drivers
v0x559ff77a7dc0_0 .net "reg_read", 0 0, v0x559ff77a8990_0;  1 drivers
v0x559ff77a7e80_0 .var "reg_read_data", 7 0;
v0x559ff77a7f60_0 .net "reg_write", 0 0, v0x559ff77a8a60_0;  1 drivers
v0x559ff77a8020_0 .net "usb_clk", 0 0, L_0x559ff7786950;  alias, 1 drivers
v0x559ff77a80e0_0 .var "weights", 15 0;
v0x559ff77a81c0_0 .net "write_data", 7 0, v0x559ff77a8c70_0;  1 drivers
E_0x559ff77870a0/0 .event edge, v0x559ff77a7c20_0, v0x559ff77a7f60_0, v0x559ff77a7b40_0, v0x559ff77a81c0_0;
E_0x559ff77870a0/1 .event edge, v0x559ff77a7ce0_0;
E_0x559ff77870a0 .event/or E_0x559ff77870a0/0, E_0x559ff77870a0/1;
E_0x559ff7789ec0 .event posedge, v0x559ff77a8020_0;
E_0x559ff77883d0/0 .event edge, v0x559ff77a7c20_0, v0x559ff77a7dc0_0, v0x559ff77a7b40_0, v0x559ff77a7ce0_0;
E_0x559ff77883d0/1 .event edge, v0x559ff77a7870_0, v0x559ff77a80e0_0, v0x559ff7786690_0, v0x559ff77a7930_0;
E_0x559ff77883d0 .event/or E_0x559ff77883d0/0, E_0x559ff77883d0/1;
    .scope S_0x559ff77491b0;
T_0 ;
    %wait E_0x559ff77883d0;
    %load/vec4 v0x559ff77a7c20_0;
    %load/vec4 v0x559ff77a7dc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x559ff77a7b40_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 14;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 14;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 14;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 14;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559ff77a7e80_0, 0, 8;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x559ff77a7870_0;
    %load/vec4 v0x559ff77a7ce0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %store/vec4 v0x559ff77a7e80_0, 0, 8;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x559ff77a80e0_0;
    %load/vec4 v0x559ff77a7ce0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %store/vec4 v0x559ff77a7e80_0, 0, 8;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x559ff7786690_0;
    %load/vec4 v0x559ff77a7ce0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %store/vec4 v0x559ff77a7e80_0, 0, 8;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x559ff77a7930_0;
    %load/vec4 v0x559ff77a7ce0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %store/vec4 v0x559ff77a7e80_0, 0, 8;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559ff77a7e80_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x559ff77491b0;
T_1 ;
    %wait E_0x559ff7789ec0;
    %load/vec4 v0x559ff77a7e80_0;
    %assign/vec4 v0x559ff77a7a10_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x559ff77491b0;
T_2 ;
    %wait E_0x559ff77870a0;
    %load/vec4 v0x559ff77a7c20_0;
    %load/vec4 v0x559ff77a7f60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x559ff77a7b40_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 14;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 14;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 14;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 14;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x559ff77a81c0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x559ff77a7ce0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x559ff77a7870_0, 4, 5;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x559ff77a81c0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x559ff77a7ce0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x559ff77a80e0_0, 4, 5;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x559ff77a81c0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x559ff77a7ce0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x559ff7786690_0, 4, 5;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0x559ff77a81c0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x559ff77a7ce0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x559ff77a7930_0, 4, 5;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x559ff7749030;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559ff77a8b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559ff77a8990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559ff77a8a60_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x559ff77a8c70_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x559ff7749030;
T_4 ;
    %load/vec4 v0x559ff77a8580_0;
    %inv;
    %store/vec4 v0x559ff77a83a0_0, 0, 1;
    %pushi/vec4 3906250000, 0, 54;
    %concati/vec4 0, 0, 10;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x559ff77a83a0_0;
    %store/vec4 v0x559ff77a8b30_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x559ff7749030;
T_5 ;
    %vpi_call 2 39 "$dumpfile", "regs.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x559ff7749030 {0 0 0};
    %pushi/vec4 4, 0, 14;
    %store/vec4 v0x559ff77a8780_0, 0, 14;
    %load/vec4 v0x559ff77a8620_0;
    %pad/u 8;
    %store/vec4 v0x559ff77a8c70_0, 0, 8;
    %delay 658067456, 1164;
    %vpi_call 2 43 "$display", "waiting. . ." {0 0 0};
    %delay 658067456, 1164;
    %vpi_call 2 44 "$display", "Address: %h", v0x559ff77a8780_0 {0 0 0};
    %delay 658067456, 1164;
    %vpi_call 2 45 "$display", "Data to read: %b", v0x559ff77a86c0_0 {0 0 0};
    %delay 658067456, 1164;
    %vpi_call 2 46 "$display", "Data to write: %b", v0x559ff77a8c70_0 {0 0 0};
    %pushi/vec4 5, 0, 14;
    %store/vec4 v0x559ff77a8780_0, 0, 14;
    %load/vec4 v0x559ff77a8bd0_0;
    %pad/u 8;
    %store/vec4 v0x559ff77a8c70_0, 0, 8;
    %delay 658067456, 1164;
    %vpi_call 2 49 "$display", "waiting. . ." {0 0 0};
    %delay 658067456, 1164;
    %vpi_call 2 50 "$display", "Address: %h", v0x559ff77a8780_0 {0 0 0};
    %delay 658067456, 1164;
    %vpi_call 2 51 "$display", "Data to read: %b", v0x559ff77a86c0_0 {0 0 0};
    %delay 658067456, 1164;
    %vpi_call 2 52 "$display", "Data to write: %b", v0x559ff77a8c70_0 {0 0 0};
    %delay 658067456, 1164;
    %pushi/vec4 6, 0, 14;
    %store/vec4 v0x559ff77a8780_0, 0, 14;
    %load/vec4 v0x559ff77a84a0_0;
    %pad/u 8;
    %store/vec4 v0x559ff77a8c70_0, 0, 8;
    %delay 658067456, 1164;
    %vpi_call 2 55 "$display", "waiting. . ." {0 0 0};
    %delay 658067456, 1164;
    %vpi_call 2 56 "$display", "Address: %h", v0x559ff77a8780_0 {0 0 0};
    %delay 658067456, 1164;
    %vpi_call 2 57 "$display", "Data to read: %b", v0x559ff77a86c0_0 {0 0 0};
    %delay 658067456, 1164;
    %vpi_call 2 58 "$display", "Data to write: %b", v0x559ff77a8c70_0 {0 0 0};
    %delay 658067456, 1164;
    %pushi/vec4 7, 0, 14;
    %store/vec4 v0x559ff77a8780_0, 0, 14;
    %delay 658067456, 1164;
    %vpi_call 2 60 "$display", "waiting. . ." {0 0 0};
    %delay 658067456, 1164;
    %vpi_call 2 61 "$display", "Address: %h", v0x559ff77a8780_0 {0 0 0};
    %delay 658067456, 1164;
    %vpi_call 2 62 "$display", "Outputs: %b", v0x559ff77a86c0_0 {0 0 0};
    %delay 658067456, 1164;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "cw_305_reg_ml_tb.v";
    "cw305_reg_ml.v";
