#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Fri Feb 16 12:52:30 2018
# Process ID: 15936
# Current directory: C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.runs/synth_1
# Command line: vivado.exe -log Scaler_Streamer_Top_Block.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Scaler_Streamer_Top_Block.tcl
# Log file: C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.runs/synth_1/Scaler_Streamer_Top_Block.vds
# Journal file: C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Scaler_Streamer_Top_Block.tcl -notrace
Command: synth_design -top Scaler_Streamer_Top_Block -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8296 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 359.605 ; gain = 101.738
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Scaler_Streamer_Top_Block' [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Scaler_Streamer_Top_Block.v:23]
	Parameter WAIT_FOR_START bound to: 0 - type: integer 
	Parameter STREAMING bound to: 1 - type: integer 
	Parameter READ_HOST_DATA bound to: 2 - type: integer 
	Parameter PROCESS_HOST_DATA bound to: 3 - type: integer 
	Parameter RESET bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.runs/synth_1/.Xil/Vivado-15936-Gogol-Laptop/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.runs/synth_1/.Xil/Vivado-15936-Gogol-Laptop/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clkDiv' of module 'clk_wiz_0' requires 5 connections, but only 4 given [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Scaler_Streamer_Top_Block.v:41]
INFO: [Synth 8-638] synthesizing module 'TempImgCreator' [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/TempImgCreator.v:23]
INFO: [Synth 8-256] done synthesizing module 'TempImgCreator' (2#1) [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/TempImgCreator.v:23]
INFO: [Synth 8-638] synthesizing module 'Sync_245_Controller' [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Sync_245_Controller.v:23]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter PRE_RD_START bound to: 1 - type: integer 
	Parameter RD_START bound to: 2 - type: integer 
	Parameter READ_DATA bound to: 3 - type: integer 
	Parameter RD_STOP bound to: 4 - type: integer 
	Parameter WR_START bound to: 5 - type: integer 
	Parameter WR_START_POST bound to: 6 - type: integer 
	Parameter WRITE_DATA bound to: 7 - type: integer 
	Parameter WR_STOP bound to: 8 - type: integer 
	Parameter WR_POST_2 bound to: 9 - type: integer 
	Parameter WR_START_PRE bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'async_fifo' [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/Loopback-FPGA/fpga_usb_sync_245.srcs/sources_1/new/async_fifo.v:29]
	Parameter datawidth bound to: 8 - type: integer 
	Parameter DATADEPTH bound to: 32 - type: integer 
	Parameter addresswidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'graycounter' [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/Loopback-FPGA/fpga_usb_sync_245.srcs/sources_1/new/graycounter.v:22]
	Parameter counterwidth bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'graycounter' (3#1) [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/Loopback-FPGA/fpga_usb_sync_245.srcs/sources_1/new/graycounter.v:22]
INFO: [Synth 8-256] done synthesizing module 'async_fifo' (4#1) [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/Loopback-FPGA/fpga_usb_sync_245.srcs/sources_1/new/async_fifo.v:29]
INFO: [Synth 8-256] done synthesizing module 'Sync_245_Controller' (5#1) [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Sync_245_Controller.v:23]
INFO: [Synth 8-256] done synthesizing module 'Scaler_Streamer_Top_Block' (6#1) [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Scaler_Streamer_Top_Block.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 411.449 ; gain = 153.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 411.449 ; gain = 153.582
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.runs/synth_1/.Xil/Vivado-15936-Gogol-Laptop/dcp3/clk_wiz_0_in_context.xdc] for cell 'clkDiv'
Finished Parsing XDC File [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.runs/synth_1/.Xil/Vivado-15936-Gogol-Laptop/dcp3/clk_wiz_0_in_context.xdc] for cell 'clkDiv'
Parsing XDC File [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/constrs_1/new/Sync_Scaler_Constraint.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/constrs_1/new/Sync_Scaler_Constraint.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'controller/dataRxFifo/pWrite_counter/graycount_reg[5]/Q'. [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/constrs_1/new/Sync_Scaler_Constraint.xdc:93]
WARNING: [Vivado 12-508] No pins matched 'controller/dataRxFifo/pWrite_counter/graycount_reg[6]/Q'. [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/constrs_1/new/Sync_Scaler_Constraint.xdc:94]
WARNING: [Vivado 12-508] No pins matched 'controller/dataTxFifo/pRead_counter/graycount_reg[5]/Q'. [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/constrs_1/new/Sync_Scaler_Constraint.xdc:95]
WARNING: [Vivado 12-508] No pins matched 'controller/dataTxFifo/pRead_counter/graycount_reg[6]/Q'. [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/constrs_1/new/Sync_Scaler_Constraint.xdc:96]
Finished Parsing XDC File [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/constrs_1/new/Sync_Scaler_Constraint.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/constrs_1/new/Sync_Scaler_Constraint.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Scaler_Streamer_Top_Block_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/constrs_1/new/Sync_Scaler_Constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Scaler_Streamer_Top_Block_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Scaler_Streamer_Top_Block_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 765.180 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 765.180 ; gain = 507.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 765.180 ; gain = 507.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.runs/synth_1/.Xil/Vivado-15936-Gogol-Laptop/dcp3/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.runs/synth_1/.Xil/Vivado-15936-Gogol-Laptop/dcp3/clk_wiz_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for clkDiv. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 765.180 ; gain = 507.313
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element scaler_reg was removed.  [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/TempImgCreator.v:37]
WARNING: [Synth 8-6014] Unused sequential element binary_count_reg was removed.  [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/Loopback-FPGA/fpga_usb_sync_245.srcs/sources_1/new/graycounter.v:35]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Scaler_Streamer_Top_Block'
INFO: [Synth 8-5544] ROM "readHostData" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "global_rst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'status_reg' [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/Loopback-FPGA/fpga_usb_sync_245.srcs/sources_1/new/async_fifo.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'WR_reg' [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Sync_245_Controller.v:121]
WARNING: [Synth 8-327] inferring latch for variable 'RD_reg' [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Sync_245_Controller.v:105]
WARNING: [Synth 8-327] inferring latch for variable 'OE_reg' [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Sync_245_Controller.v:97]
WARNING: [Synth 8-327] inferring latch for variable 'sendData_reg' [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Sync_245_Controller.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'recvData_reg' [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Sync_245_Controller.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'dataGood_reg' [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Scaler_Streamer_Top_Block.v:71]
WARNING: [Synth 8-327] inferring latch for variable 'global_rst_reg' [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Scaler_Streamer_Top_Block.v:44]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 765.180 ; gain = 507.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
+---XORs : 
	   2 Input      4 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 4     
+---RAMs : 
	              256 Bit         RAMs := 2     
+---Muxes : 
	   6 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Scaler_Streamer_Top_Block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   6 Input     10 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module TempImgCreator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
Module graycounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module async_fifo 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module Sync_245_Controller 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element controller/dataTxFifo/pWrite_counter/binary_count_reg was removed.  [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/Loopback-FPGA/fpga_usb_sync_245.srcs/sources_1/new/graycounter.v:35]
WARNING: [Synth 8-6014] Unused sequential element controller/dataTxFifo/pRead_counter/binary_count_reg was removed.  [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/Loopback-FPGA/fpga_usb_sync_245.srcs/sources_1/new/graycounter.v:35]
WARNING: [Synth 8-6014] Unused sequential element controller/dataRxFifo/pWrite_counter/binary_count_reg was removed.  [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/Loopback-FPGA/fpga_usb_sync_245.srcs/sources_1/new/graycounter.v:35]
WARNING: [Synth 8-6014] Unused sequential element controller/dataRxFifo/pRead_counter/binary_count_reg was removed.  [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/Loopback-FPGA/fpga_usb_sync_245.srcs/sources_1/new/graycounter.v:35]
WARNING: [Synth 8-6014] Unused sequential element imgStreamer/scaler_reg was removed.  [C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/TempImgCreator.v:37]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (state_reg[3]) is unused and will be removed from module Scaler_Streamer_Top_Block.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 765.180 ; gain = 507.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------------+----------------------------------+-----------+----------------------+--------------+
|Module Name               | RTL Object                       | Inference | Size (Depth x Width) | Primitives   | 
+--------------------------+----------------------------------+-----------+----------------------+--------------+
|Scaler_Streamer_Top_Block | controller/dataTxFifo/memory_reg | Implied   | 32 x 8               | RAM32M x 2   | 
|Scaler_Streamer_Top_Block | controller/dataRxFifo/memory_reg | Implied   | 32 x 8               | RAM32M x 2   | 
+--------------------------+----------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkDiv/clk_out1' to pin 'clkDiv/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkDiv/clk_out2' to pin 'clkDiv/bbstub_clk_out2/O'
WARNING: [Synth 8-565] redefining clock 'sys_clk'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 765.180 ; gain = 507.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 765.180 ; gain = 507.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+--------------------------+----------------------------------+-----------+----------------------+--------------+
|Module Name               | RTL Object                       | Inference | Size (Depth x Width) | Primitives   | 
+--------------------------+----------------------------------+-----------+----------------------+--------------+
|Scaler_Streamer_Top_Block | controller/dataTxFifo/memory_reg | Implied   | 32 x 8               | RAM32M x 2   | 
|Scaler_Streamer_Top_Block | controller/dataRxFifo/memory_reg | Implied   | 32 x 8               | RAM32M x 2   | 
+--------------------------+----------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (state_reg[2]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (global_rst_reg) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (counter_reg[9]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (counter_reg[8]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (counter_reg[7]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (counter_reg[6]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (counter_reg[5]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (counter_reg[4]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (counter_reg[3]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (counter_reg[2]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (counter_reg[1]) is unused and will be removed from module Scaler_Streamer_Top_Block.
WARNING: [Synth 8-3332] Sequential element (counter_reg[0]) is unused and will be removed from module Scaler_Streamer_Top_Block.
INFO: [Synth 8-3886] merging instance 'controller/dataRxFifo/pWrite_counter/binary_count_reg[1]' (FDRE_1) to 'controller/dataRxFifo/pWrite_counter/graycount_reg[0]'
INFO: [Synth 8-3886] merging instance 'controller/dataRxFifo/pRead_counter/binary_count_reg[1]' (FDRE_1) to 'controller/dataRxFifo/pRead_counter/graycount_reg[0]'
INFO: [Synth 8-3886] merging instance 'controller/dataTxFifo/pWrite_counter/binary_count_reg[1]' (FDRE_1) to 'controller/dataTxFifo/pWrite_counter/graycount_reg[0]'
INFO: [Synth 8-3886] merging instance 'controller/dataTxFifo/pRead_counter/binary_count_reg[1]' (FDRE_1) to 'controller/dataTxFifo/pRead_counter/graycount_reg[0]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 773.473 ; gain = 515.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 773.473 ; gain = 515.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 773.473 ; gain = 515.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 773.473 ; gain = 515.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 773.473 ; gain = 515.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 773.473 ; gain = 515.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 773.473 ; gain = 515.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |BUFG      |     1|
|3     |LUT1      |     9|
|4     |LUT2      |    22|
|5     |LUT3      |     9|
|6     |LUT4      |    18|
|7     |LUT5      |     8|
|8     |LUT6      |    13|
|9     |RAM32M    |     4|
|10    |FDRE      |    74|
|11    |LD        |     6|
|12    |LDC       |     2|
|13    |IBUF      |     3|
|14    |IOBUF     |     8|
|15    |OBUF      |     3|
+------+----------+------+

Report Instance Areas: 
+------+---------------------+--------------------+------+
|      |Instance             |Module              |Cells |
+------+---------------------+--------------------+------+
|1     |top                  |                    |   183|
|2     |  controller         |Sync_245_Controller |   134|
|3     |    dataRxFifo       |async_fifo          |    59|
|4     |      pRead_counter  |graycounter_2       |    28|
|5     |      pWrite_counter |graycounter_3       |    18|
|6     |    dataTxFifo       |async_fifo_0        |    56|
|7     |      pRead_counter  |graycounter         |    27|
|8     |      pWrite_counter |graycounter_1       |    18|
|9     |  imgStreamer        |TempImgCreator      |    25|
+------+---------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 773.473 ; gain = 515.605
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 773.473 ; gain = 161.875
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 773.473 ; gain = 515.605
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'clk_wiz_0' for instance 'clkDiv'. The XDC file c:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc will not be read for this cell.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 3 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  LD => LDCE: 5 instances
  LD => LDCE (inverted pins: G): 1 instances
  LDC => LDCE: 2 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 36 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 776.719 ; gain = 526.820
INFO: [Common 17-1381] The checkpoint 'C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.runs/synth_1/Scaler_Streamer_Top_Block.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Scaler_Streamer_Top_Block_utilization_synth.rpt -pb Scaler_Streamer_Top_Block_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 776.719 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Feb 16 12:53:12 2018...
