{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570988159218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570988159225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 13 19:35:59 2019 " "Processing started: Sun Oct 13 19:35:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570988159225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570988159225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off matrix_topmodule -c matrix_topmodule " "Command: quartus_map --read_settings_files=on --write_settings_files=off matrix_topmodule -c matrix_topmodule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570988159225 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570988159884 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570988159884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/github/matrix-multiplier-custom-processor/smaller_three.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hp/documents/github/matrix-multiplier-custom-processor/smaller_three.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smaller_three-rtl " "Found design unit 1: smaller_three-rtl" {  } { { "../../smaller_three.vhd" "" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/smaller_three.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570988180185 ""} { "Info" "ISGN_ENTITY_NAME" "1 smaller_three " "Found entity 1: smaller_three" {  } { { "../../smaller_three.vhd" "" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/smaller_three.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570988180185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570988180185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/github/matrix-multiplier-custom-processor/smaller_four.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hp/documents/github/matrix-multiplier-custom-processor/smaller_four.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smaller_four-rtl " "Found design unit 1: smaller_four-rtl" {  } { { "../../smaller_four.vhd" "" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/smaller_four.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570988180187 ""} { "Info" "ISGN_ENTITY_NAME" "1 smaller_four " "Found entity 1: smaller_four" {  } { { "../../smaller_four.vhd" "" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/smaller_four.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570988180187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570988180187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/github/matrix-multiplier-custom-processor/result_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hp/documents/github/matrix-multiplier-custom-processor/result_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 result_16bit-rtl " "Found design unit 1: result_16bit-rtl" {  } { { "../../result_16bit.vhd" "" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/result_16bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570988180190 ""} { "Info" "ISGN_ENTITY_NAME" "1 result_16bit " "Found entity 1: result_16bit" {  } { { "../../result_16bit.vhd" "" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/result_16bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570988180190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570988180190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/github/matrix-multiplier-custom-processor/reg_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hp/documents/github/matrix-multiplier-custom-processor/reg_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_8bit-rtl " "Found design unit 1: reg_8bit-rtl" {  } { { "../../reg_8bit.vhd" "" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/reg_8bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570988180193 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_8bit " "Found entity 1: reg_8bit" {  } { { "../../reg_8bit.vhd" "" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/reg_8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570988180193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570988180193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/github/matrix-multiplier-custom-processor/plus_one.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hp/documents/github/matrix-multiplier-custom-processor/plus_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 plus_one-rtl " "Found design unit 1: plus_one-rtl" {  } { { "../../plus_one.vhd" "" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/plus_one.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570988180195 ""} { "Info" "ISGN_ENTITY_NAME" "1 plus_one " "Found entity 1: plus_one" {  } { { "../../plus_one.vhd" "" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/plus_one.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570988180195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570988180195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/github/matrix-multiplier-custom-processor/mux_four_two.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hp/documents/github/matrix-multiplier-custom-processor/mux_four_two.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_four_two-rtl " "Found design unit 1: mux_four_two-rtl" {  } { { "../../mux_four_two.vhd" "" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/mux_four_two.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570988180197 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_four_two " "Found entity 1: mux_four_two" {  } { { "../../mux_four_two.vhd" "" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/mux_four_two.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570988180197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570988180197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/github/matrix-multiplier-custom-processor/multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hp/documents/github/matrix-multiplier-custom-processor/multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier-rtl " "Found design unit 1: multiplier-rtl" {  } { { "../../multiplier.vhd" "" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/multiplier.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570988180200 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "../../multiplier.vhd" "" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/multiplier.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570988180200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570988180200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/github/matrix-multiplier-custom-processor/matrix_topmodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hp/documents/github/matrix-multiplier-custom-processor/matrix_topmodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 matrix_topmodule-struct " "Found design unit 1: matrix_topmodule-struct" {  } { { "../../matrix_topmodule.vhd" "" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/matrix_topmodule.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570988180202 ""} { "Info" "ISGN_ENTITY_NAME" "1 matrix_topmodule " "Found entity 1: matrix_topmodule" {  } { { "../../matrix_topmodule.vhd" "" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/matrix_topmodule.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570988180202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570988180202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/github/matrix-multiplier-custom-processor/matrix_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hp/documents/github/matrix-multiplier-custom-processor/matrix_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 matrix_tb-behav " "Found design unit 1: matrix_tb-behav" {  } { { "../../matrix_tb.vhd" "" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/matrix_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570988180205 ""} { "Info" "ISGN_ENTITY_NAME" "1 matrix_tb " "Found entity 1: matrix_tb" {  } { { "../../matrix_tb.vhd" "" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/matrix_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570988180205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570988180205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/github/matrix-multiplier-custom-processor/matrix_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hp/documents/github/matrix-multiplier-custom-processor/matrix_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 matrix_datapath-struct " "Found design unit 1: matrix_datapath-struct" {  } { { "../../matrix_datapath.vhd" "" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/matrix_datapath.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570988180208 ""} { "Info" "ISGN_ENTITY_NAME" "1 matrix_datapath " "Found entity 1: matrix_datapath" {  } { { "../../matrix_datapath.vhd" "" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/matrix_datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570988180208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570988180208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/github/matrix-multiplier-custom-processor/matrix_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hp/documents/github/matrix-multiplier-custom-processor/matrix_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 matrix_controller-rtl " "Found design unit 1: matrix_controller-rtl" {  } { { "../../matrix_controller.vhd" "" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/matrix_controller.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570988180213 ""} { "Info" "ISGN_ENTITY_NAME" "1 matrix_controller " "Found entity 1: matrix_controller" {  } { { "../../matrix_controller.vhd" "" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/matrix_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570988180213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570988180213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/github/matrix-multiplier-custom-processor/matb_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hp/documents/github/matrix-multiplier-custom-processor/matb_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 matB_8bit-rtl " "Found design unit 1: matB_8bit-rtl" {  } { { "../../matB_8bit.vhd" "" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/matB_8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570988180215 ""} { "Info" "ISGN_ENTITY_NAME" "1 matB_8bit " "Found entity 1: matB_8bit" {  } { { "../../matB_8bit.vhd" "" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/matB_8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570988180215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570988180215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/github/matrix-multiplier-custom-processor/mata_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hp/documents/github/matrix-multiplier-custom-processor/mata_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 matA_8bit-rtl " "Found design unit 1: matA_8bit-rtl" {  } { { "../../matA_8bit.vhd" "" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/matA_8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570988180218 ""} { "Info" "ISGN_ENTITY_NAME" "1 matA_8bit " "Found entity 1: matA_8bit" {  } { { "../../matA_8bit.vhd" "" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/matA_8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570988180218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570988180218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hp/documents/github/matrix-multiplier-custom-processor/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hp/documents/github/matrix-multiplier-custom-processor/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-rtl " "Found design unit 1: adder-rtl" {  } { { "../../adder.vhd" "" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570988180220 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../../adder.vhd" "" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570988180220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570988180220 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "matrix_topmodule " "Elaborating entity \"matrix_topmodule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570988180367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_datapath matrix_datapath:u0 " "Elaborating entity \"matrix_datapath\" for hierarchy \"matrix_datapath:u0\"" {  } { { "../../matrix_topmodule.vhd" "u0" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/matrix_topmodule.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570988180380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bit matrix_datapath:u0\|reg_8bit:u0 " "Elaborating entity \"reg_8bit\" for hierarchy \"matrix_datapath:u0\|reg_8bit:u0\"" {  } { { "../../matrix_datapath.vhd" "u0" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/matrix_datapath.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570988180427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_four_two matrix_datapath:u0\|mux_four_two:u3 " "Elaborating entity \"mux_four_two\" for hierarchy \"matrix_datapath:u0\|mux_four_two:u3\"" {  } { { "../../matrix_datapath.vhd" "u3" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/matrix_datapath.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570988180431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plus_one matrix_datapath:u0\|plus_one:u4 " "Elaborating entity \"plus_one\" for hierarchy \"matrix_datapath:u0\|plus_one:u4\"" {  } { { "../../matrix_datapath.vhd" "u4" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/matrix_datapath.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570988180434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smaller_three matrix_datapath:u0\|smaller_three:u5 " "Elaborating entity \"smaller_three\" for hierarchy \"matrix_datapath:u0\|smaller_three:u5\"" {  } { { "../../matrix_datapath.vhd" "u5" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/matrix_datapath.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570988180436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smaller_four matrix_datapath:u0\|smaller_four:u7 " "Elaborating entity \"smaller_four\" for hierarchy \"matrix_datapath:u0\|smaller_four:u7\"" {  } { { "../../matrix_datapath.vhd" "u7" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/matrix_datapath.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570988180439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matA_8bit matrix_datapath:u0\|matA_8bit:u8 " "Elaborating entity \"matA_8bit\" for hierarchy \"matrix_datapath:u0\|matA_8bit:u8\"" {  } { { "../../matrix_datapath.vhd" "u8" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/matrix_datapath.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570988180442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matB_8bit matrix_datapath:u0\|matB_8bit:u9 " "Elaborating entity \"matB_8bit\" for hierarchy \"matrix_datapath:u0\|matB_8bit:u9\"" {  } { { "../../matrix_datapath.vhd" "u9" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/matrix_datapath.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570988180445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier matrix_datapath:u0\|multiplier:u10 " "Elaborating entity \"multiplier\" for hierarchy \"matrix_datapath:u0\|multiplier:u10\"" {  } { { "../../matrix_datapath.vhd" "u10" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/matrix_datapath.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570988180448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder matrix_datapath:u0\|adder:u11 " "Elaborating entity \"adder\" for hierarchy \"matrix_datapath:u0\|adder:u11\"" {  } { { "../../matrix_datapath.vhd" "u11" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/matrix_datapath.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570988180452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "result_16bit matrix_datapath:u0\|result_16bit:u12 " "Elaborating entity \"result_16bit\" for hierarchy \"matrix_datapath:u0\|result_16bit:u12\"" {  } { { "../../matrix_datapath.vhd" "u12" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/matrix_datapath.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570988180455 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "program " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"program\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1570988180462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_controller matrix_controller:u1 " "Elaborating entity \"matrix_controller\" for hierarchy \"matrix_controller:u1\"" {  } { { "../../matrix_topmodule.vhd" "u1" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/matrix_topmodule.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570988180465 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "matrix_datapath:u0\|multiplier:u10\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"matrix_datapath:u0\|multiplier:u10\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1570988181453 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1570988181453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "matrix_datapath:u0\|multiplier:u10\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"matrix_datapath:u0\|multiplier:u10\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570988181526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "matrix_datapath:u0\|multiplier:u10\|lpm_mult:Mult0 " "Instantiated megafunction \"matrix_datapath:u0\|multiplier:u10\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570988181526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570988181526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 7 " "Parameter \"LPM_WIDTHP\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570988181526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 7 " "Parameter \"LPM_WIDTHR\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570988181526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570988181526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570988181526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570988181526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570988181526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570988181526 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570988181526 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "matrix_datapath:u0\|multiplier:u10\|lpm_mult:Mult0\|multcore:mult_core matrix_datapath:u0\|multiplier:u10\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"matrix_datapath:u0\|multiplier:u10\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"matrix_datapath:u0\|multiplier:u10\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570988181585 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "matrix_datapath:u0\|multiplier:u10\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder matrix_datapath:u0\|multiplier:u10\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"matrix_datapath:u0\|multiplier:u10\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"matrix_datapath:u0\|multiplier:u10\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 283 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570988181622 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "matrix_datapath:u0\|multiplier:u10\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] matrix_datapath:u0\|multiplier:u10\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"matrix_datapath:u0\|multiplier:u10\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"matrix_datapath:u0\|multiplier:u10\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570988181671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jbh " "Found entity 1: add_sub_jbh" {  } { { "db/add_sub_jbh.tdf" "" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/quartus/matrix_topmodule/db/add_sub_jbh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570988181759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570988181759 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "matrix_datapath:u0\|multiplier:u10\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add matrix_datapath:u0\|multiplier:u10\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"matrix_datapath:u0\|multiplier:u10\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"matrix_datapath:u0\|multiplier:u10\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570988181766 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "matrix_datapath:u0\|multiplier:u10\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] matrix_datapath:u0\|multiplier:u10\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"matrix_datapath:u0\|multiplier:u10\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"matrix_datapath:u0\|multiplier:u10\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570988181775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kbh " "Found entity 1: add_sub_kbh" {  } { { "db/add_sub_kbh.tdf" "" { Text "C:/Users/hp/Documents/GitHub/Matrix-Multiplier-Custom-Processor/quartus/matrix_topmodule/db/add_sub_kbh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570988181864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570988181864 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "matrix_datapath:u0\|multiplier:u10\|lpm_mult:Mult0\|altshift:external_latency_ffs matrix_datapath:u0\|multiplier:u10\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"matrix_datapath:u0\|multiplier:u10\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"matrix_datapath:u0\|multiplier:u10\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570988181890 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570988182708 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570988183785 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570988183785 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "603 " "Implemented 603 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570988183922 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570988183922 ""} { "Info" "ICUT_CUT_TM_LCELLS" "568 " "Implemented 568 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570988183922 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570988183922 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "664 " "Peak virtual memory: 664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570988183950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 13 19:36:23 2019 " "Processing ended: Sun Oct 13 19:36:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570988183950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570988183950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570988183950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570988183950 ""}
