Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Sat Feb 18 09:13:06 2023
| Host              : ajit2-System-Product-Name running 64-bit Ubuntu 20.04.5 LTS
| Command           : report_timing_summary -file timing.postsynth.rpt -nworst 10
| Design            : top_level
| Device            : xcvu37p-fsvh2892
| Speed File        : -2L  PRODUCTION 1.25 05-13-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 260 register/latch pins with no clock driven by root clock pin: dbg_hub/sl_iport0_o[1] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 321 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 78942 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.661   -10489.812                   8966               253913       -0.176   -12835.549                 142297               253913        2.633        0.000                       0                 78775  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 3.333}        6.667           150.000         
clk_p                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 3.333}        6.667           150.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       4.550        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -1.660   -10483.498                   8966               253913       -0.112    -4946.443                 113454               253913        2.633        0.000                       0                 78774  
clk_p                                                                                                                                                                     4.550        0.000                       0                     1  
  clk_out1_clk_wiz_0         -1.661   -10489.812                   8966               253913       -0.112    -4946.443                 113454               253913        2.633        0.000                       0                 78774  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -1.661   -10489.812                   8966               253913       -0.176   -12835.549                 142297               253913  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -1.661   -10489.812                   8966               253913       -0.176   -12835.549                 142297               253913  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929                clocking/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550                clocking/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550                clocking/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :         8966  Failing Endpoints,  Worst Slack       -1.660ns,  Total Violation   -10483.498ns
Hold  :       113454  Failing Endpoints,  Worst Slack       -0.112ns,  Total Violation    -4946.443ns
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.660ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.255    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.075    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.075    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.660    

Slack (VIOLATED) :        -1.660ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.255    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.075    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.075    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.660    

Slack (VIOLATED) :        -1.660ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.255    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.075    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.075    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.660    

Slack (VIOLATED) :        -1.660ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.255    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.075    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.075    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.660    

Slack (VIOLATED) :        -1.660ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.255    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.075    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.075    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.660    

Slack (VIOLATED) :        -1.660ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.255    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.075    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.075    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.660    

Slack (VIOLATED) :        -1.660ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.255    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.075    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.075    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.660    

Slack (VIOLATED) :        -1.660ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.255    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.075    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.075    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.660    

Slack (VIOLATED) :        -1.660ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.255    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.075    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.075    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.660    

Slack (VIOLATED) :        -1.660ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.255    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.075    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.075    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.112ns  (arrival time - required time)
  Source:                 test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/CLK
                         clock pessimism              0.379     2.314    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.376    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.112ns  (arrival time - required time)
  Source:                 test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       f  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/CLK
                         clock pessimism              0.379     2.314    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.376    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.112ns  (arrival time - required time)
  Source:                 test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.379     2.314    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.376    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.112ns  (arrival time - required time)
  Source:                 test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       f  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.379     2.314    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.376    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.112ns  (arrival time - required time)
  Source:                 test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/CLK
                         clock pessimism              0.379     2.314    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.376    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.112ns  (arrival time - required time)
  Source:                 test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       f  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/CLK
                         clock pessimism              0.379     2.314    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.376    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.112ns  (arrival time - required time)
  Source:                 test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.379     2.314    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.376    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.112ns  (arrival time - required time)
  Source:                 test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       f  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.379     2.314    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.376    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.112ns  (arrival time - required time)
  Source:                 test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       r  test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/CLK
                         clock pessimism              0.379     2.314    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.376    test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.112ns  (arrival time - required time)
  Source:                 test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       f  test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/CLK
                         clock pessimism              0.379     2.314    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.376    test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { clocking/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     URAM288/CLK  n/a            2.000         6.667       4.667                test_inst/conv5_kp3_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288/CLK  n/a            0.700         3.333       2.633                test_inst/conv5_kp3_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_uram_0/CLK
High Pulse Width  Slow    URAM288/CLK  n/a            0.700         3.333       2.633                test_inst/conv5_kp3_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_uram_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929                clocking/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550                clocking/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550                clocking/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :         8966  Failing Endpoints,  Worst Slack       -1.661ns,  Total Violation   -10489.813ns
Hold  :       113454  Failing Endpoints,  Worst Slack       -0.112ns,  Total Violation    -4946.443ns
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.254    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.074    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.254    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.074    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.254    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.074    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.254    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.074    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.254    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.074    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.254    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.074    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.254    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.074    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.254    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.074    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.254    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.074    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.254    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.074    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.112ns  (arrival time - required time)
  Source:                 test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/CLK
                         clock pessimism              0.379     2.314    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.376    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.112ns  (arrival time - required time)
  Source:                 test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       f  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/CLK
                         clock pessimism              0.379     2.314    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.376    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.112ns  (arrival time - required time)
  Source:                 test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.379     2.314    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.376    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.112ns  (arrival time - required time)
  Source:                 test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       f  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.379     2.314    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.376    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.112ns  (arrival time - required time)
  Source:                 test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/CLK
                         clock pessimism              0.379     2.314    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.376    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.112ns  (arrival time - required time)
  Source:                 test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       f  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/CLK
                         clock pessimism              0.379     2.314    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.376    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.112ns  (arrival time - required time)
  Source:                 test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.379     2.314    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.376    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.112ns  (arrival time - required time)
  Source:                 test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       f  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.379     2.314    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.376    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.112ns  (arrival time - required time)
  Source:                 test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       r  test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/CLK
                         clock pessimism              0.379     2.314    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.376    test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.112    

Slack (VIOLATED) :        -0.112ns  (arrival time - required time)
  Source:                 test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       f  test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/CLK
                         clock pessimism              0.379     2.314    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.376    test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { clocking/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     URAM288/CLK  n/a            2.000         6.667       4.667                test_inst/conv5_kp3_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288/CLK  n/a            0.700         3.333       2.633                test_inst/conv5_kp3_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_uram_0/CLK
High Pulse Width  Slow    URAM288/CLK  n/a            0.700         3.333       2.633                test_inst/conv5_kp3_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifVivado.vivadobb/mem_array_reg_uram_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :         8966  Failing Endpoints,  Worst Slack       -1.661ns,  Total Violation   -10489.813ns
Hold  :       142297  Failing Endpoints,  Worst Slack       -0.176ns,  Total Violation   -12835.549ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.254    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.074    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.254    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.074    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.254    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.074    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.254    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.074    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.254    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.074    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.254    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.074    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.254    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.074    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.254    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.074    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.254    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.074    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@6.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.254    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.074    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.176ns  (arrival time - required time)
  Source:                 test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/CLK
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.064     2.379    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.441    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.176    

Slack (VIOLATED) :        -0.176ns  (arrival time - required time)
  Source:                 test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       f  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/CLK
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.064     2.379    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.441    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.176    

Slack (VIOLATED) :        -0.176ns  (arrival time - required time)
  Source:                 test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.064     2.379    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.441    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.176    

Slack (VIOLATED) :        -0.176ns  (arrival time - required time)
  Source:                 test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       f  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.064     2.379    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.441    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.176    

Slack (VIOLATED) :        -0.176ns  (arrival time - required time)
  Source:                 test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/CLK
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.064     2.379    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.441    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.176    

Slack (VIOLATED) :        -0.176ns  (arrival time - required time)
  Source:                 test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       f  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/CLK
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.064     2.379    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.441    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.176    

Slack (VIOLATED) :        -0.176ns  (arrival time - required time)
  Source:                 test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.064     2.379    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.441    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.176    

Slack (VIOLATED) :        -0.176ns  (arrival time - required time)
  Source:                 test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       f  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.064     2.379    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.441    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.176    

Slack (VIOLATED) :        -0.176ns  (arrival time - required time)
  Source:                 test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       r  test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/CLK
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.064     2.379    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.441    test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.176    

Slack (VIOLATED) :        -0.176ns  (arrival time - required time)
  Source:                 test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       f  test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/CLK
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.064     2.379    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.441    test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.176    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :         8966  Failing Endpoints,  Worst Slack       -1.661ns,  Total Violation   -10489.813ns
Hold  :       142297  Failing Endpoints,  Worst Slack       -0.176ns,  Total Violation   -12835.549ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.254    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.074    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.254    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.074    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.254    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.074    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.254    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.074    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.254    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.074    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.254    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.074    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.254    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.074    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.254    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.074    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 r  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.254    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.074    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@6.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 1.743ns (21.958%)  route 6.195ns (78.042%))
  Logic Levels:           28  (CARRY8=3 LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 10.907 - 6.667 ) 
    Source Clock Delay      (SCD):    3.797ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.718     0.718 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.768    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.768 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.346     1.114    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.127     0.987 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.198     1.185    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     1.213 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.584     3.797    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/clk
                         FDRE                                         r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.874 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg/Q
                         net (fo=48, unplaced)        0.160     4.034    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/UnitDelay.ack_reg_0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.090     4.124 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.cp_element_29_delay/req_registered[0]_i_1__32/O
                         net (fo=40, unplaced)        0.250     4.374    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[1]_2
                         LUT5 (Prop_LUT5_I3_O)        0.070     4.444 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39/O
                         net (fo=1, unplaced)         0.242     4.686    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_39_n_0
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.140     4.826 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_5__0/CO[7]
                         net (fo=69, unplaced)        0.290     5.116    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT2 (Prop_LUT2_I1_O)        0.038     5.154 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[0]_i_4__0/O
                         net (fo=12, unplaced)        0.222     5.376    test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in10_out
                         LUT6 (Prop_LUT6_I3_O)        0.038     5.414 f  test_inst/loadInput_in1_instance/data_path.n_head_2989_2761_buf_block.n_head_2989_2761_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_30/O
                         net (fo=3, unplaced)         0.191     5.605    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_0
                         LUT5 (Prop_LUT5_I0_O)        0.038     5.643 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31/O
                         net (fo=1, unplaced)         0.185     5.828    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_31_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.037     5.865 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27/O
                         net (fo=1, unplaced)         0.023     5.888    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_27_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     6.085 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_14_27_i_7__7/CO[7]
                         net (fo=44, unplaced)        0.280     6.365    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/ns_28381
                         LUT6 (Prop_LUT6_I1_O)        0.038     6.403 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[7]_i_17__1/O
                         net (fo=3, unplaced)         0.191     6.594    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/type_cast_3020_wire[3]
                         LUT4 (Prop_LUT4_I3_O)        0.038     6.632 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0/O
                         net (fo=1, unplaced)         0.185     6.817    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_10__0_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     6.855 f  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0/O
                         net (fo=1, unplaced)         0.185     7.040    test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_7__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.078 r  test_inst/loadInput_in1_instance/data_path.chl_in_2755_buf_block.chl_in_2755_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/mem_array_reg_0_7_0_0_i_3__10/O
                         net (fo=53, unplaced)        0.256     7.334    test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in
                         LUT6 (Prop_LUT6_I5_O)        0.038     7.372 r  test_inst/loadInput_in1_instance/data_path.n_sent_2983_2743_buf_block.n_sent_2983_2743_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[1]_i_2__87/O
                         net (fo=78, unplaced)        0.265     7.637    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/p_0_in3_out
                         LUT6 (Prop_LUT6_I0_O)        0.038     7.675 r  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[5]_i_2__84/O
                         net (fo=4, unplaced)         0.197     7.872    test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320_0
                         LUT4 (Prop_LUT4_I2_O)        0.068     7.940 f  test_inst/loadInput_in1_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data[15]_i_5__407/O
                         net (fo=1, unplaced)         0.242     8.182    test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/DI[0]
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     8.299 f  test_inst/loadInput_in1_instance/data_path.n_row1_3008_2733_buf_block.n_row1_3008_2733_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[15]_i_2__320/CO[7]
                         net (fo=41, unplaced)        0.279     8.578    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CO[0]
                         LUT6 (Prop_LUT6_I3_O)        0.038     8.616 r  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7/O
                         net (fo=3, unplaced)         0.191     8.807    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_11__7_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.038     8.845 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40/O
                         net (fo=3, unplaced)         0.191     9.036    test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_6__40_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     9.074 f  test_inst/loadInput_in1_instance/data_path.np_cnt_3060_2738_buf_block.np_cnt_3060_2738_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CapEqOne.non_zero_i_2__1069/O
                         net (fo=9, unplaced)         0.216     9.290    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/do_while_stmt_2727_branch_ack_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     9.328 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_146.gj_loadInput_in1_cp_element_group_146/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__710/O
                         net (fo=11, unplaced)        0.220     9.548    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/loadInput_in1_CP_5833_elements_146
                         LUT4 (Prop_LUT4_I3_O)        0.038     9.586 r  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[8].placeBlock.pI/CapGtOne.token_latch[3]_i_9__68/O
                         net (fo=7, unplaced)         0.166     9.752    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[1]_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     9.852 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_11.gj_loadInput_in1_cp_element_group_11/placegen[1].placeBlock.pI/CapGtOne.token_latch[3]_i_4__416/O
                         net (fo=137, unplaced)       0.278    10.130    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/loadInput_in1_CP_5833_elements_11
                         LUT5 (Prop_LUT5_I4_O)        0.038    10.168 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[3]_i_3__751/O
                         net (fo=12, unplaced)        0.222    10.390    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch_reg[0]_1
                         LUT6 (Prop_LUT6_I4_O)        0.038    10.428 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.phi_stmt_2739_phi_seq_5999_block.phi_stmt_2739_phi_seq_5999/trigForkSample/TrigPlaces[1].placeBlock.pI/CapGtOne.token_latch[3]_i_3__750/O
                         net (fo=5, unplaced)         0.116    10.544    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_55
                         LUT6 (Prop_LUT6_I1_O)        0.125    10.669 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_12.gj_loadInput_in1_cp_element_group_12/placegen[1].placeBlock.pI/UnitDelay.ack_i_1__249/O
                         net (fo=83, unplaced)        0.266    10.935    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/loadInput_in1_CP_5833_elements_12
                         LUT5 (Prop_LUT5_I0_O)        0.038    10.973 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[1].placeBlock.pI/CapGtOne.token_latch[1]_i_2__10/O
                         net (fo=3, unplaced)         0.191    11.164    test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/token0_out
                         LUT3 (Prop_LUT3_I2_O)        0.038    11.202 f  test_inst/loadInput_in1_instance/loadInput_in1_CP_5833.loadInput_in1_cp_element_group_221.gj_loadInput_in1_cp_element_group_221/placegen[2].placeBlock.pI/noBypass.unload_ack_i_2__235/O
                         net (fo=13, unplaced)        0.224    11.426    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/loadInput_in1_CP_5833_elements_221
                         LUT4 (Prop_LUT4_I0_O)        0.038    11.464 r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/mem_array_reg_0_7_0_13_i_1__14/O
                         net (fo=80, unplaced)        0.271    11.735    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WE
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    BJ4                                               0.000     6.667 r  clk_p (IN)
                         net (fo=0)                   0.000     6.667    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.619     7.286 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     7.326    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.326 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.312     7.638    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.630     8.268 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.176     8.444    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     8.468 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     2.439    10.907    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/WCLK
                         RAMD32                                       r  test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA/CLK
                         clock pessimism             -0.589    10.318    
                         clock uncertainty           -0.064    10.254    
                         RAMD32 (Setup_RAMD32_CLK_WE)
                                                     -0.180    10.074    test_inst/loadInput_in1_instance/data_path.W_bytemask_2735_delayed_8_0_2924_inst_block.W_bytemask_2735_delayed_8_0_2924_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                 -1.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.176ns  (arrival time - required time)
  Source:                 test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/CLK
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.064     2.379    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.441    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.176    

Slack (VIOLATED) :        -0.176ns  (arrival time - required time)
  Source:                 test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       f  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/CLK
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.064     2.379    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.441    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.176    

Slack (VIOLATED) :        -0.176ns  (arrival time - required time)
  Source:                 test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.064     2.379    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.441    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.176    

Slack (VIOLATED) :        -0.176ns  (arrival time - required time)
  Source:                 test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       f  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.064     2.379    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.441    test_inst/inputModule8_instance/data_path.W_p1_zero_3470_delayed_8_0_3719_inst_block.W_p1_zero_3470_delayed_8_0_3719_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.176    

Slack (VIOLATED) :        -0.176ns  (arrival time - required time)
  Source:                 test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/CLK
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.064     2.379    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.441    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.176    

Slack (VIOLATED) :        -0.176ns  (arrival time - required time)
  Source:                 test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       f  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/CLK
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.064     2.379    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.441    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.176    

Slack (VIOLATED) :        -0.176ns  (arrival time - required time)
  Source:                 test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.064     2.379    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.441    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.176    

Slack (VIOLATED) :        -0.176ns  (arrival time - required time)
  Source:                 test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       f  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.064     2.379    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.441    test_inst/inputModule8_instance/data_path.W_p2_zero_3476_delayed_8_0_3728_inst_block.W_p2_zero_3476_delayed_8_0_3728_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.176    

Slack (VIOLATED) :        -0.176ns  (arrival time - required time)
  Source:                 test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 r  test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       r  test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/CLK
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.064     2.379    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.441    test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.176    

Slack (VIOLATED) :        -0.176ns  (arrival time - required time)
  Source:                 test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.474     0.474 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.040     0.514    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.514 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.176     0.690    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                      0.230     0.920 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.118     1.038    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     1.055 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.114     2.169    test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/clk
                         FDRE                                         r  test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     2.207 f  test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.wrpReg/dout_reg[2]/Q
                         net (fo=5, unplaced)         0.057     2.264    test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/A2
                         RAMD32                                       f  test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BJ4                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y130
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.575     0.575 r  clocking/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, estimated)        0.050     0.625    clocking/inst/clkin1_ibufds/OUT
    BJ4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  clocking/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.196     0.821    clocking/inst/clk_in1_clk_wiz_0
                         MMCME4_ADV (Prop_MMCME4_ADV_CLKIN1_CLKOUT0)
                                                     -0.295     0.526 r  clocking/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.132     0.658    clocking/inst/clk_out1_clk_wiz_0
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.677 r  clocking/inst/clkout1_buf/O
                         net (fo=78942, unplaced)     1.259     1.936    test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/WCLK
                         RAMD32                                       r  test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP/CLK
                         clock pessimism              0.379     2.314    
                         clock uncertainty            0.064     2.379    
                         RAMD32 (Hold_RAMD32_CLK_WADR2)
                                                      0.062     2.441    test_inst/inputModuleCT_instance/data_path.W_p2_zero_3618_delayed_8_0_3873_inst_block.W_p2_zero_3618_delayed_8_0_3873_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                 -0.176    





