{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1427902155169 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "GSensor EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"GSensor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1427902155185 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1427902155294 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1427902155294 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 25 144 200000 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 144 degrees (200000 ps) for spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/spipll_altpll.v" "" { Text "C:/Users/Greg/Desktop/moving_square/db/spipll_altpll.v" 47 -1 0 } } { "" "" { Generic "C:/Users/Greg/Desktop/moving_square/" { { 0 { 0 ""} 0 192 9695 10437 0 0 }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1427902155403 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 25 120 166667 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 120 degrees (166667 ps) for spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/spipll_altpll.v" "" { Text "C:/Users/Greg/Desktop/moving_square/db/spipll_altpll.v" 47 -1 0 } } { "" "" { Generic "C:/Users/Greg/Desktop/moving_square/" { { 0 { 0 ""} 0 193 9695 10437 0 0 }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1427902155403 ""}  } { { "db/spipll_altpll.v" "" { Text "C:/Users/Greg/Desktop/moving_square/db/spipll_altpll.v" 47 -1 0 } } { "" "" { Generic "C:/Users/Greg/Desktop/moving_square/" { { 0 { 0 ""} 0 192 9695 10437 0 0 }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1427902155403 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1427902155622 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1427902155622 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1427902155762 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1427902155762 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1427902155762 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1427902155762 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/Desktop/moving_square/" { { 0 { 0 ""} 0 677 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1427902155762 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/Desktop/moving_square/" { { 0 { 0 ""} 0 679 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1427902155762 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/Desktop/moving_square/" { { 0 { 0 ""} 0 681 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1427902155762 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/Desktop/moving_square/" { { 0 { 0 ""} 0 683 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1427902155762 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/Desktop/moving_square/" { { 0 { 0 ""} 0 685 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1427902155762 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1427902155762 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1427902155762 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 12 " "No exact pin location assignment(s) for 1 pins of 12 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1427902156448 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Gsensor.sdc " "Synopsys Design Constraints File file not found: 'Gsensor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1427902156823 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1427902156823 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1427902156823 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1427902156823 ""}
{ "Warning" "WSTA_SCC_LOOP" "67 " "Found combinational loop of 67 nodes" { { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[3\]~6\|combout " "Node \"u_vga\|magn_g_y\[3\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~13\|datab " "Node \"u_vga\|Add1~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~13\|cout " "Node \"u_vga\|Add1~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~15\|cin " "Node \"u_vga\|Add1~15\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~15\|cout " "Node \"u_vga\|Add1~15\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~17\|cin " "Node \"u_vga\|Add1~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~17\|cout " "Node \"u_vga\|Add1~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~19\|cin " "Node \"u_vga\|Add1~19\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~19\|cout " "Node \"u_vga\|Add1~19\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~21\|cin " "Node \"u_vga\|Add1~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~21\|combout " "Node \"u_vga\|Add1~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[6\]~12\|datab " "Node \"u_vga\|magn_g_y\[6\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[6\]~12\|combout " "Node \"u_vga\|magn_g_y\[6\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~19\|dataa " "Node \"u_vga\|Add1~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~19\|combout " "Node \"u_vga\|Add1~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[5\]~10\|datab " "Node \"u_vga\|magn_g_y\[5\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[5\]~10\|combout " "Node \"u_vga\|magn_g_y\[5\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~17\|datab " "Node \"u_vga\|Add1~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~17\|combout " "Node \"u_vga\|Add1~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[4\]~8\|datab " "Node \"u_vga\|magn_g_y\[4\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[4\]~8\|combout " "Node \"u_vga\|magn_g_y\[4\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~15\|dataa " "Node \"u_vga\|Add1~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~15\|combout " "Node \"u_vga\|Add1~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[3\]~6\|datab " "Node \"u_vga\|magn_g_y\[3\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[3\]~6\|cout " "Node \"u_vga\|magn_g_y\[3\]~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[4\]~8\|cin " "Node \"u_vga\|magn_g_y\[4\]~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[4\]~8\|cout " "Node \"u_vga\|magn_g_y\[4\]~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[5\]~10\|cin " "Node \"u_vga\|magn_g_y\[5\]~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[5\]~10\|cout " "Node \"u_vga\|magn_g_y\[5\]~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[6\]~12\|cin " "Node \"u_vga\|magn_g_y\[6\]~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~13\|dataa " "Node \"u_vga\|Add1~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~13\|combout " "Node \"u_vga\|Add1~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[2\]~4\|datab " "Node \"u_vga\|magn_g_y\[2\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[2\]~4\|combout " "Node \"u_vga\|magn_g_y\[2\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~11\|dataa " "Node \"u_vga\|Add1~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~11\|combout " "Node \"u_vga\|Add1~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[1\]~2\|datab " "Node \"u_vga\|magn_g_y\[1\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[1\]~2\|combout " "Node \"u_vga\|magn_g_y\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~9\|datab " "Node \"u_vga\|Add1~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~9\|cout " "Node \"u_vga\|Add1~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~11\|cin " "Node \"u_vga\|Add1~11\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~11\|cout " "Node \"u_vga\|Add1~11\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~13\|cin " "Node \"u_vga\|Add1~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~9\|combout " "Node \"u_vga\|Add1~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[0\]~0\|datab " "Node \"u_vga\|magn_g_y\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[0\]~0\|combout " "Node \"u_vga\|magn_g_y\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~7\|dataa " "Node \"u_vga\|Add1~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~7\|combout " "Node \"u_vga\|Add1~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add3~3\|datab " "Node \"u_vga\|Add3~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add3~3\|cout " "Node \"u_vga\|Add3~3\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[0\]~0\|cin " "Node \"u_vga\|magn_g_y\[0\]~0\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[0\]~0\|cout " "Node \"u_vga\|magn_g_y\[0\]~0\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[1\]~2\|cin " "Node \"u_vga\|magn_g_y\[1\]~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[1\]~2\|cout " "Node \"u_vga\|magn_g_y\[1\]~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[2\]~4\|cin " "Node \"u_vga\|magn_g_y\[2\]~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[2\]~4\|cout " "Node \"u_vga\|magn_g_y\[2\]~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|magn_g_y\[3\]~6\|cin " "Node \"u_vga\|magn_g_y\[3\]~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~7\|cout " "Node \"u_vga\|Add1~7\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~9\|cin " "Node \"u_vga\|Add1~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add3~1\|datab " "Node \"u_vga\|Add3~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add3~1\|cout " "Node \"u_vga\|Add3~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add3~3\|cin " "Node \"u_vga\|Add3~3\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~7\|datab " "Node \"u_vga\|Add1~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~9\|dataa " "Node \"u_vga\|Add1~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~15\|datab " "Node \"u_vga\|Add1~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~17\|dataa " "Node \"u_vga\|Add1~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""} { "Warning" "WSTA_SCC_NODE" "u_vga\|Add1~11\|datab " "Node \"u_vga\|Add1~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902156838 ""}  } { { "vga.vhd" "" { Text "C:/Users/Greg/Desktop/moving_square/vga.vhd" 45 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "e:/autres/programmes/altera/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1427902156838 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1427902165403 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1427902165403 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1427902165403 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1427902165465 ""}  } { { "gsensor.vhd" "" { Text "C:/Users/Greg/Desktop/moving_square/gsensor.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/Desktop/moving_square/" { { 0 { 0 ""} 0 666 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1427902165465 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1427902165465 ""}  } { { "db/spipll_altpll.v" "" { Text "C:/Users/Greg/Desktop/moving_square/db/spipll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/Desktop/moving_square/" { { 0 { 0 ""} 0 192 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1427902165465 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node spipll:u_spipll\|altpll:altpll_component\|spipll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1427902165465 ""}  } { { "db/spipll_altpll.v" "" { Text "C:/Users/Greg/Desktop/moving_square/db/spipll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/Desktop/moving_square/" { { 0 { 0 ""} 0 192 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1427902165465 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1427902174654 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1427902174654 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1427902174654 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1427902174654 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1427902174654 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1427902174669 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1427902174669 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1427902174669 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1427902174700 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1427902174700 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1427902174700 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1427902174700 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1427902174700 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1427902174700 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 8 6 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1427902174700 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1427902174700 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1427902174700 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 5 15 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1427902174700 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 17 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1427902174700 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1427902174700 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1427902174700 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1427902174700 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1427902174700 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1427902174700 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:19 " "Fitter preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427902174747 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1427902174778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1427902184931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427902185087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1427902185118 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1427902186725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427902186725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1427902195882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/Greg/Desktop/moving_square/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1427902197645 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1427902197645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427902199049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1427902199049 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1427902199049 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.53 " "Total time spent on timing analysis during the Fitter is 0.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1427902199065 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1427902199205 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1427902199533 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1427902199642 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1427902199907 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427902209252 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 Cyclone IV E " "5 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "e:/autres/programmes/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/autres/programmes/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "gsensor.vhd" "" { Text "C:/Users/Greg/Desktop/moving_square/gsensor.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/Desktop/moving_square/" { { 0 { 0 ""} 0 13 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1427902209735 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL F1 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "e:/autres/programmes/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/autres/programmes/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "gsensor.vhd" "" { Text "C:/Users/Greg/Desktop/moving_square/gsensor.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/Desktop/moving_square/" { { 0 { 0 ""} 0 16 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1427902209735 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "e:/autres/programmes/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/autres/programmes/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "gsensor.vhd" "" { Text "C:/Users/Greg/Desktop/moving_square/gsensor.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/Desktop/moving_square/" { { 0 { 0 ""} 0 14 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1427902209735 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_SENSOR_INT 3.3-V LVTTL N9 " "Pin G_SENSOR_INT uses I/O standard 3.3-V LVTTL at N9" {  } { { "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" { G_SENSOR_INT } } } { "gsensor.vhd" "" { Text "C:/Users/Greg/Desktop/moving_square/gsensor.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/Desktop/moving_square/" { { 0 { 0 ""} 0 15 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1427902209735 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/autres/programmes/altera/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "e:/autres/programmes/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/autres/programmes/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "gsensor.vhd" "" { Text "C:/Users/Greg/Desktop/moving_square/gsensor.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Greg/Desktop/moving_square/" { { 0 { 0 ""} 0 12 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1427902209735 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1427902209735 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Greg/Desktop/moving_square/output_files/GSensor.fit.smsg " "Generated suppressed messages file C:/Users/Greg/Desktop/moving_square/output_files/GSensor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1427902209860 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 73 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1430 " "Peak virtual memory: 1430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427902210531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 01 17:30:10 2015 " "Processing ended: Wed Apr 01 17:30:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427902210531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427902210531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427902210531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1427902210531 ""}
