# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Assignment2.srcs/sources_1/new/mux4_1bit.vhd" \
"../../../../Assignment2.srcs/mux4_1bit_sim/new/mux4_1bit_tb.vhd" \

# Do not sort compile order
nosort
