-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity getReturnPath is
port (
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (7 downto 0);
    state : IN STD_LOGIC_VECTOR (2 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (2 downto 0) );
end;


architecture behav of getReturnPath is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal icmp_ln296_fu_110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln304_fu_120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_fu_134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln321_fu_148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln330_fu_162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln339_fu_172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln348_fu_186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln357_fu_200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_fu_214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln357_fu_206_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln294_fu_220_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln294_1_fu_232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln348_fu_192_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln294_fu_228_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln294_2_fu_246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln339_fu_178_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln294_1_fu_238_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln294_3_fu_260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln339_fu_168_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln294_2_fu_252_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln294_4_fu_274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln321_fu_154_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln294_3_fu_266_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln294_5_fu_288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_fu_140_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln294_4_fu_280_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln294_6_fu_302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln304_fu_126_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln294_5_fu_294_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln294_7_fu_316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln304_fu_116_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln294_6_fu_308_p3 : STD_LOGIC_VECTOR (2 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return <= 
        zext_ln304_fu_116_p1 when (icmp_ln294_7_fu_316_p2(0) = '1') else 
        select_ln294_6_fu_308_p3;
    icmp_ln294_1_fu_232_p2 <= "1" when (state = ap_const_lv3_6) else "0";
    icmp_ln294_2_fu_246_p2 <= "1" when (state = ap_const_lv3_5) else "0";
    icmp_ln294_3_fu_260_p2 <= "1" when (state = ap_const_lv3_4) else "0";
    icmp_ln294_4_fu_274_p2 <= "1" when (state = ap_const_lv3_3) else "0";
    icmp_ln294_5_fu_288_p2 <= "1" when (state = ap_const_lv3_2) else "0";
    icmp_ln294_6_fu_302_p2 <= "1" when (state = ap_const_lv3_1) else "0";
    icmp_ln294_7_fu_316_p2 <= "1" when (state = ap_const_lv3_0) else "0";
    icmp_ln294_fu_214_p2 <= "1" when (state = ap_const_lv3_7) else "0";
    icmp_ln296_fu_110_p2 <= "1" when (p_read = ap_const_lv8_FF) else "0";
    icmp_ln304_fu_120_p2 <= "1" when (p_read2 = ap_const_lv8_FF) else "0";
    icmp_ln312_fu_134_p2 <= "1" when (p_read4 = ap_const_lv8_FF) else "0";
    icmp_ln321_fu_148_p2 <= "1" when (p_read6 = ap_const_lv8_FF) else "0";
    icmp_ln330_fu_162_p2 <= "1" when (p_read1 = ap_const_lv8_FF) else "0";
    icmp_ln339_fu_172_p2 <= "1" when (p_read3 = ap_const_lv8_FF) else "0";
    icmp_ln348_fu_186_p2 <= "1" when (p_read5 = ap_const_lv8_FF) else "0";
    icmp_ln357_fu_200_p2 <= "1" when (p_read7 = ap_const_lv8_FF) else "0";
    select_ln294_1_fu_238_p3 <= 
        select_ln348_fu_192_p3 when (icmp_ln294_1_fu_232_p2(0) = '1') else 
        sext_ln294_fu_228_p1;
    select_ln294_2_fu_252_p3 <= 
        select_ln339_fu_178_p3 when (icmp_ln294_2_fu_246_p2(0) = '1') else 
        select_ln294_1_fu_238_p3;
    select_ln294_3_fu_266_p3 <= 
        zext_ln339_fu_168_p1 when (icmp_ln294_3_fu_260_p2(0) = '1') else 
        select_ln294_2_fu_252_p3;
    select_ln294_4_fu_280_p3 <= 
        select_ln321_fu_154_p3 when (icmp_ln294_4_fu_274_p2(0) = '1') else 
        select_ln294_3_fu_266_p3;
    select_ln294_5_fu_294_p3 <= 
        select_ln312_fu_140_p3 when (icmp_ln294_5_fu_288_p2(0) = '1') else 
        select_ln294_4_fu_280_p3;
    select_ln294_6_fu_308_p3 <= 
        select_ln304_fu_126_p3 when (icmp_ln294_6_fu_302_p2(0) = '1') else 
        select_ln294_5_fu_294_p3;
    select_ln294_fu_220_p3 <= 
        select_ln357_fu_206_p3 when (icmp_ln294_fu_214_p2(0) = '1') else 
        ap_const_lv2_0;
    select_ln304_fu_126_p3 <= 
        ap_const_lv3_3 when (icmp_ln304_fu_120_p2(0) = '1') else 
        ap_const_lv3_2;
    select_ln312_fu_140_p3 <= 
        ap_const_lv3_5 when (icmp_ln312_fu_134_p2(0) = '1') else 
        ap_const_lv3_4;
    select_ln321_fu_154_p3 <= 
        ap_const_lv3_7 when (icmp_ln321_fu_148_p2(0) = '1') else 
        ap_const_lv3_6;
    select_ln339_fu_178_p3 <= 
        ap_const_lv3_3 when (icmp_ln339_fu_172_p2(0) = '1') else 
        ap_const_lv3_2;
    select_ln348_fu_192_p3 <= 
        ap_const_lv3_5 when (icmp_ln348_fu_186_p2(0) = '1') else 
        ap_const_lv3_4;
    select_ln357_fu_206_p3 <= 
        ap_const_lv2_3 when (icmp_ln357_fu_200_p2(0) = '1') else 
        ap_const_lv2_2;
        sext_ln294_fu_228_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln294_fu_220_p3),3));

    zext_ln304_fu_116_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln296_fu_110_p2),3));
    zext_ln339_fu_168_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln330_fu_162_p2),3));
end behav;
