============================================================
   Tang Dynasty, V6.2.168116
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = E:/anlu/bin/run.exe
   Built at =   16:32:07 Jun 12 2025
   Run by =     Lenovo
   Run Date =   Tue Nov  4 11:28:26 2025

   Run on =     LAPTOP-2020B3A6
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
RUN-1001 : Using default speed grade: NA
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "open_project UDP_EXAMPLE.prj"
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../import/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../import/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../import/ax_debounce.v
HDL-1007 : analyze verilog file ../../import/bmp_read.v
HDL-1007 : analyze verilog file ../../import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../import/div_clk_gen.v
HDL-1007 : analyze verilog file ../../import/frame_fifo_read.v
HDL-1007 : analyze verilog file ../../import/frame_fifo_write.v
HDL-1007 : analyze verilog file ../../import/frame_read_write.v
HDL-1007 : analyze verilog file ../../import/IDDR.v
HDL-1007 : analyze verilog file ../../import/key_mode_ctrl.v
HDL-1007 : analyze verilog file ../../import/ODDR.v
HDL-1007 : analyze verilog file ../../import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../import/rgmii_interface.v
HDL-1007 : analyze verilog file ../../import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../import/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../import/sd_card_cmd.v
HDL-1007 : analyze verilog file ../../import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file ../../import/sd_card_top.v
HDL-1007 : analyze verilog file ../../import/sdram.v
HDL-1007 : analyze included file ../../import/global_def.v in ../../import/sdram.v(10)
HDL-1007 : back to file '../../import/sdram.v' in ../../import/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in ../../import/sdram.v(88)
HDL-1007 : analyze verilog file ../../import/spi_master.v
HDL-1007 : analyze verilog file ../../import/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../import/sys_pll.v(77)
HDL-1007 : analyze verilog file ../../import/temac_block.v
HDL-1007 : analyze verilog file ../../import/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../import/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in ../../import/UDP_Example_Top.v(229)
HDL-5373 WARNING: identifier 'temac_clk' is used before its declaration in ../../import/UDP_Example_Top.v(71)
HDL-5373 WARNING: identifier 'temac_clk90' is used before its declaration in ../../import/UDP_Example_Top.v(72)
HDL-1007 : analyze verilog file ../../import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../import/udp_ip_protocol_stack_merge.enc.v' in ../../import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../import/udp_ip_protocol_stack_merge.enc.v' in ../../import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../import/udp_tx_simple.v
HDL-1007 : analyze verilog file ../../import/sdr_as_ram.enc.v
HDL-1007 : back to file '../../import/sdr_as_ram.enc.v' in ../../import/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file ../../import/sdr_init_ref.enc.v
HDL-1007 : analyze included file ../../import/global_def.v in ../../import/sdr_init_ref.enc.v(11)
HDL-1007 : back to file '../../import/sdr_init_ref.enc.v' in ../../import/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../import/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../import/sdr_init_ref.enc.v' in ../../import/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../import/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../import/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../import/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../import/sdr_wrrd.enc.v' in ../../import/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file ../../import/udp_simple_send.v
HDL-1007 : analyze verilog file ../../import/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../import/video_pll.v(70)
HDL-1007 : analyze verilog file ../../import/video_delay.v
HDL-1007 : analyze verilog file ../../import/video_timing_data.v
HDL-1007 : analyze VHDL file ../../import/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../import/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../import/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../import/color_bar.v
HDL-1007 : analyze included file ../../import/video_define.v in ../../import/color_bar.v(2)
HDL-1007 : back to file '../../import/color_bar.v' in ../../import/color_bar.v(2)
HDL-1007 : analyze VHDL file ../../import/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../import/udp_mode_tx.v
HDL-1007 : analyze verilog file ../../import/udp_packet_to_sdram.v
PRJ-1401 : Successfully analyzed 48 source files.
RUN-1002 : start command "set_param gate map_opt_area high"
RUN-1002 : start command "set_param gate mapmacro_opt_timing high"
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
RUN-1002 : start command "elaborate -top UDP_Example_Top"
HDL-1007 : port 'tri_speed' remains unconnected for this instance in ../../import/UDP_Example_Top.v(557)
HDL-1007 : port 'mdio_o' remains unconnected for this instance in ../../import/UDP_Example_Top.v(557)
HDL-1007 : port 'mdio_oen' remains unconnected for this instance in ../../import/UDP_Example_Top.v(557)
HDL-1007 : port 'mdio_clk' remains unconnected for this instance in ../../import/UDP_Example_Top.v(557)
HDL-1007 : elaborate module UDP_Example_Top in ../../import/UDP_Example_Top.v(21)
HDL-1007 : elaborate module clk_gen_rst_gen in ../../import/clk_gen_rst_gen.v(31)
HDL-1007 : elaborate module pll_gen in ../../al_ip/pll_gen.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:\anlu\arch/eagle_macro.v(5)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000000",REFCLK_DIV=2,FBCLK_DIV=5,CLKC0_DIV=8,CLKC1_DIV=8,CLKC2_DIV=80,CLKC3_DIV=40,CLKC4_DIV=8,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=7,CLKC1_CPHASE=7,CLKC2_CPHASE=79,CLKC3_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in E:\anlu\arch/eagle_macro.v(889)
HDL-1007 : elaborate module div_clk_gen in ../../import/div_clk_gen.v(31)
HDL-1007 : elaborate module key_mode_ctrl in ../../import/key_mode_ctrl.v(7)
HDL-1007 : elaborate module sys_pll in ../../import/sys_pll.v(24)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000000",FBCLK_DIV=2,CLKC0_DIV=10,CLKC1_DIV=8,CLKC2_DIV=8,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=7,CLKC2_CPHASE=3,GMC_GAIN=4,ICP_CURRENT=29,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in E:\anlu\arch/eagle_macro.v(889)
HDL-1007 : elaborate module video_pll in ../../import/video_pll.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000000",REFCLK_DIV=2,CLKC0_DIV=40,CLKC1_DIV=8,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=7,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in E:\anlu\arch/eagle_macro.v(889)
HDL-1007 : elaborate module sdram in ../../import/sdram.v(11)
HDL-1007 : elaborate module sdr_as_ram(self_refresh_open=1'b1) in ../../import/sdr_as_ram.enc.v(12)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../import/sdr_init_ref.enc.v(47)
HDL-1007 : elaborate module sdr_init_ref(self_refresh_open=1'b1) in ../../import/sdr_init_ref.enc.v(13)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../import/sdr_wrrd.enc.v(283)
HDL-1007 : elaborate module ** in ../../import/sdr_wrrd.enc.v(3)
HDL-5317 WARNING: input port '**' is not connected on this instance in ../../import/sdr_as_ram.enc.v(17)
HDL-1007 : elaborate module EG_PHY_SDRAM_2M_32 in E:\anlu\arch/eagle_macro.v(683)
HDL-1007 : elaborate module sd_card_bmp in ../../import/sd_card_bmp.v(1)
HDL-1007 : elaborate module ax_debounce in ../../import/ax_debounce.v(1)
HDL-1007 : elaborate module bmp_read in ../../import/bmp_read.v(2)
HDL-1007 : elaborate module sd_card_top in ../../import/sd_card_top.v(2)
HDL-1007 : elaborate module sd_card_sec_read_write in ../../import/sd_card_sec_read_write.v(2)
HDL-1007 : elaborate module sd_card_cmd in ../../import/sd_card_cmd.v(2)
HDL-1007 : elaborate module spi_master in ../../import/spi_master.v(2)
HDL-5323 WARNING: input port 'sd_sec_write_data[7]' remains unconnected for this instance in ../../import/sd_card_bmp.v(63)
HDL-1007 : port 'valid' remains unconnected for this instance in ../../import/frame_read_write.v(88)
HDL-1007 : port 'afull' remains unconnected for this instance in ../../import/frame_read_write.v(88)
HDL-1007 : port 'aempty' remains unconnected for this instance in ../../import/frame_read_write.v(88)
HDL-1007 : port 'valid' remains unconnected for this instance in ../../import/frame_read_write.v(136)
HDL-1007 : port 'afull' remains unconnected for this instance in ../../import/frame_read_write.v(136)
HDL-1007 : port 'aempty' remains unconnected for this instance in ../../import/frame_read_write.v(136)
HDL-1007 : elaborate module frame_read_write in ../../import/frame_read_write.v(2)
HDL-1007 : port 'doa' remains unconnected for this instance in ../../import/afifo_16_32_256.v(226)
HDL-1007 : port 'dib' remains unconnected for this instance in ../../import/afifo_16_32_256.v(226)
HDL-1007 : elaborate module wfifo_32_32_512 in ../../import/afifo_16_32_256.v(13)
HDL-1007 : elaborate module fifo_cross_domain_addr_process_al_wfifo_32_32_512 in ../../import/afifo_16_32_256.v(250)
HDL-1007 : elaborate module ram_infer_wfifo_32_32_512(ADDRWIDTH_A=9,DATAWIDTH_B=32,ADDRWIDTH_B=9) in ../../import/afifo_16_32_256.v(333)
HDL-1007 : extracting RAM for identifier 'memory' in ../../import/afifo_16_32_256.v(398)
HDL-5317 WARNING: input port 'dib[31]' is not connected on this instance in ../../import/afifo_16_32_256.v(231)
HDL-1007 : elaborate module frame_fifo_write(BURST_SIZE=256) in ../../import/frame_fifo_write.v(2)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 10 for port 'rdusedw' in ../../import/frame_read_write.v(132)
HDL-1007 : port 'doa' remains unconnected for this instance in ../../import/afifo_32_16_256.v(226)
HDL-1007 : port 'dib' remains unconnected for this instance in ../../import/afifo_32_16_256.v(226)
HDL-1007 : elaborate module rfifo_32_32_512 in ../../import/afifo_32_16_256.v(13)
HDL-1007 : elaborate module fifo_cross_domain_addr_process_al_rfifo_32_32_512 in ../../import/afifo_32_16_256.v(250)
HDL-1007 : elaborate module ram_infer_rfifo_32_32_512(ADDRWIDTH_A=9,DATAWIDTH_B=32,ADDRWIDTH_B=9) in ../../import/afifo_32_16_256.v(333)
HDL-1007 : extracting RAM for identifier 'memory' in ../../import/afifo_32_16_256.v(398)
HDL-5317 WARNING: input port 'dib[31]' is not connected on this instance in ../../import/afifo_32_16_256.v(231)
HDL-1007 : elaborate module frame_fifo_read(BURST_SIZE=256) in ../../import/frame_fifo_read.v(2)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 10 for port 'wrusedw' in ../../import/frame_read_write.v(181)
HDL-1007 : elaborate module udp_mode_tx in ../../import/udp_mode_tx.v(7)
HDL-1007 : elaborate module udp_simple_send in ../../import/udp_simple_send.v(6)
HDL-1007 : elaborate module udp_tx_simple in ../../import/udp_tx_simple.v(6)
HDL-1007 : port '**' remains unconnected for this instance in ../../import/udp_ip_protocol_stack_merge.enc.v(284)
HDL-1007 : port '**' remains unconnected for this instance in ../../import/udp_ip_protocol_stack_merge.enc.v(284)
HDL-1007 : port '**' remains unconnected for this instance in ../../import/udp_ip_protocol_stack_merge.enc.v(284)
HDL-1007 : elaborate module udp_ip_protocol_stack(LOCAL_UDP_PORT_NUM=16'b01011101110011,LOCAL_IP_ADDRESS=32'b11000000101010001111000000000010) in ../../import/udp_ip_protocol_stack_merge.enc.v(2)
HDL-1007 : elaborate module ** in ../../import/udp_ip_protocol_stack_merge.enc.v(3861)
HDL-1007 : elaborate module ** in ../../import/udp_ip_protocol_stack_merge.enc.v(4077)
HDL-1007 : elaborate module ** in ../../import/udp_ip_protocol_stack_merge.enc.v(3465)
HDL-1007 : elaborate module ** in ../../import/udp_ip_protocol_stack_merge.enc.v(3963)
HDL-1007 : port '**' remains unconnected for this instance in ../../import/udp_ip_protocol_stack_merge.enc.v(1251)
HDL-1007 : port '**' remains unconnected for this instance in ../../import/udp_ip_protocol_stack_merge.enc.v(1251)
HDL-1007 : elaborate module ** in ../../import/udp_ip_protocol_stack_merge.enc.v(1172)
HDL-1007 : elaborate module ** in ../../import/udp_ip_protocol_stack_merge.enc.v(2405)
HDL-1007 : elaborate module ** in ../../import/udp_ip_protocol_stack_merge.enc.v(2482)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=2048,DATA_DEPTH_B=2048,MODE="PDPW",RESETMODE="ASYNC") in E:\anlu\arch/eagle_macro.v(986)
HDL-5007 WARNING: actual bit length ** differs from formal bit length *** for port '**' in ../../import/udp_ip_protocol_stack_merge.enc.v(2666)
HDL-5007 WARNING: actual bit length ** differs from formal bit length *** for port '**' in ../../import/udp_ip_protocol_stack_merge.enc.v(2671)
HDL-1007 : elaborate module ** in ../../import/udp_ip_protocol_stack_merge.enc.v(3068)
HDL-1007 : elaborate module ** in ../../import/udp_ip_protocol_stack_merge.enc.v(1601)
HDL-1007 : elaborate module ** in ../../import/udp_ip_protocol_stack_merge.enc.v(3465)
HDL-1007 : elaborate module ** in ../../import/udp_ip_protocol_stack_merge.enc.v(909)
HDL-1007 : elaborate module ** in ../../import/udp_ip_protocol_stack_merge.enc.v(1374)
HDL-1007 : elaborate module ** in ../../import/udp_ip_protocol_stack_merge.enc.v(1079)
HDL-1007 : elaborate module ** in ../../import/udp_ip_protocol_stack_merge.enc.v(713)
HDL-1007 : elaborate module ** in ../../import/udp_ip_protocol_stack_merge.enc.v(26)
HDL-1007 : elaborate module ** in ../../import/udp_ip_protocol_stack_merge.enc.v(436)
HDL-1007 : elaborate module ** in ../../import/udp_ip_protocol_stack_merge.enc.v(223)
HDL-1007 : elaborate module ** in ../../import/udp_ip_protocol_stack_merge.enc.v(1920)
HDL-1007 : elaborate module ** in ../../import/udp_ip_protocol_stack_merge.enc.v(3190)
HDL-1007 : elaborate module ** in ../../import/udp_ip_protocol_stack_merge.enc.v(3113)
HDL-1007 : elaborate module ** in ../../import/udp_ip_protocol_stack_merge.enc.v(3537)
HDL-1007 : elaborate module ** in ../../import/udp_ip_protocol_stack_merge.enc.v(3465)
HDL-1007 : elaborate module ** in ../../import/udp_ip_protocol_stack_merge.enc.v(3465)
HDL-1007 : elaborate module temac_block in ../../import/temac_block.v(2)
HDL-1007 : elaborate module tx_clk_en_gen in ../../import/tx_clk_en_gen.v(16)
HDL-1007 : elaborate module rgmii_interface in ../../import/rgmii_interface.v(14)
HDL-1007 : elaborate module ODDR in ../../import/ODDR.v(23)
HDL-1007 : elaborate module EG_LOGIC_ODDR in E:\anlu\arch/eagle_macro.v(66)
HDL-1007 : elaborate module IDDR(DEVICE="EG4") in ../../import/IDDR.v(23)
HDL-1007 : elaborate module EG_LOGIC_IDDR in E:\anlu\arch/eagle_macro.v(57)
HDL-1007 : elaborate module TEMAC_CORE in ../../al_ip/TEMAC_CORE/TEMAC_CORE.v(9)
HDL-1007 : elaborate module mac_core_aead6cd6dadd(P_HOST_EN=1'b0,P_ADD_FILT_LIST=0) in ../../al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v(14)
HDL-1007 : elaborate module TEMAC_CORE_aead6cd6dadd(P_HALF_DUPLEX=1'b1) in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(1)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(9306)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(186)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5470)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6852)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(7513)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3818)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3754)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3865)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3808)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3829)
HDL-5007 WARNING: specify block is ignored for synthesis in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3840)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(7839)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(1251)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(8904)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6199)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(4813)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3988)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(225)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3844)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(4444)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6947)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6270)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(8504)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(8272)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(4209)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(4055)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(253)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(4147)
HDL-5314 WARNING: net '**' does not have a driver in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(353)
HDL-5314 WARNING: net '**' does not have a driver in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(9517)
HDL-5314 WARNING: net '**' does not have a driver in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(9520)
HDL-5314 WARNING: net '**' does not have a driver in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(9525)
HDL-5314 WARNING: net '**' does not have a driver in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(9526)
HDL-5314 WARNING: net '**' does not have a driver in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(9527)
HDL-5314 WARNING: net '**' does not have a driver in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(9528)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 85 for port 'mac_cfg_vector' in ../../import/temac_block.v(360)
HDL-5323 WARNING: input port 'mac_has_sgmii' remains unconnected for this instance in ../../import/temac_block.v(294)
HDL-1007 : elaborate module udp_clk_gen in ../../import/temac_clk_gen.v(30)
HDL-1007 : elaborate module tx_client_fifo(DEVICE="EG4") in ../../import/tx_client_fifo.v(14)
HDL-1007 : elaborate module RAMB16_S9_S9(DEVICE="EG4") in ../../import/RAMB16_S9_S9.v(4)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_B=9,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=2048,DATA_DEPTH_B=2048,WRITEMODE_A="WRITETHROUGH",WRITEMODE_B="WRITETHROUGH") in E:\anlu\arch/eagle_macro.v(986)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'cea' in ../../import/tx_client_fifo.v(1293)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'web' in ../../import/tx_client_fifo.v(1303)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'cea' in ../../import/tx_client_fifo.v(1315)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'web' in ../../import/tx_client_fifo.v(1325)
HDL-5323 WARNING: input port 'dib[8]' remains unconnected for this instance in ../../import/tx_client_fifo.v(1291)
HDL-5323 WARNING: input port 'dib[8]' remains unconnected for this instance in ../../import/tx_client_fifo.v(1312)
HDL-1007 : elaborate module rx_client_fifo(DEVICE="EG4") in ../../import/rx_client_fifo.v(14)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'cea' in ../../import/rx_client_fifo.v(873)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'web' in ../../import/rx_client_fifo.v(883)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'cea' in ../../import/rx_client_fifo.v(894)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'web' in ../../import/rx_client_fifo.v(904)
HDL-5323 WARNING: input port 'dib[8]' remains unconnected for this instance in ../../import/rx_client_fifo.v(871)
HDL-5323 WARNING: input port 'dib[8]' remains unconnected for this instance in ../../import/rx_client_fifo.v(892)
HDL-1007 : elaborate module udp_packet_to_sdram in ../../import/udp_packet_to_sdram.v(8)
HDL-1007 : elaborate module video_timing_data in ../../import/video_timing_data.v(1)
HDL-1007 : elaborate module color_bar in ../../import/color_bar.v(3)
HDL-1007 : elaborate module video_delay in ../../import/video_delay.v(1)
HDL-1007 : switch to vhdl to elaborate module hdmi_tx in ../../import/UDP_Example_Top.v(714)
HDL-1007 : elaborate hdmi_tx(1,3)(Behavioral) in ../../import/hdmi_tx.vhd(11)
HDL-1007 : elaborate DVITransmitter(1,3)(Behavioral) in ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : elaborate **(**) in ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : elaborate **(**) in ../../import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : elaborate EG_LOGIC_ODDR(1,6)(rtl) in E:\anlu\arch/eagle_macro.vhd(1399)
HDL-1007 : elaborate **(**) in ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : back to vlog to elaborate in ../../import/UDP_Example_Top.v(714)
HDL-5323 WARNING: input port 'mdio_i' remains unconnected for this instance in ../../import/UDP_Example_Top.v(559)
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-1200 : Current top model is UDP_Example_Top
HDL-5106 WARNING: Initial value omitted on non-DFF net "cnt_t[4]" in ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "cnt_t[3]" in ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "cnt_t[2]" in ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "cnt_t[1]" in ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "cnt_t[0]" in ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "dc_bias[4]" in E:\anlu\packages/std_logic_arith.vhd(1071) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "dc_bias[3]" in E:\anlu\packages/std_logic_arith.vhd(1071) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "dc_bias[2]" in E:\anlu\packages/std_logic_arith.vhd(1071) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "dc_bias[1]" in E:\anlu\packages/std_logic_arith.vhd(1071) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "dc_bias[0]" in E:\anlu\packages/std_logic_arith.vhd(1071) 
HDL-1100 : Inferred 2 RAMs.
RUN-1002 : start command "read_adc ../../../../source_code/constraints/UDP.adc"
RUN-1002 : start command "set_pin_assignment  clk_50   LOCATION = R7; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  key1   LOCATION = A2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  key2   LOCATION = B2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  key3   LOCATION = B1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  key4   LOCATION = C1; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  phy1_rgmii_rx_clk   LOCATION = T14; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; INDEL = 1; "
RUN-1002 : start command "set_pin_assignment  phy1_rgmii_rx_ctl   LOCATION = T13; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  phy1_rgmii_rx_data[0]   LOCATION = P6; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  phy1_rgmii_rx_data[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  phy1_rgmii_rx_data[2]   LOCATION = T9; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  phy1_rgmii_rx_data[3]   LOCATION = N9; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  phy1_rgmii_tx_clk   LOCATION = T12; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 16; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  phy1_rgmii_tx_ctl   LOCATION = T7; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 16; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  phy1_rgmii_tx_data[0]   LOCATION = T4; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 16; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  phy1_rgmii_tx_data[1]   LOCATION = T6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 16; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  phy1_rgmii_tx_data[2]   LOCATION = M7; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 16; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  phy1_rgmii_tx_data[3]   LOCATION = T8; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 16; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  sd_dclk   LOCATION = A14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  sd_miso   LOCATION = B14; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  sd_mosi   LOCATION = A13; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  sd_ncs   LOCATION = A12; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  HDMI_CLK_P   LOCATION = K1; IOSTANDARD = LVDS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  HDMI_D0_P   LOCATION = F5; IOSTANDARD = LVDS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  HDMI_D1_P   LOCATION = E3; IOSTANDARD = LVDS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  HDMI_D2_P   LOCATION = B3; IOSTANDARD = LVDS33; PULLTYPE = NONE; "
RUN-1001 : Starting of IO setups legality check.
RUN-1001 : Starting of IO vref setups legality check.
RUN-1002 : start command "read_sdc ../../../../source_code/constraints/UDP.sdc"
RUN-1002 : start command "read_sdc -ip TEMAC_CORE ../../al_ip/TEMAC_CORE/TEMAC_CORE.sdc"
RUN-1002 : start command "export_db UDP_EXAMPLE_elaborate.db"
RUN-1001 : Exported flow parameters
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported packer
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported ATMR Setting
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "commit_param -step rtl"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1002 : start command "set_param rtl min_ripple_len 12"
RUN-1001 : Print Rtl Property
RUN-1001 : -------------------------------------------------------------------
RUN-1001 :         Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------------
RUN-1001 :        fix_undriven       |     0      |        0         |        
RUN-1001 :   gated_clock_conversion  |    off     |       off        |        
RUN-1001 :         infer_fsm         |    auto    |       auto       |        
RUN-1001 :         infer_gsr         |    off     |       off        |        
RUN-1001 :         infer_rom         |     on     |        on        |        
RUN-1001 :       keep_hierarchy      |    auto    |       auto       |        
RUN-1001 :        merge_equal        |     on     |        on        |        
RUN-1001 :      min_control_set      |     8      |        8         |        
RUN-1001 :       min_ripple_len      |     12     |       auto       |   *    
RUN-1001 :          seq_syn          |     on     |        on        |        
RUN-1001 : -------------------------------------------------------------------
RUN-1002 : start command "insert_debugger ../../chip_debugger"
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/anlu/license/Anlogic.lic
SYN-1001 : Stage 1 | Optimize RTL
SYN-1001 : Stage 1.1 | Check Design Sanity
SYN-1001 : End Stage 1.1 | Check Design Sanity; Time: 0.009885s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 253, reserved = 359, peak = 253;

SYN-1079 : finish stage Check Design Sanity. Total instances: 25202, Total nets: 67172.

SYN-1001 : Stage 1.2 | Initialize Design
SYN-1001 : End Stage 1.2 | Initialize Design; Time: 1.054254s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (99.3%); Memory(MB): used = 253, reserved = 359, peak = 253;

SYN-1079 : finish stage Initialize Design. Total instances: 6408, Total nets: 40510.

SYN-1001 : Stage 1.3 | Flatten Module
SYN-1011 : Flatten model UDP_Example_Top
SYN-1050 : Instances selected by 'keep_hierarchy':
RUN-1001 : ---------------------------------------------------------------------------------------------
RUN-1001 :         instance        |  keep_hierarchy  |    down_module    |         file(line)          
RUN-1001 : ---------------------------------------------------------------------------------------------
RUN-1001 :   u_frame_rw/read_buf   |       true       |  rfifo_32_32_512  | ../../import/frame_read...  
RUN-1001 :   u_frame_rw/write_buf  |       true       |  wfifo_32_32_512  | ../../import/frame_read...  
RUN-1001 : ---------------------------------------------------------------------------------------------
SYN-1001 : End Stage 1.3 | Flatten Module; Time: 0.174277s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.6%); Memory(MB): used = 254, reserved = 359, peak = 254;

SYN-1079 : finish stage Flatten Module. Total instances: 7184, Total nets: 32749.

SYN-1001 : Stage 1.4 | Uniform Instance
SYN-5013 WARNING: Undriven net: model "UDP_Example_Top" / net "u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/mac_has_sgmii" in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(20)
		the net's pin: pin "sel" in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
		the net's pin: pin "sel" in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
		the net's pin: pin "sel" in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
		the net's pin: pin "sel" in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
		the net's pin: pin "sel" in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
		the net's pin: pin "sel" in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
		the net's pin: pin "sel" in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
SYN-5013 WARNING: Undriven net: model "UDP_Example_Top" / net "u6_tx_fifo/ramgen_l/dib[8]" in ../../import/RAMB16_S9_S9.v(16)
		the net's pin: pin "dib[8]" in ../../import/RAMB16_S9_S9.v(45)
SYN-5013 WARNING: Undriven net: model "UDP_Example_Top" / net "u6_tx_fifo/ramgen_l/dib[7]" in ../../import/RAMB16_S9_S9.v(16)
		the net's pin: pin "dib[7]" in ../../import/RAMB16_S9_S9.v(45)
SYN-5013 WARNING: Undriven net: model "UDP_Example_Top" / net "u6_tx_fifo/ramgen_l/dib[6]" in ../../import/RAMB16_S9_S9.v(16)
		the net's pin: pin "dib[6]" in ../../import/RAMB16_S9_S9.v(45)
SYN-5013 WARNING: Undriven net: model "UDP_Example_Top" / net "u6_tx_fifo/ramgen_l/dib[5]" in ../../import/RAMB16_S9_S9.v(16)
		the net's pin: pin "dib[5]" in ../../import/RAMB16_S9_S9.v(45)
SYN-5013 WARNING: Undriven net: model "UDP_Example_Top" / net "u6_tx_fifo/ramgen_l/dib[4]" in ../../import/RAMB16_S9_S9.v(16)
		the net's pin: pin "dib[4]" in ../../import/RAMB16_S9_S9.v(45)
SYN-5013 WARNING: Undriven net: model "UDP_Example_Top" / net "u6_tx_fifo/ramgen_l/dib[3]" in ../../import/RAMB16_S9_S9.v(16)
		the net's pin: pin "dib[3]" in ../../import/RAMB16_S9_S9.v(45)
SYN-5013 WARNING: Undriven net: model "UDP_Example_Top" / net "u6_tx_fifo/ramgen_l/dib[2]" in ../../import/RAMB16_S9_S9.v(16)
		the net's pin: pin "dib[2]" in ../../import/RAMB16_S9_S9.v(45)
SYN-5013 WARNING: Undriven net: model "UDP_Example_Top" / net "u6_tx_fifo/ramgen_l/dib[1]" in ../../import/RAMB16_S9_S9.v(16)
		the net's pin: pin "dib[1]" in ../../import/RAMB16_S9_S9.v(45)
SYN-5013 WARNING: Undriven net: model "UDP_Example_Top" / net "u6_tx_fifo/ramgen_l/dib[0]" in ../../import/RAMB16_S9_S9.v(16)
		the net's pin: pin "dib[0]" in ../../import/RAMB16_S9_S9.v(45)
SYN-5013 Similar messages will be suppressed.
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1001 : End Stage 1.4 | Uniform Instance; Time: 0.035198s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (88.8%); Memory(MB): used = 230, reserved = 304, peak = 254;

SYN-1079 : finish stage Uniform Instance. Total instances: 7029, Total nets: 32547.

SYN-1001 : Stage 1.5 | Optimize Design
SYN-1066 : Inferred FSM for state register 'u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/STATE_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00               01
                    01               10
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/STATE_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg' in module 'UDP_Example_Top'
------------------------------------------------------------
     Previous Encoding                     New Encoding
------------------------------------------------------------
                 00000     0000000000000000000000000001
                 00001     0000000000000000000000000010
                 00010     0000000000000000000000000100
                 00011     0000000000000000000000001000
                 00100     0000000000000000000000010000
                 00101     0000000000000000000000100000
                 00110     0000000000000000000001000000
                 00111     0000000000000000000010000000
                 01000     0000000000000000000100000000
                 01001     0000000000000000001000000000
                 01010     0000000000000000010000000000
                 01011     0000000000000000100000000000
                 01100     0000000000000001000000000000
                 01101     0000000000000010000000000000
                 01110     0000000000000100000000000000
                 01111     0000000000001000000000000000
                 10000     0000000000010000000000000000
                 10001     0000000000100000000000000000
                 10010     0000000001000000000000000000
                 10011     0000000010000000000000000000
                 10100     0000000100000000000000000000
                 10101     0000001000000000000000000000
                 10110     0000010000000000000000000000
                 10111     0000100000000000000000000000
                 11000     0001000000000000000000000000
                 11001     0010000000000000000000000000
                 11010     0100000000000000000000000000
                 11011     1000000000000000000000000000
------------------------------------------------------------
SYN-1067 : encoded FSM with state register 'u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/STATE_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00             0001
                    01             0010
                    10             0100
                    11             1000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/STATE_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/cnt_reg' in module 'UDP_Example_Top'
---------------------------------------------------
     Previous Encoding            New Encoding
---------------------------------------------------
                 00000     0000000000000000001
                 00001     0000000000000000010
                 00010     0000000000000000100
                 00011     0000000000000001000
                 00100     0000000000000010000
                 00101     0000000000000100000
                 00110     0000000000001000000
                 00111     0000000000010000000
                 01000     0000000000100000000
                 01001     0000000001000000000
                 01010     0000000010000000000
                 01011     0000000100000000000
                 01100     0000001000000000000
                 01101     0000010000000000000
                 01110     0000100000000000000
                 01111     0001000000000000000
                 10000     0010000000000000000
                 10001     0100000000000000000
                 10010     1000000000000000000
---------------------------------------------------
SYN-1067 : encoded FSM with state register 'u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/cnt_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/checksum_state_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00             0001
                    01             0010
                    10             0100
                    11             1000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/checksum_state_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/cnt_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                  0000        000000001
                  0001        000000010
                  0010        000000100
                  0011        000001000
                  0100        000010000
                  0101        000100000
                  0110        001000000
                  0111        010000000
                  1000        100000000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/cnt_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/ip_header_checksum_check_module/state_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00             0001
                    01             0010
                    10             0100
                    11             1000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/ip_header_checksum_check_module/state_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                   000            00001
                   001            00010
                   010            00100
                   100            01000
                   011            10000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u3_udp_ip_protocol_stack/ip_layer/ip_send_module/cnt_reg' in module 'UDP_Example_Top'
----------------------------------------------------
     Previous Encoding             New Encoding
----------------------------------------------------
                 00000     00000000000000000001
                 00001     00000000000000000010
                 00010     00000000000000000100
                 00011     00000000000000001000
                 00100     00000000000000010000
                 00101     00000000000000100000
                 00110     00000000000001000000
                 00111     00000000000010000000
                 01000     00000000000100000000
                 01001     00000000001000000000
                 01010     00000000010000000000
                 01011     00000000100000000000
                 01100     00000001000000000000
                 01101     00000010000000000000
                 01110     00000100000000000000
                 01111     00001000000000000000
                 10000     00010000000000000000
                 10001     00100000000000000000
                 10010     01000000000000000000
                 10011     10000000000000000000
----------------------------------------------------
SYN-1067 : encoded FSM with state register 'u3_udp_ip_protocol_stack/ip_layer/ip_send_module/cnt_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u3_udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/STATE_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00              001
                    01              010
                    10              100
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u3_udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/STATE_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u3_udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/cnt1_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                  0000        000000001
                  0001        000000010
                  0010        000000100
                  0011        000001000
                  0100        000010000
                  0101        000100000
                  0110        001000000
                  0111        010000000
                  1000        100000000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u3_udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/cnt1_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u3_udp_ip_protocol_stack/send_buffer/STATE_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                   000          0000001
                   011          0000010
                   100          0000100
                   010          0001000
                   001          0010000
                   101          0100000
                   110          1000000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u3_udp_ip_protocol_stack/send_buffer/STATE_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u3_udp_ip_protocol_stack/temac_data_process/RX_STATE_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00              001
                    01              010
                    10              100
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u3_udp_ip_protocol_stack/temac_data_process/RX_STATE_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u3_udp_ip_protocol_stack/temac_data_process/TX_STATE_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00              001
                    01              010
                    10              100
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u3_udp_ip_protocol_stack/temac_data_process/TX_STATE_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u3_udp_ip_protocol_stack/temac_data_process/temac_rx_cnt_reg' in module 'UDP_Example_Top'
----------------------------------------------
     Previous Encoding       New Encoding
----------------------------------------------
                  0000     00000000000001
                  0001     00000000000010
                  0010     00000000000100
                  0011     00000000001000
                  0100     00000000010000
                  0101     00000000100000
                  0110     00000001000000
                  0111     00000010000000
                  1000     00000100000000
                  1001     00001000000000
                  1010     00010000000000
                  1011     00100000000000
                  1100     01000000000000
                  1101     10000000000000
----------------------------------------------
SYN-1067 : encoded FSM with state register 'u3_udp_ip_protocol_stack/temac_data_process/temac_rx_cnt_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u3_udp_ip_protocol_stack/temac_data_process/temac_tx_cnt_reg' in module 'UDP_Example_Top'
-----------------------------------------------
     Previous Encoding        New Encoding
-----------------------------------------------
                  0000     000000000000001
                  0001     000000000000010
                  0010     000000000000100
                  0011     000000000001000
                  0100     000000000010000
                  0101     000000000100000
                  0110     000000001000000
                  0111     000000010000000
                  1000     000000100000000
                  1001     000001000000000
                  1010     000010000000000
                  1011     000100000000000
                  1100     001000000000000
                  1101     010000000000000
                  1110     100000000000000
-----------------------------------------------
SYN-1067 : encoded FSM with state register 'u3_udp_ip_protocol_stack/temac_data_process/temac_tx_cnt_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/cnt_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                  0000      00000000001
                  0001      00000000010
                  0010      00000000100
                  0011      00000001000
                  0100      00000010000
                  0101      00000100000
                  0110      00001000000
                  0111      00010000000
                  1000      00100000000
                  1001      01000000000
                  1010      10000000000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/cnt_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u3_udp_ip_protocol_stack/udp_layer/udp_send_module/STATE_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00             0001
                    01             0010
                    10             0100
                    11             1000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u3_udp_ip_protocol_stack/udp_layer/udp_send_module/STATE_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u3_udp_ip_protocol_stack/udp_layer/udp_send_module/cnt_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                  0000         00000001
                  0001         00000010
                  0010         00000100
                  0011         00001000
                  0100         00010000
                  0101         00100000
                  0110         01000000
                  0111         10000000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u3_udp_ip_protocol_stack/udp_layer/udp_send_module/cnt_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_FvxPC15R$al102_NkBI8S2N/al102_sGgJ2iOw_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00              001
                    01              010
                    10              100
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_FvxPC15R$al102_NkBI8S2N/al102_sGgJ2iOw_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_FvxPC15R$al102_ORYeWAza/al102_sGgJ2iOw_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                   000                1
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_FvxPC15R$al102_ORYeWAza/al102_sGgJ2iOw_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u6_tx_fifo/rd_state_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                  0000          0000001
                  0001          0000010
                  0010          0000100
                  0011          0001000
                  0100          0010000
                  0101          0100000
                  0110          1000000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u6_tx_fifo/rd_state_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u6_tx_fifo/wr_state_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00             0001
                    01             0010
                    11             0100
                    10             1000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u6_tx_fifo/wr_state_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u7_rx_fifo/rd_state_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                   000         00000001
                   001         00000010
                   010         00000100
                   011         00001000
                   100         00010000
                   110         00100000
                   111         01000000
                   101         10000000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u7_rx_fifo/rd_state_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u7_rx_fifo/wr_state_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                   000           000001
                   001           000010
                   101           000100
                   010           001000
                   100           010000
                   011           100000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u7_rx_fifo/wr_state_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_frame_rw/frame_fifo_read_m0/state_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                  0000           000001
                  0001           000010
                  0010           000100
                  0011           001000
                  0100           010000
                  0101           100000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_frame_rw/frame_fifo_read_m0/state_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_frame_rw/frame_fifo_write_m0/state_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                  0000           000001
                  0001           000010
                  0010           000100
                  0011           001000
                  0100           010000
                  0101           100000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_frame_rw/frame_fifo_write_m0/state_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_hdmi_writer/rgb_byte_cnt_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00              001
                    01              010
                    10              100
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_hdmi_writer/rgb_byte_cnt_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_hdmi_writer/state_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00              001
                    01              010
                    11              100
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_hdmi_writer/state_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_key_mode_ctrl/STATE_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                   000            00001
                   001            00010
                   010            00100
                   011            01000
                   100            10000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_key_mode_ctrl/STATE_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_mode_tx/STATE_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                   000            00001
                   001            00010
                   010            00100
                   011            01000
                   100            10000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_mode_tx/STATE_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_sd_card_bmp/bmp_read_m0/state_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                  0000            00001
                  0001            00010
                  0010            00100
                  0011            01000
                  0100            10000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_sd_card_bmp/bmp_read_m0/state_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/state_reg' in module 'UDP_Example_Top'
--------------------------------------------------
     Previous Encoding           New Encoding
--------------------------------------------------
                 00000     000000000000000001
                 00010     000000000000000010
                 00001     000000000000000100
                 01001     000000000000001000
                 01010     000000000000010000
                 01011     000000000000100000
                 01100     000000000001000000
                 01101     000000000010000000
                 01110     000000000100000000
                 01111     000000001000000000
                 00110     000000010000000000
                 00011     000000100000000000
                 00111     000001000000000000
                 00100     000010000000000000
                 01000     000100000000000000
                 10001     001000000000000000
                 00101     010000000000000000
                 10000     100000000000000000
--------------------------------------------------
SYN-1067 : encoded FSM with state register 'u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/state_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_sd_card_bmp/sd_card_top_m0/sd_card_sec_read_write_m0/state_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                 00000       0000000001
                 00001       0000000010
                 00010       0000000100
                 00011       0000001000
                 00100       0000010000
                 10010       0000100000
                 10001       0001000000
                 00101       0010000000
                 00110       0100000000
                 10000       1000000000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_sd_card_bmp/sd_card_top_m0/sd_card_sec_read_write_m0/state_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_sd_card_bmp/sd_card_top_m0/spi_master_m0/state_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                   000           000001
                   010           000010
                   001           000100
                   100           001000
                   011           010000
                   101           100000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_sd_card_bmp/sd_card_top_m0/spi_master_m0/state_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_sdram/u2_ram/u2_wrrd/state_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                  0000              001
                  0001              010
                  0010              100
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_sdram/u2_ram/u2_wrrd/state_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_udp_simple_send/STATE_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                   000         00000001
                   001         00000010
                   010         00000100
                   011         00001000
                   100         00010000
                   101         00100000
                   110         01000000
                   111         10000000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_udp_simple_send/STATE_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_udp_tx_simple/STATE_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                  0000        000000001
                  0001        000000010
                  0010        000000100
                  0011        000001000
                  0100        000010000
                  0101        000100000
                  0110        001000000
                  0111        010000000
                  1000        100000000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_udp_tx_simple/STATE_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1057 : Inferred 38 FSM(s)
SYN-1032 : 30464/537 useful/useless nets, 6259/33 useful/useless insts
SYN-1021 : Optimized 10 onehot mux instances.
SYN-1068 : Optimized 6 binary mux instances.
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1021 : Optimized 6 onehot mux instances.
SYN-1016 : Merged 398 instances.
SYN-1026 : Infer Logic BRAM(u_frame_rw/read_buf/ram_inst/ramread0_syn_4)
	 port mode: single dual port
	 port a size: 512 x 32	 write mode: NORMAL
	 port b size: 512 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(u_frame_rw/write_buf/ram_inst/ramread0_syn_4)
	 port mode: single dual port
	 port a size: 512 x 32	 write mode: NORMAL
	 port b size: 512 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 2 Logic BRAMs.
USR-1002 : Derived clock:  create_generated_clock -name {u_clk_gen/u_pll_0/pll_inst.clkc[0]} -source [get_ports {clk_50}] -master_clock {clk_in} -multiply_by 2.5000 -duty_cycle 50.0000 [get_pins {u_clk_gen/u_pll_0/pll_inst.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_clk_gen/u_pll_0/pll_inst.clkc[1]} -source [get_ports {clk_50}] -master_clock {clk_in} -multiply_by 2.5000 -duty_cycle 50.0000 [get_pins {u_clk_gen/u_pll_0/pll_inst.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_clk_gen/u_pll_0/pll_inst.clkc[4]} -source [get_ports {clk_50}] -master_clock {clk_in} -multiply_by 2.5000 -phase 90 -duty_cycle 50.0000 [get_pins {u_clk_gen/u_pll_0/pll_inst.clkc[4]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_sys_pll/pll_inst.clkc[0]} -source [get_ports {clk_50}] -master_clock {clk_in} -multiply_by 2.0000 -duty_cycle 50.0000 [get_pins {u_sys_pll/pll_inst.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_video_pll/pll_inst.clkc[0]} -source [get_ports {clk_50}] -master_clock {clk_in} -divide_by 2.0000 -duty_cycle 50.0000 [get_pins {u_video_pll/pll_inst.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_video_pll/pll_inst.clkc[1]} -source [get_ports {clk_50}] -master_clock {clk_in} -multiply_by 2.5000 -duty_cycle 50.0000 [get_pins {u_video_pll/pll_inst.clkc[1]}]
USR-6001 WARNING: No ports matched 'get_ports clk'
USR-6001 WARNING: No pins matched 'get_pins sys_pll_m0/pll_inst.clkc[1]'
USR-8124 CRITICAL-WARNING: Rename_clock: please specify object list.
USR-8159 CRITICAL-WARNING: Command rename_clock -name {ext_mem_clk} -source [get_ports {clk}] -master_clock {clk} [get_pins {sys_pll_m0/pll_inst.clkc[1]}] in C:/Users/Lenovo/Desktop/key34/key34/source_code/constraints/UDP.sdc(14) fails.
SYN-1016 : Merged 826 instances.
SYN-1001 : End Stage 1.5 | Optimize Design; Time: 3.637558s wall, 3.562500s user + 0.000000s system = 3.562500s CPU (97.9%); Memory(MB): used = 374, reserved = 359, peak = 374;

SYN-1079 : finish stage Optimize Design. Total instances: 15208, Total nets: 16988.

SYN-1001 : Stage 1.6 | Optimize Iteratively
SYN-1018 : Transformed 4 mux instances.
SYN-1019 : Optimized 13 mux instances.
SYN-1021 : Optimized 864 onehot mux instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 5 inv instances.
SYN-1017 : Remove 42 const input seq instances
SYN-1018 : Transformed 2 mux instances.
SYN-1019 : Optimized 42 mux instances.
SYN-1020 : Optimized 479 distributor mux.
SYN-1001 : Optimize 21 less-than instances
SYN-1019 : Optimized 250 mux instances.
SYN-2595 : bram inst: u6_tx_fifo/ramgen_l/inst is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: u6_tx_fifo/ramgen_u/inst is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: u7_rx_fifo/ramgen_l/inst is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: u7_rx_fifo/ramgen_u/inst is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: u_frame_rw/read_buf/ram_inst/ramread0_syn_4 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: u_frame_rw/write_buf/ram_inst/ramread0_syn_4 is set to PDPW/SP from DP for resource saving
SYN-2593 : bram inst: u_frame_rw/read_buf/ram_inst/ramread0_syn_4 will be optimized to a new one with A-width 24 due to unused data out
SYN-1016 : Merged 12458 instances.
SYN-1015 : Optimize round 1, 35168 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 12 inv instances.
SYN-1017 : Remove 12 const input seq instances
SYN-1019 : Optimized 240 mux instances.
SYN-1020 : Optimized 14 distributor mux.
SYN-1001 : Optimize 1 less-than instances
SYN-1019 : Optimized 413 mux instances.
SYN-1016 : Merged 81 instances.
SYN-1015 : Optimize round 2, 987 better
SYN-5011 WARNING: Undriven pin: model "UDP_Example_Top" / inst "u_frame_rw/read_buf/ram_inst/ramread0_syn_4" in ../../import/afifo_32_16_256.v(822) / pin "bea[0]"
SYN-5011 WARNING: Undriven pin: model "UDP_Example_Top" / inst "u_frame_rw/read_buf/ram_inst/ramread0_syn_4" in ../../import/afifo_32_16_256.v(822) / pin "beb[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-3010 : Optimized 216 DFF(s)
SYN-1014 : Optimize round 1
SYN-1020 : Optimized 170 distributor mux.
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 870 instances.
SYN-1015 : Optimize round 1, 1102 better
SYN-1014 : Optimize round 2
SYN-1020 : Optimized 41 distributor mux.
SYN-1016 : Merged 82 instances.
SYN-1015 : Optimize round 2, 123 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1001 : End Stage 1.6 | Optimize Iteratively; Time: 8.655577s wall, 8.484375s user + 0.031250s system = 8.515625s CPU (98.4%); Memory(MB): used = 394, reserved = 387, peak = 457;

SYN-1079 : finish stage Optimize Iteratively. Total instances: 20104, Total nets: 21572.

SYN-1001 : Stage 1.7 | Check Design
SYN-1001 : End Stage 1.7 | Check Design; Time: 0.003423s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 394, reserved = 387, peak = 457;

SYN-1079 : finish stage Check Design. Total instances: 20104, Total nets: 21572.

SYN-1001 : End Stage 1 | Optimize RTL; Time: 13.571763s wall, 13.296875s user + 0.031250s system = 13.328125s CPU (98.2%); Memory(MB): used = 394, reserved = 387, peak = 457;

SYN-1079 : finish stage Optimize RTL. Total instances: 20104, Total nets: 21572.

RUN-1003 : finish command "optimize_rtl" in  13.582880s wall, 13.312500s user + 0.031250s system = 13.343750s CPU (98.2%)

RUN-1004 : used memory is 394 MB, reserved memory is 387 MB, peak memory is 457 MB
RUN-1002 : start command "report_area -file UDP_EXAMPLE_rtl.area"
RUN-1001 : standard
***Report Model: UDP_Example_Top Device: EG4S20BG256***

IO Statistics
#IO                        25
  #input                   12
  #output                  13
  #inout                    0

Gate Statistics
#Basic gates            16026
  #and                   4417
  #nand                     0
  #or                    4015
  #nor                      0
  #xor                    505
  #xnor                    21
  #buf                      0
  #not                    670
  #bufif1                  32
  #MX21                   928
  #FADD                     0
  #DFF                   5438
  #LATCH                    0
#MACRO_ADD                225
#MACRO_EQ                 139
#MACRO_MULT                 1
#MACRO_MUX               3144
#MACRO_OTHERS              26

RUN-1002 : start command "export_db UDP_EXAMPLE_rtl.db"
RUN-1001 : Exported flow parameters
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported packer
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported ATMR Setting
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "commit_param -step gate"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : -----------------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -----------------------------------------------------------
RUN-1001 :     eram_init     |    off     |       off        |        
RUN-1001 :      map_mode     |    auto    |       auto       |        
RUN-1001 :    pack_effort    |   medium   |      medium      |        
RUN-1001 :   pack_seq_in_io  |    auto    |       auto       |        
RUN-1001 :       report      |  standard  |     standard     |        
RUN-1001 : -----------------------------------------------------------
RUN-1002 : start command "optimize_gate -packarea UDP_EXAMPLE_gate.area"
RUN-1001 : Open license file E:/anlu/license/Anlogic.lic
SYN-1001 : Stage 2 | Optimize Gate
SYN-1001 : Stage 2.1 | Map Reg
SYN-1001 : End Stage 2.1 | Map Reg; Time: 0.343816s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (95.4%); Memory(MB): used = 414, reserved = 510, peak = 457;

SYN-1079 : finish stage Map Reg. Total instances: 20104, Total nets: 21572.

SYN-1001 : Stage 2.2 | Map IO
SYN-2002 : EG_PHY_SDRAM_2M_32 instance u_sdram/sdram.
SYN-2001 : Map 80 IOs to PADs of model 'UDP_Example_Top'
SYN-1001 : End Stage 2.2 | Map IO; Time: 0.174794s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.3%); Memory(MB): used = 414, reserved = 510, peak = 457;

SYN-1001 : Stage 2.3 | Map Macro
RUN-1002 : start command "update_pll_param -module UDP_Example_Top"
SYN-6577 WARNING: The clock signal "temac_clk" is added with the synthetic instruction (keep/mark_debug/dont_touch/max_fanout), which may create additional logic on this net
SYN-6577 WARNING: The clock signal "udp_clk" is added with the synthetic instruction (keep/mark_debug/dont_touch/max_fanout), which may create additional logic on this net
SYN-6577 WARNING: The clock signal "u_sdram/u2_ram/SDRAM_CLK" is added with the synthetic instruction (keep/mark_debug/dont_touch/max_fanout), which may create additional logic on this net
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 4 BUFG to GCLK
SYN-6562 WARNING: The init value of "u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst(../../import/udp_ip_protocol_stack_merge.enc.v(0))" will be ignored since gate eram_init is set to off
SYN-6562 WARNING: The init value of "u6_tx_fifo/ramgen_l/inst(../../import/RAMB16_S9_S9.v(45))" will be ignored since gate eram_init is set to off
SYN-6562 WARNING: The init value of "u6_tx_fifo/ramgen_u/inst(../../import/RAMB16_S9_S9.v(45))" will be ignored since gate eram_init is set to off
SYN-6562 WARNING: The init value of "u7_rx_fifo/ramgen_l/inst(../../import/RAMB16_S9_S9.v(45))" will be ignored since gate eram_init is set to off
SYN-6562 WARNING: The init value of "u7_rx_fifo/ramgen_u/inst(../../import/RAMB16_S9_S9.v(45))" will be ignored since gate eram_init is set to off
SYN-6562 WARNING: The init value of "u_frame_rw/read_buf/ram_inst/ramread0_syn_4(../../import/afifo_32_16_256.v(822))" will be ignored since gate eram_init is set to off
SYN-6562 WARNING: The init value of "u_frame_rw/write_buf/ram_inst/ramread0_syn_4(../../import/afifo_16_32_256.v(822))" will be ignored since gate eram_init is set to off
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 8 instances.
SYN-2571 : Optimize after map_dsp, round 1, 8 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 310 control mux instances
SYN-1001 : Generate 16 bigger adders
SYN-1001 : Optimize 33 adders
SYN-1001 : Optimize 3 less-than instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 353 instances.
SYN-2501 : Optimize round 1, 1436 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 194 macro adder(s)
SYN-1019 : Optimized 2398 mux instances.
SYN-1016 : Merged 318 instances.
SYN-5011 WARNING: Undriven pin: model "UDP_Example_Top" / inst "u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout_reg[0]" in ../../import/sdr_wrrd.enc.v(0) / pin "clk"
SYN-5011 WARNING: Undriven pin: model "UDP_Example_Top" / inst "u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout_reg[1]" in ../../import/sdr_wrrd.enc.v(0) / pin "clk"
SYN-5011 WARNING: Undriven pin: model "UDP_Example_Top" / inst "u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout_reg[2]" in ../../import/sdr_wrrd.enc.v(0) / pin "clk"
SYN-5011 WARNING: Undriven pin: model "UDP_Example_Top" / inst "u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout_reg[3]" in ../../import/sdr_wrrd.enc.v(0) / pin "clk"
SYN-5011 WARNING: Undriven pin: model "UDP_Example_Top" / inst "u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout_reg[4]" in ../../import/sdr_wrrd.enc.v(0) / pin "clk"
SYN-5011 WARNING: Undriven pin: model "UDP_Example_Top" / inst "u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout_reg[5]" in ../../import/sdr_wrrd.enc.v(0) / pin "clk"
SYN-5011 WARNING: Undriven pin: model "UDP_Example_Top" / inst "u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout_reg[6]" in ../../import/sdr_wrrd.enc.v(0) / pin "clk"
SYN-5011 WARNING: Undriven pin: model "UDP_Example_Top" / inst "u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout_reg[7]" in ../../import/sdr_wrrd.enc.v(0) / pin "clk"
SYN-5011 WARNING: Undriven pin: model "UDP_Example_Top" / inst "u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout_reg[8]" in ../../import/sdr_wrrd.enc.v(0) / pin "clk"
SYN-5011 WARNING: Undriven pin: model "UDP_Example_Top" / inst "u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout_reg[9]" in ../../import/sdr_wrrd.enc.v(0) / pin "clk"
SYN-5011 Similar messages will be suppressed.
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1001 : End Stage 2.3 | Map Macro; Time: 3.410286s wall, 3.312500s user + 0.000000s system = 3.312500s CPU (97.1%); Memory(MB): used = 445, reserved = 531, peak = 457;

SYN-1079 : finish stage Map Macro. Total instances: 24872, Total nets: 26322.

SYN-1001 : Stage 2.4 | Map Gate
SYN-3001 : Collect 4736 PI 3456 PO (6 timing unconstrained) for mapping
SYN-2581 : Mapping with K=5, #lut = 4937 (3.26), #lev = 8 (2.37), #crit_level = 6
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 4834 (3.24), #lev = 8 (2.42), #crit_level = 0
SYN-3001 : Logic optimization opt = 1.56 sec, map = 0.34 sec, post map opt = 10.91 sec.
SYN-1001 : End Stage 2.4 | Map Gate; Time: 15.409589s wall, 15.062500s user + 0.000000s system = 15.062500s CPU (97.7%); Memory(MB): used = 471, reserved = 559, peak = 473;

SYN-1001 : Packing model "UDP_Example_Top" ...
SYN-4010 : Pack lib has 57 rtl pack models with 26 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 5388 DFF/LATCH to SEQ ...
SYN-4009 : Pack 37 carry chain into lslice
SYN-4007 : Packing 822 adder to BLE ...
SYN-4008 : Packed 822 adder and 80 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
RUN-1002 : start command "report_qor -step gate -file gate.qor"
RUN-1002 : start command "start_timer"
-----------------------------------------------------------
| QoR metrics               |         value               |
-----------------------------------------------------------
| Timing                    |                             |
|     Setup WNS             |        -7291                |
|     Setup TNS             |      -426365                |
|     Num of violated S-EP  |          218                |
|     Hold WNS              |          471                |
|     Hold TNS              |            0                |
|     Num of violated H-EP  |            0                |
-----------------------------------------------------------
| Utilization               |                             |
|     #registers            |         5308                |
|     #luts                 |         4834                |
|     #lut1                 |           32                |
|     #lut1(~A)             |           32                |
|     #slices               |          653                |
|     slices percentage     |        6.66%                |
|     #RAMs                 |           14                |
|     #DSPs                 |            3                |
|     #f7mux                |        0.00%                |
|     #MACROs               |           82                |
|     #insts in MACRO       |          653                |
-----------------------------------------------------------
| kept_net                  |                             |
|     #syn_keep             |          202                |
|     #keep_hier            |          132                |
|     #dont_touch           |            0                |
|     #mark_debug           |            0                |
|     #max_fanout_keep      |            0                |
|     #async_reg            |            0                |
-----------------------------------------------------------
| Top 10% datanet fanout#   |        37.15                |
| dff(single fanout)->dff   |          589                |
| dff(single fanout)->dram  |            0                |
-----------------------------------------------------------
| Over-quota path num*      |                             |
|     u_clk_ge...           |           13                |
|     u_clk_ge...           |           16                |
|     Total                 |           29                |
-----------------------------------------------------------
| Rent**                    |                             |
-----------------------------------------------------------
Note*: Over-quota path shows the over-path-level-threshold path number of each clock.
       The clock will not be shown if no path is with path level over the threshold.
       The threshold is defined as worst path_margin / 800ps.
Note**: Rent shows the rent exponent value of the modules whose rent value exceeds the threshold.
        Only modules under top are reported, and the threshold is defined as 0.7.

Over-quota Path Details
-------------------------------------------------------------------------------------------------------------------------------------------------------
                Clock                 |  Index  |  Budget(Period)  |  Level(Quota)  |         Cell Type List          |        Reason        |  Slack  
-------------------------------------------------------------------------------------------------------------------------------------------------------
  u_clk_gen/u_pll_0/pll_inst.clkc[1]  |    1    |    1854(8000)    |      4(3)      |  SEQ,ADDER,ADDER,LUT3,LUT5,EMB  |  large launch delay  |  -2695  
                                      |    2    |    1854(8000)    |      4(3)      |  SEQ,ADDER,ADDER,LUT3,LUT5,EMB  |  large launch delay  |  -2695  
                                      |    3    |    1854(8000)    |      4(3)      |  SEQ,ADDER,ADDER,LUT3,LUT5,SEQ  |  large launch delay  |  -2690  
                                      |    4    |    1854(8000)    |      4(3)      |  SEQ,ADDER,ADDER,LUT3,LUT5,SEQ  |  large launch delay  |  -2690  
                                      |    5    |    1854(8000)    |      4(3)      |  SEQ,ADDER,ADDER,LUT3,LUT5,SEQ  |  large launch delay  |  -2690  
  u_clk_gen/u_pll_0/pll_inst.clkc[4]  |    1    |   -1713(8000)    |     0(-1)      |               PAD               |  large launch delay  |  -3213  
                                      |    2    |   -1713(8000)    |     0(-1)      |               PAD               |  large launch delay  |  -3213  
                                      |    3    |   -1713(8000)    |     0(-1)      |               PAD               |  large launch delay  |  -3213  
                                      |    4    |   -1713(8000)    |     0(-1)      |               PAD               |  large launch delay  |  -3213  
                                      |    5    |   -1713(8000)    |     0(-1)      |               PAD               |  large launch delay  |  -3213  
-------------------------------------------------------------------------------------------------------------------------------------------------------
Note: Table only show top 5 paths for each clock group in default

Logic Level Distribution
-------------------------------------------------------------------------------------------------------------------------------------
  Clock                               |  Period             |  0     |  1     |  2     |  3     |  4    |  5    |  6    |  7   |  8
-------------------------------------------------------------------------------------------------------------------------------------
  clk_in                              |  20.000ns (50MHz)   |  0     |  0     |  0     |  0     |  0    |  0    |  0    |  0   |  0
  phy1_rgmii_rx_clk                   |  8.000ns (125MHz)   |  518   |  163   |  103   |  46    |  28   |  5    |  0    |  0   |  0
  sd_card_clk                         |  10.000ns (100MHz)  |  241   |  247   |  76    |  231   |  197  |  72   |  5    |  17  |  0
  u_clk_gen/u_pll_0/pll_inst.clkc[0]  |  8.000ns (125MHz)   |  922   |  259   |  165   |  427   |  75   |  8    |  6    |  2   |  4
  u_clk_gen/u_pll_0/pll_inst.clkc[1]  |  8.000ns (125MHz)   |  1076  |  1113  |  859   |  3755  |  518  |  513  |  565  |  17  |  0
  u_clk_gen/u_pll_0/pll_inst.clkc[4]  |  8.000ns (125MHz)   |  18    |  32    |  0     |  0     |  0    |  0    |  0    |  0   |  0
  video_clk                           |  40.000ns (25MHz)   |  135   |  35    |  19    |  153   |  16   |  13   |  35   |  7   |  2
  video_clk_5x                        |  8.000ns (125MHz)   |  32    |  27    |  0     |  0     |  0    |  0    |  0    |  0   |  0
  Total                               |  NA                 |  2942  |  1876  |  1222  |  4612  |  834  |  611  |  611  |  43  |  6
-------------------------------------------------------------------------------------------------------------------------------------
Note: The table count the worst 100000 paths, each endpoint count only one time.(12757 paths analyzed)

Hierarchical Rent Exponent Report
+-------------------------------------------------------------------------------------------+
|Inst                       |Model                   |Rent     |Cell     |Pin     |Term     |
+-------------------------------------------------------------------------------------------+
|top                        |UDP_Example_Top         |0.17     |11436    |45178   |19       |
|  u3_udp_ip_protocol_stack |udp_ip_protocol_stack_1 |0.35     |5182     |21246   |81       |
|  u_sd_card_bmp            |sd_card_bmp_13          |0.30     |1261     |5664    |39       |
+-------------------------------------------------------------------------------------------+
Note: Cell represents total number of cells inside module; Pin represents total number of pins
      which have net connection inside module; Term represents total number of PIs and POs of module.
      Rent represents the relationship between number of terms and number of cells in module.
      A module with higher rent corresponds to highly connected logic and strong connectivity with others.
Report gate stage QoR done.

SYN-1001 : The design has 8 dangling syn_keep insts.
RUN-1003 : finish command "report_qor -step gate -file gate.qor" in  1.697086s wall, 1.687500s user + 0.015625s system = 1.703125s CPU (100.4%)

RUN-1004 : used memory is 469 MB, reserved memory is 556 MB, peak memory is 473 MB
RUN-1002 : start command "report_area -file UDP_EXAMPLE_gate.area"
RUN-1001 : standard
***Report Model: UDP_Example_Top Device: EG4S20BG256***

IO Statistics
#IO                        25   out of    188   13.30%
  #input                   12
  #output                  13
  #inout                    0

LUT Statistics
#Total_luts              4834
  #lut4                  4237
  #lut5                   597
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b               0

Utilization Statistics
#lut                     6140   out of  19600   31.33%
#reg                     5388   out of  19600   27.49%
#bram                      14   out of     64   21.88%
  #bram9k                  14
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dsp                        3   out of     29   10.34%
#pad                       29   out of    188   15.43%
  #ireg                     8
  #oreg                    13
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                       4   out of     16   25.00%

SYN-1001 : End Stage 2 | Optimize Gate; Time: 22.323488s wall, 20.843750s user + 1.000000s system = 21.843750s CPU (97.9%); Memory(MB): used = 469, reserved = 556, peak = 473;

RUN-1003 : finish command "optimize_gate -packarea UDP_EXAMPLE_gate.area" in  22.337543s wall, 20.859375s user + 1.000000s system = 21.859375s CPU (97.9%)

RUN-1004 : used memory is 469 MB, reserved memory is 556 MB, peak memory is 473 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1001 : Stage 3 | Legalize Phy Inst
SYN-1011 : Flatten model UDP_Example_Top
SYN-1001 : End Stage 3 | Legalize Phy Inst; Time: 0.026768s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (116.7%); Memory(MB): used = 469, reserved = 556, peak = 473;

RUN-1002 : start command "update_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "report_timing_status -file UDP_EXAMPLE_gate.ts"
RUN-1002 : start command "report_timing_summary -file UDP_EXAMPLE_gate.timing"
RUN-1002 : start command "flow_status -file flow.status"
Location         : C:\Users\Lenovo\Desktop\key34\key34\prj\UDP_EXAMPLE\UDP_EXAMPLE_Runs\syn_1
Running with     : Tang Dynasty v6.2.168116
                   Copyright (c) 2012-2025 Anlogic Inc.
Top Model        : UDP_Example_Top
Device           : EG4S20BG256
Speed            : NA

Timing Mode      : basic
Setup            : WNS -7291ps  TNS  -419943ps  NUM_FEPS   212
Hold             : WNS   471ps  TNS        0ps  NUM_FEPS     0

Flow Statistics  :
RUN-1001 : Flow Statistics:
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :      command     |  #calls  |  wall time  |  cpu time(s)  |  used memory(mb)  |  peak memory(mb)  
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :   optimize_gate  |    1     |  22s(62%)   |    21(61%)    |        469        |        473        
RUN-1001 :   optimize_rtl   |    1     |  13s(37%)   |    13(38%)    |        394        |        457        
RUN-1001 :   import_device  |    1     |   0s(0%)    |     0(0%)     |        83         |        83         
RUN-1001 :     read_adc     |    1     |   0s(0%)    |     0(0%)     |        232        |        232        
RUN-1001 :     read_sdc     |    2     |   0s(0%)    |     0(0%)     |        232        |        232        
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :       total      |    6     |     35s     |      34       |        469        |        473        
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1002 : start command "export_db UDP_EXAMPLE_gate.db"
RUN-1001 : Exported flow parameters
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported packer
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported ATMR Setting
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_flow_status -s read_design -e opt_gate"
RUN-1002 : start command "flow_status"

Location         : C:\Users\Lenovo\Desktop\key34\key34\prj\UDP_EXAMPLE\UDP_EXAMPLE_Runs\syn_1
Running with     : Tang Dynasty v6.2.168116
                   Copyright (c) 2012-2025 Anlogic Inc.
Top Model        : UDP_Example_Top
Device           : EG4S20BG256
Speed            : NA

Timing Mode      : basic
Setup            : WNS -7291ps  TNS  -419943ps  NUM_FEPS   212
Hold             : WNS   471ps  TNS        0ps  NUM_FEPS     0

RUN-1001 : Flow Statistics:
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :      command     |  #calls  |  wall time  |  cpu time(s)  |  used memory(mb)  |  peak memory(mb)  
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :   optimize_gate  |    1     |  22s(62%)   |    21(61%)    |        469        |        473        
RUN-1001 :   optimize_rtl   |    1     |  13s(37%)   |    13(38%)    |        394        |        457        
RUN-1001 :   import_device  |    1     |   0s(0%)    |     0(0%)     |        83         |        83         
RUN-1001 :     read_adc     |    1     |   0s(0%)    |     0(0%)     |        232        |        232        
RUN-1001 :     read_sdc     |    2     |   0s(0%)    |     0(0%)     |        232        |        232        
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :       total      |    6     |     35s     |      34       |        469        |        473        
RUN-1001 : --------------------------------------------------------------------------------------------------
