#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5601763c3af0 .scope module, "openmips_min_sopc_tb" "openmips_min_sopc_tb" 2 4;
 .timescale 0 0;
v0x56017641a8a0_0 .var "clk", 0 0;
v0x56017641a940_0 .var "rst", 0 0;
S_0x5601763c3c80 .scope module, "openmips_min_sopc" "openmips_min_sopc" 2 21, 3 4 0, S_0x5601763c3af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x56017641a440_0 .net "clk", 0 0, v0x56017641a8a0_0;  1 drivers
v0x56017641a500_0 .net "inst", 31 0, v0x5601763e4070_0;  1 drivers
v0x56017641a5c0_0 .net "inst_addr", 31 0, L_0x5601763e3800;  1 drivers
v0x56017641a6b0_0 .net "rom_ce", 0 0, v0x560176416440_0;  1 drivers
v0x56017641a750_0 .net "rst", 0 0, v0x56017641a940_0;  1 drivers
S_0x5601763c3e10 .scope module, "inst_rom" "inst_rom" 3 22, 4 2 0, S_0x5601763c3c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ce";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "inst";
v0x5601763eb930_0 .net "addr", 31 0, L_0x5601763e3800;  alias, 1 drivers
v0x5601763e3960_0 .net "ce", 0 0, v0x560176416440_0;  alias, 1 drivers
v0x5601763e4070_0 .var "inst", 31 0;
v0x5601763f4f40 .array "inst_mem", 33 0, 31 0;
v0x5601763f4f40_0 .array/port v0x5601763f4f40, 0;
v0x5601763f4f40_1 .array/port v0x5601763f4f40, 1;
E_0x5601763c01a0/0 .event edge, v0x5601763e3960_0, v0x5601763eb930_0, v0x5601763f4f40_0, v0x5601763f4f40_1;
v0x5601763f4f40_2 .array/port v0x5601763f4f40, 2;
v0x5601763f4f40_3 .array/port v0x5601763f4f40, 3;
v0x5601763f4f40_4 .array/port v0x5601763f4f40, 4;
v0x5601763f4f40_5 .array/port v0x5601763f4f40, 5;
E_0x5601763c01a0/1 .event edge, v0x5601763f4f40_2, v0x5601763f4f40_3, v0x5601763f4f40_4, v0x5601763f4f40_5;
v0x5601763f4f40_6 .array/port v0x5601763f4f40, 6;
v0x5601763f4f40_7 .array/port v0x5601763f4f40, 7;
v0x5601763f4f40_8 .array/port v0x5601763f4f40, 8;
v0x5601763f4f40_9 .array/port v0x5601763f4f40, 9;
E_0x5601763c01a0/2 .event edge, v0x5601763f4f40_6, v0x5601763f4f40_7, v0x5601763f4f40_8, v0x5601763f4f40_9;
v0x5601763f4f40_10 .array/port v0x5601763f4f40, 10;
v0x5601763f4f40_11 .array/port v0x5601763f4f40, 11;
v0x5601763f4f40_12 .array/port v0x5601763f4f40, 12;
v0x5601763f4f40_13 .array/port v0x5601763f4f40, 13;
E_0x5601763c01a0/3 .event edge, v0x5601763f4f40_10, v0x5601763f4f40_11, v0x5601763f4f40_12, v0x5601763f4f40_13;
v0x5601763f4f40_14 .array/port v0x5601763f4f40, 14;
v0x5601763f4f40_15 .array/port v0x5601763f4f40, 15;
v0x5601763f4f40_16 .array/port v0x5601763f4f40, 16;
v0x5601763f4f40_17 .array/port v0x5601763f4f40, 17;
E_0x5601763c01a0/4 .event edge, v0x5601763f4f40_14, v0x5601763f4f40_15, v0x5601763f4f40_16, v0x5601763f4f40_17;
v0x5601763f4f40_18 .array/port v0x5601763f4f40, 18;
v0x5601763f4f40_19 .array/port v0x5601763f4f40, 19;
v0x5601763f4f40_20 .array/port v0x5601763f4f40, 20;
v0x5601763f4f40_21 .array/port v0x5601763f4f40, 21;
E_0x5601763c01a0/5 .event edge, v0x5601763f4f40_18, v0x5601763f4f40_19, v0x5601763f4f40_20, v0x5601763f4f40_21;
v0x5601763f4f40_22 .array/port v0x5601763f4f40, 22;
v0x5601763f4f40_23 .array/port v0x5601763f4f40, 23;
v0x5601763f4f40_24 .array/port v0x5601763f4f40, 24;
v0x5601763f4f40_25 .array/port v0x5601763f4f40, 25;
E_0x5601763c01a0/6 .event edge, v0x5601763f4f40_22, v0x5601763f4f40_23, v0x5601763f4f40_24, v0x5601763f4f40_25;
v0x5601763f4f40_26 .array/port v0x5601763f4f40, 26;
v0x5601763f4f40_27 .array/port v0x5601763f4f40, 27;
v0x5601763f4f40_28 .array/port v0x5601763f4f40, 28;
v0x5601763f4f40_29 .array/port v0x5601763f4f40, 29;
E_0x5601763c01a0/7 .event edge, v0x5601763f4f40_26, v0x5601763f4f40_27, v0x5601763f4f40_28, v0x5601763f4f40_29;
v0x5601763f4f40_30 .array/port v0x5601763f4f40, 30;
v0x5601763f4f40_31 .array/port v0x5601763f4f40, 31;
v0x5601763f4f40_32 .array/port v0x5601763f4f40, 32;
v0x5601763f4f40_33 .array/port v0x5601763f4f40, 33;
E_0x5601763c01a0/8 .event edge, v0x5601763f4f40_30, v0x5601763f4f40_31, v0x5601763f4f40_32, v0x5601763f4f40_33;
E_0x5601763c01a0 .event/or E_0x5601763c01a0/0, E_0x5601763c01a0/1, E_0x5601763c01a0/2, E_0x5601763c01a0/3, E_0x5601763c01a0/4, E_0x5601763c01a0/5, E_0x5601763c01a0/6, E_0x5601763c01a0/7, E_0x5601763c01a0/8;
S_0x560176410390 .scope module, "openmips" "openmips" 3 13, 5 13 0, S_0x5601763c3c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "rom_data_i";
    .port_info 3 /OUTPUT 32 "rom_addr_o";
    .port_info 4 /OUTPUT 1 "rom_ce_o";
L_0x5601763e3800 .functor BUFZ 32, v0x5601764165d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560176417cf0_0 .net "clk", 0 0, v0x56017641a8a0_0;  alias, 1 drivers
v0x560176417db0_0 .net "ex_aluop_i", 7 0, v0x560176413950_0;  1 drivers
v0x560176417e70_0 .net "ex_alusel_i", 2 0, v0x5601764139f0_0;  1 drivers
v0x560176417f60_0 .net "ex_reg1_i", 31 0, v0x560176413af0_0;  1 drivers
v0x560176418070_0 .net "ex_reg2_i", 31 0, v0x560176413bc0_0;  1 drivers
v0x5601764181d0_0 .net "ex_wd_i", 4 0, v0x560176413cb0_0;  1 drivers
v0x5601764182e0_0 .net "ex_wd_o", 4 0, v0x560176410de0_0;  1 drivers
v0x5601764183f0_0 .net "ex_wdata_o", 31 0, v0x560176410ec0_0;  1 drivers
v0x560176418500_0 .net "ex_wreg_i", 0 0, v0x560176413d80_0;  1 drivers
v0x5601764185a0_0 .net "ex_wreg_o", 0 0, v0x560176411060_0;  1 drivers
v0x560176418690_0 .net "id_aluop_o", 7 0, v0x5601764120d0_0;  1 drivers
v0x5601764187a0_0 .net "id_alusel_o", 2 0, v0x5601764121d0_0;  1 drivers
v0x5601764188b0_0 .net "id_inst_i", 31 0, v0x560176414960_0;  1 drivers
v0x5601764189c0_0 .net "id_pc_i", 31 0, v0x560176414a20_0;  1 drivers
v0x560176418ad0_0 .net "id_reg1_o", 31 0, v0x560176412bb0_0;  1 drivers
v0x560176418be0_0 .net "id_reg2_o", 31 0, v0x560176412f10_0;  1 drivers
v0x560176418cf0_0 .net "id_wd_o", 4 0, v0x560176413150_0;  1 drivers
v0x560176418f10_0 .net "id_wreg_o", 0 0, v0x560176413230_0;  1 drivers
v0x560176419000_0 .net "mem_wd_i", 4 0, v0x560176411860_0;  1 drivers
v0x560176419110_0 .net "mem_wd_o", 4 0, v0x5601764152a0_0;  1 drivers
v0x560176419220_0 .net "mem_wdata_i", 31 0, v0x560176411950_0;  1 drivers
v0x560176419330_0 .net "mem_wdata_o", 31 0, v0x560176415460_0;  1 drivers
v0x560176419440_0 .net "mem_wreg_i", 0 0, v0x560176411a10_0;  1 drivers
v0x560176419530_0 .net "mem_wreg_o", 0 0, v0x560176415610_0;  1 drivers
v0x560176419620_0 .net "pc", 31 0, v0x5601764165d0_0;  1 drivers
v0x560176419730_0 .net "reg1_addr", 4 0, v0x5601764129f0_0;  1 drivers
v0x560176419840_0 .net "reg1_data", 31 0, v0x560176416ed0_0;  1 drivers
v0x560176419950_0 .net "reg1_read", 0 0, v0x560176412c90_0;  1 drivers
v0x560176419a40_0 .net "reg2_addr", 4 0, v0x560176412d50_0;  1 drivers
v0x560176419b50_0 .net "reg2_data", 31 0, v0x560176416fa0_0;  1 drivers
v0x560176419c60_0 .net "reg2_read", 0 0, v0x560176412ff0_0;  1 drivers
v0x560176419d50_0 .net "rom_addr_o", 31 0, L_0x5601763e3800;  alias, 1 drivers
v0x560176419e10_0 .net "rom_ce_o", 0 0, v0x560176416440_0;  alias, 1 drivers
v0x560176419f00_0 .net "rom_data_i", 31 0, v0x5601763e4070_0;  alias, 1 drivers
v0x560176419ff0_0 .net "rst", 0 0, v0x56017641a940_0;  alias, 1 drivers
v0x56017641a090_0 .net "wb_wd_i", 4 0, v0x560176415f40_0;  1 drivers
v0x56017641a1a0_0 .net "wb_wdata_i", 31 0, v0x560176415fe0_0;  1 drivers
v0x56017641a2b0_0 .net "wb_wreg_i", 0 0, v0x5601764160a0_0;  1 drivers
S_0x560176410570 .scope module, "ex" "ex" 5 145, 6 3 0, S_0x560176410390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 8 "aluop_i";
    .port_info 2 /INPUT 3 "alusel_i";
    .port_info 3 /INPUT 32 "reg1_i";
    .port_info 4 /INPUT 32 "reg2_i";
    .port_info 5 /INPUT 5 "wd_i";
    .port_info 6 /INPUT 1 "wreg_i";
    .port_info 7 /OUTPUT 5 "wd_o";
    .port_info 8 /OUTPUT 1 "wreg_o";
    .port_info 9 /OUTPUT 32 "wdata_o";
v0x5601763eaa10_0 .net "aluop_i", 7 0, v0x560176413950_0;  alias, 1 drivers
v0x5601763f1460_0 .net "alusel_i", 2 0, v0x5601764139f0_0;  alias, 1 drivers
v0x560176410970_0 .var "logicout", 31 0;
v0x560176410a30_0 .net "reg1_i", 31 0, v0x560176413af0_0;  alias, 1 drivers
v0x560176410b10_0 .net "reg2_i", 31 0, v0x560176413bc0_0;  alias, 1 drivers
v0x560176410c40_0 .net "rst", 0 0, v0x56017641a940_0;  alias, 1 drivers
v0x560176410d00_0 .net "wd_i", 4 0, v0x560176413cb0_0;  alias, 1 drivers
v0x560176410de0_0 .var "wd_o", 4 0;
v0x560176410ec0_0 .var "wdata_o", 31 0;
v0x560176410fa0_0 .net "wreg_i", 0 0, v0x560176413d80_0;  alias, 1 drivers
v0x560176411060_0 .var "wreg_o", 0 0;
E_0x560176384bd0 .event edge, v0x560176410d00_0, v0x560176410fa0_0, v0x5601763f1460_0, v0x560176410970_0;
E_0x5601763f61c0 .event edge, v0x560176410c40_0, v0x5601763eaa10_0, v0x560176410a30_0, v0x560176410b10_0;
S_0x560176411260 .scope module, "ex_mem" "ex_mem" 5 163, 7 3 0, S_0x560176410390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "ex_wd";
    .port_info 3 /INPUT 1 "ex_wreg";
    .port_info 4 /INPUT 32 "ex_wdata";
    .port_info 5 /OUTPUT 5 "mem_wd";
    .port_info 6 /OUTPUT 1 "mem_wreg";
    .port_info 7 /OUTPUT 32 "mem_wdata";
v0x560176411550_0 .net "clk", 0 0, v0x56017641a8a0_0;  alias, 1 drivers
v0x560176411630_0 .net "ex_wd", 4 0, v0x560176410de0_0;  alias, 1 drivers
v0x5601764116f0_0 .net "ex_wdata", 31 0, v0x560176410ec0_0;  alias, 1 drivers
v0x560176411790_0 .net "ex_wreg", 0 0, v0x560176411060_0;  alias, 1 drivers
v0x560176411860_0 .var "mem_wd", 4 0;
v0x560176411950_0 .var "mem_wdata", 31 0;
v0x560176411a10_0 .var "mem_wreg", 0 0;
v0x560176411ad0_0 .net "rst", 0 0, v0x56017641a940_0;  alias, 1 drivers
E_0x5601763f80f0 .event posedge, v0x560176411550_0;
S_0x560176411ca0 .scope module, "id" "id" 5 74, 8 3 0, S_0x560176410390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 32 "pc_i";
    .port_info 2 /INPUT 32 "inst_i";
    .port_info 3 /INPUT 32 "reg1_data_i";
    .port_info 4 /INPUT 32 "reg2_data_i";
    .port_info 5 /OUTPUT 1 "reg1_read_o";
    .port_info 6 /OUTPUT 1 "reg2_read_o";
    .port_info 7 /OUTPUT 5 "reg1_addr_o";
    .port_info 8 /OUTPUT 5 "reg2_addr_o";
    .port_info 9 /OUTPUT 8 "aluop_o";
    .port_info 10 /OUTPUT 3 "alusel_o";
    .port_info 11 /OUTPUT 32 "reg1_o";
    .port_info 12 /OUTPUT 32 "reg2_o";
    .port_info 13 /OUTPUT 5 "wd_o";
    .port_info 14 /OUTPUT 1 "wreg_o";
v0x5601764120d0_0 .var "aluop_o", 7 0;
v0x5601764121d0_0 .var "alusel_o", 2 0;
v0x5601764122b0_0 .var "imm", 31 0;
v0x5601764123a0_0 .net "inst_i", 31 0, v0x560176414960_0;  alias, 1 drivers
v0x560176412480_0 .var "instvalid", 0 0;
v0x560176412590_0 .net "op", 5 0, L_0x56017641aa20;  1 drivers
v0x560176412670_0 .net "op2", 4 0, L_0x56017641aac0;  1 drivers
v0x560176412750_0 .net "op3", 5 0, L_0x56017641ab60;  1 drivers
v0x560176412830_0 .net "op4", 4 0, L_0x56017641ac00;  1 drivers
v0x560176412910_0 .net "pc_i", 31 0, v0x560176414a20_0;  alias, 1 drivers
v0x5601764129f0_0 .var "reg1_addr_o", 4 0;
v0x560176412ad0_0 .net "reg1_data_i", 31 0, v0x560176416ed0_0;  alias, 1 drivers
v0x560176412bb0_0 .var "reg1_o", 31 0;
v0x560176412c90_0 .var "reg1_read_o", 0 0;
v0x560176412d50_0 .var "reg2_addr_o", 4 0;
v0x560176412e30_0 .net "reg2_data_i", 31 0, v0x560176416fa0_0;  alias, 1 drivers
v0x560176412f10_0 .var "reg2_o", 31 0;
v0x560176412ff0_0 .var "reg2_read_o", 0 0;
v0x5601764130b0_0 .net "rst", 0 0, v0x56017641a940_0;  alias, 1 drivers
v0x560176413150_0 .var "wd_o", 4 0;
v0x560176413230_0 .var "wreg_o", 0 0;
E_0x5601763f8130 .event edge, v0x560176410c40_0, v0x560176412ff0_0, v0x560176412e30_0, v0x5601764122b0_0;
E_0x560176412000 .event edge, v0x560176410c40_0, v0x560176412c90_0, v0x560176412ad0_0, v0x5601764122b0_0;
E_0x560176412070 .event edge, v0x560176410c40_0, v0x5601764123a0_0, v0x560176412590_0;
L_0x56017641aa20 .part v0x560176414960_0, 26, 6;
L_0x56017641aac0 .part v0x560176414960_0, 6, 5;
L_0x56017641ab60 .part v0x560176414960_0, 0, 6;
L_0x56017641ac00 .part v0x560176414960_0, 16, 5;
S_0x560176413550 .scope module, "id_ex" "id_ex" 5 123, 9 3 0, S_0x560176410390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "id_aluop";
    .port_info 3 /INPUT 3 "id_alusel";
    .port_info 4 /INPUT 32 "id_reg1";
    .port_info 5 /INPUT 32 "id_reg2";
    .port_info 6 /INPUT 5 "id_wd";
    .port_info 7 /INPUT 1 "id_wreg";
    .port_info 8 /OUTPUT 8 "ex_aluop";
    .port_info 9 /OUTPUT 3 "ex_alusel";
    .port_info 10 /OUTPUT 32 "ex_reg1";
    .port_info 11 /OUTPUT 32 "ex_reg2";
    .port_info 12 /OUTPUT 5 "ex_wd";
    .port_info 13 /OUTPUT 1 "ex_wreg";
v0x560176413890_0 .net "clk", 0 0, v0x56017641a8a0_0;  alias, 1 drivers
v0x560176413950_0 .var "ex_aluop", 7 0;
v0x5601764139f0_0 .var "ex_alusel", 2 0;
v0x560176413af0_0 .var "ex_reg1", 31 0;
v0x560176413bc0_0 .var "ex_reg2", 31 0;
v0x560176413cb0_0 .var "ex_wd", 4 0;
v0x560176413d80_0 .var "ex_wreg", 0 0;
v0x560176413e50_0 .net "id_aluop", 7 0, v0x5601764120d0_0;  alias, 1 drivers
v0x560176413f20_0 .net "id_alusel", 2 0, v0x5601764121d0_0;  alias, 1 drivers
v0x560176413ff0_0 .net "id_reg1", 31 0, v0x560176412bb0_0;  alias, 1 drivers
v0x5601764140c0_0 .net "id_reg2", 31 0, v0x560176412f10_0;  alias, 1 drivers
v0x560176414190_0 .net "id_wd", 4 0, v0x560176413150_0;  alias, 1 drivers
v0x560176414260_0 .net "id_wreg", 0 0, v0x560176413230_0;  alias, 1 drivers
v0x560176414330_0 .net "rst", 0 0, v0x56017641a940_0;  alias, 1 drivers
S_0x560176414590 .scope module, "if_id" "if_id" 5 98, 10 3 0, S_0x560176410390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "if_pc";
    .port_info 3 /INPUT 32 "if_inst";
    .port_info 4 /OUTPUT 32 "id_pc";
    .port_info 5 /OUTPUT 32 "id_inst";
v0x560176414850_0 .net "clk", 0 0, v0x56017641a8a0_0;  alias, 1 drivers
v0x560176414960_0 .var "id_inst", 31 0;
v0x560176414a20_0 .var "id_pc", 31 0;
v0x560176414af0_0 .net "if_inst", 31 0, v0x5601763e4070_0;  alias, 1 drivers
v0x560176414bc0_0 .net "if_pc", 31 0, v0x5601764165d0_0;  alias, 1 drivers
v0x560176414cb0_0 .net "rst", 0 0, v0x56017641a940_0;  alias, 1 drivers
S_0x560176414e50 .scope module, "mem" "mem" 5 179, 11 3 0, S_0x560176410390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 5 "wd_i";
    .port_info 2 /INPUT 1 "wreg_i";
    .port_info 3 /INPUT 32 "wdata_i";
    .port_info 4 /OUTPUT 5 "wd_o";
    .port_info 5 /OUTPUT 1 "wreg_o";
    .port_info 6 /OUTPUT 32 "wdata_o";
v0x560176415120_0 .net "rst", 0 0, v0x56017641a940_0;  alias, 1 drivers
v0x5601764151e0_0 .net "wd_i", 4 0, v0x560176411860_0;  alias, 1 drivers
v0x5601764152a0_0 .var "wd_o", 4 0;
v0x560176415370_0 .net "wdata_i", 31 0, v0x560176411950_0;  alias, 1 drivers
v0x560176415460_0 .var "wdata_o", 31 0;
v0x560176415570_0 .net "wreg_i", 0 0, v0x560176411a10_0;  alias, 1 drivers
v0x560176415610_0 .var "wreg_o", 0 0;
E_0x560176415090 .event edge, v0x560176410c40_0, v0x560176411860_0, v0x560176411a10_0, v0x560176411950_0;
S_0x5601764157d0 .scope module, "mem_wb" "mem_wb" 5 194, 12 3 0, S_0x560176410390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "mem_wd";
    .port_info 3 /INPUT 1 "mem_wreg";
    .port_info 4 /INPUT 32 "mem_wdata";
    .port_info 5 /OUTPUT 5 "wb_wd";
    .port_info 6 /OUTPUT 1 "wb_wreg";
    .port_info 7 /OUTPUT 32 "wb_wdata";
v0x560176415ad0_0 .net "clk", 0 0, v0x56017641a8a0_0;  alias, 1 drivers
v0x560176415b90_0 .net "mem_wd", 4 0, v0x5601764152a0_0;  alias, 1 drivers
v0x560176415c80_0 .net "mem_wdata", 31 0, v0x560176415460_0;  alias, 1 drivers
v0x560176415d80_0 .net "mem_wreg", 0 0, v0x560176415610_0;  alias, 1 drivers
v0x560176415e50_0 .net "rst", 0 0, v0x56017641a940_0;  alias, 1 drivers
v0x560176415f40_0 .var "wb_wd", 4 0;
v0x560176415fe0_0 .var "wb_wdata", 31 0;
v0x5601764160a0_0 .var "wb_wreg", 0 0;
S_0x5601764162b0 .scope module, "pc_reg" "pc_reg" 5 64, 13 3 0, S_0x560176410390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /OUTPUT 1 "ce";
v0x560176416440_0 .var "ce", 0 0;
v0x560176416530_0 .net "clk", 0 0, v0x56017641a8a0_0;  alias, 1 drivers
v0x5601764165d0_0 .var "pc", 31 0;
v0x5601764166d0_0 .net "rst", 0 0, v0x56017641a940_0;  alias, 1 drivers
S_0x5601764167e0 .scope module, "regfile" "regfile" 5 108, 14 3 0, S_0x560176410390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "waddr";
    .port_info 4 /INPUT 32 "wdata";
    .port_info 5 /INPUT 1 "re1";
    .port_info 6 /INPUT 5 "raddr1";
    .port_info 7 /OUTPUT 32 "rdata1";
    .port_info 8 /INPUT 1 "re2";
    .port_info 9 /INPUT 5 "raddr2";
    .port_info 10 /OUTPUT 32 "rdata2";
v0x560176416c50_0 .net "clk", 0 0, v0x56017641a8a0_0;  alias, 1 drivers
v0x560176416d10_0 .net "raddr1", 4 0, v0x5601764129f0_0;  alias, 1 drivers
v0x560176416dd0_0 .net "raddr2", 4 0, v0x560176412d50_0;  alias, 1 drivers
v0x560176416ed0_0 .var "rdata1", 31 0;
v0x560176416fa0_0 .var "rdata2", 31 0;
v0x560176417040_0 .net "re1", 0 0, v0x560176412c90_0;  alias, 1 drivers
v0x560176417110_0 .net "re2", 0 0, v0x560176412ff0_0;  alias, 1 drivers
v0x5601764171e0 .array "regs", 31 0, 31 0;
v0x560176417730_0 .net "rst", 0 0, v0x56017641a940_0;  alias, 1 drivers
v0x5601764178e0_0 .net "waddr", 4 0, v0x560176415f40_0;  alias, 1 drivers
v0x5601764179d0_0 .net "wdata", 31 0, v0x560176415fe0_0;  alias, 1 drivers
v0x560176417aa0_0 .net "we", 0 0, v0x5601764160a0_0;  alias, 1 drivers
E_0x560176414770/0 .event edge, v0x560176410c40_0, v0x560176412d50_0, v0x560176415f40_0, v0x5601764160a0_0;
v0x5601764171e0_0 .array/port v0x5601764171e0, 0;
v0x5601764171e0_1 .array/port v0x5601764171e0, 1;
E_0x560176414770/1 .event edge, v0x560176412ff0_0, v0x560176415fe0_0, v0x5601764171e0_0, v0x5601764171e0_1;
v0x5601764171e0_2 .array/port v0x5601764171e0, 2;
v0x5601764171e0_3 .array/port v0x5601764171e0, 3;
v0x5601764171e0_4 .array/port v0x5601764171e0, 4;
v0x5601764171e0_5 .array/port v0x5601764171e0, 5;
E_0x560176414770/2 .event edge, v0x5601764171e0_2, v0x5601764171e0_3, v0x5601764171e0_4, v0x5601764171e0_5;
v0x5601764171e0_6 .array/port v0x5601764171e0, 6;
v0x5601764171e0_7 .array/port v0x5601764171e0, 7;
v0x5601764171e0_8 .array/port v0x5601764171e0, 8;
v0x5601764171e0_9 .array/port v0x5601764171e0, 9;
E_0x560176414770/3 .event edge, v0x5601764171e0_6, v0x5601764171e0_7, v0x5601764171e0_8, v0x5601764171e0_9;
v0x5601764171e0_10 .array/port v0x5601764171e0, 10;
v0x5601764171e0_11 .array/port v0x5601764171e0, 11;
v0x5601764171e0_12 .array/port v0x5601764171e0, 12;
v0x5601764171e0_13 .array/port v0x5601764171e0, 13;
E_0x560176414770/4 .event edge, v0x5601764171e0_10, v0x5601764171e0_11, v0x5601764171e0_12, v0x5601764171e0_13;
v0x5601764171e0_14 .array/port v0x5601764171e0, 14;
v0x5601764171e0_15 .array/port v0x5601764171e0, 15;
v0x5601764171e0_16 .array/port v0x5601764171e0, 16;
v0x5601764171e0_17 .array/port v0x5601764171e0, 17;
E_0x560176414770/5 .event edge, v0x5601764171e0_14, v0x5601764171e0_15, v0x5601764171e0_16, v0x5601764171e0_17;
v0x5601764171e0_18 .array/port v0x5601764171e0, 18;
v0x5601764171e0_19 .array/port v0x5601764171e0, 19;
v0x5601764171e0_20 .array/port v0x5601764171e0, 20;
v0x5601764171e0_21 .array/port v0x5601764171e0, 21;
E_0x560176414770/6 .event edge, v0x5601764171e0_18, v0x5601764171e0_19, v0x5601764171e0_20, v0x5601764171e0_21;
v0x5601764171e0_22 .array/port v0x5601764171e0, 22;
v0x5601764171e0_23 .array/port v0x5601764171e0, 23;
v0x5601764171e0_24 .array/port v0x5601764171e0, 24;
v0x5601764171e0_25 .array/port v0x5601764171e0, 25;
E_0x560176414770/7 .event edge, v0x5601764171e0_22, v0x5601764171e0_23, v0x5601764171e0_24, v0x5601764171e0_25;
v0x5601764171e0_26 .array/port v0x5601764171e0, 26;
v0x5601764171e0_27 .array/port v0x5601764171e0, 27;
v0x5601764171e0_28 .array/port v0x5601764171e0, 28;
v0x5601764171e0_29 .array/port v0x5601764171e0, 29;
E_0x560176414770/8 .event edge, v0x5601764171e0_26, v0x5601764171e0_27, v0x5601764171e0_28, v0x5601764171e0_29;
v0x5601764171e0_30 .array/port v0x5601764171e0, 30;
v0x5601764171e0_31 .array/port v0x5601764171e0, 31;
E_0x560176414770/9 .event edge, v0x5601764171e0_30, v0x5601764171e0_31;
E_0x560176414770 .event/or E_0x560176414770/0, E_0x560176414770/1, E_0x560176414770/2, E_0x560176414770/3, E_0x560176414770/4, E_0x560176414770/5, E_0x560176414770/6, E_0x560176414770/7, E_0x560176414770/8, E_0x560176414770/9;
E_0x560176416ad0/0 .event edge, v0x560176410c40_0, v0x5601764129f0_0, v0x560176415f40_0, v0x5601764160a0_0;
E_0x560176416ad0/1 .event edge, v0x560176412c90_0, v0x560176415fe0_0, v0x5601764171e0_0, v0x5601764171e0_1;
E_0x560176416ad0/2 .event edge, v0x5601764171e0_2, v0x5601764171e0_3, v0x5601764171e0_4, v0x5601764171e0_5;
E_0x560176416ad0/3 .event edge, v0x5601764171e0_6, v0x5601764171e0_7, v0x5601764171e0_8, v0x5601764171e0_9;
E_0x560176416ad0/4 .event edge, v0x5601764171e0_10, v0x5601764171e0_11, v0x5601764171e0_12, v0x5601764171e0_13;
E_0x560176416ad0/5 .event edge, v0x5601764171e0_14, v0x5601764171e0_15, v0x5601764171e0_16, v0x5601764171e0_17;
E_0x560176416ad0/6 .event edge, v0x5601764171e0_18, v0x5601764171e0_19, v0x5601764171e0_20, v0x5601764171e0_21;
E_0x560176416ad0/7 .event edge, v0x5601764171e0_22, v0x5601764171e0_23, v0x5601764171e0_24, v0x5601764171e0_25;
E_0x560176416ad0/8 .event edge, v0x5601764171e0_26, v0x5601764171e0_27, v0x5601764171e0_28, v0x5601764171e0_29;
E_0x560176416ad0/9 .event edge, v0x5601764171e0_30, v0x5601764171e0_31;
E_0x560176416ad0 .event/or E_0x560176416ad0/0, E_0x560176416ad0/1, E_0x560176416ad0/2, E_0x560176416ad0/3, E_0x560176416ad0/4, E_0x560176416ad0/5, E_0x560176416ad0/6, E_0x560176416ad0/7, E_0x560176416ad0/8, E_0x560176416ad0/9;
    .scope S_0x5601764162b0;
T_0 ;
    %wait E_0x5601763f80f0;
    %load/vec4 v0x5601764166d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560176416440_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560176416440_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5601764162b0;
T_1 ;
    %wait E_0x5601763f80f0;
    %load/vec4 v0x560176416440_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5601764165d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5601764165d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5601764165d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x560176411ca0;
T_2 ;
    %wait E_0x560176412070;
    %load/vec4 v0x5601764130b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5601764120d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5601764121d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560176413150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560176413230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560176412480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560176412c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560176412ff0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5601764129f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560176412d50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5601764122b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5601764120d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5601764121d0_0, 0;
    %load/vec4 v0x5601764123a0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0x560176413150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560176413230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560176412480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560176412c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560176412ff0_0, 0;
    %load/vec4 v0x5601764123a0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x5601764129f0_0, 0;
    %load/vec4 v0x5601764123a0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x560176412d50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5601764122b0_0, 0;
    %load/vec4 v0x560176412590_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560176413230_0, 0;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v0x5601764120d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5601764121d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560176412c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560176412ff0_0, 0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5601764123a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5601764122b0_0, 0;
    %load/vec4 v0x5601764123a0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x560176413150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560176412480_0, 0;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x560176411ca0;
T_3 ;
    %wait E_0x560176412000;
    %load/vec4 v0x5601764130b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560176412bb0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x560176412c90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x560176412ad0_0;
    %assign/vec4 v0x560176412bb0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x560176412c90_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x5601764122b0_0;
    %assign/vec4 v0x560176412bb0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560176412bb0_0, 0;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x560176411ca0;
T_4 ;
    %wait E_0x5601763f8130;
    %load/vec4 v0x5601764130b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560176412f10_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x560176412ff0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x560176412e30_0;
    %assign/vec4 v0x560176412f10_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x560176412ff0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x5601764122b0_0;
    %assign/vec4 v0x560176412f10_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560176412f10_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x560176414590;
T_5 ;
    %wait E_0x5601763f80f0;
    %load/vec4 v0x560176414cb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560176414a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560176414960_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x560176414bc0_0;
    %assign/vec4 v0x560176414a20_0, 0;
    %load/vec4 v0x560176414af0_0;
    %assign/vec4 v0x560176414960_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x560176414590;
T_6 ;
    %delay 20, 0;
    %vpi_call 10 24 "$display", v0x560176414960_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x5601764167e0;
T_7 ;
    %wait E_0x5601763f80f0;
    %load/vec4 v0x560176417730_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x560176417aa0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5601764178e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5601764179d0_0;
    %load/vec4 v0x5601764178e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601764171e0, 0, 4;
T_7.2 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5601764167e0;
T_8 ;
    %wait E_0x560176416ad0;
    %load/vec4 v0x560176417730_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560176416ed0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x560176416d10_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560176416ed0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x560176416d10_0;
    %load/vec4 v0x5601764178e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560176417aa0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x560176417040_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x5601764179d0_0;
    %assign/vec4 v0x560176416ed0_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x560176417040_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x560176416d10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5601764171e0, 4;
    %assign/vec4 v0x560176416ed0_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560176416ed0_0, 0;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5601764167e0;
T_9 ;
    %wait E_0x560176414770;
    %load/vec4 v0x560176417730_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560176416fa0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x560176416dd0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560176416fa0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x560176416dd0_0;
    %load/vec4 v0x5601764178e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560176417aa0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x560176417110_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x5601764179d0_0;
    %assign/vec4 v0x560176416fa0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x560176417110_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x560176416dd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5601764171e0, 4;
    %assign/vec4 v0x560176416fa0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560176416fa0_0, 0;
T_9.7 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x560176413550;
T_10 ;
    %wait E_0x5601763f80f0;
    %load/vec4 v0x560176414330_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560176413950_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5601764139f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560176413af0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560176413bc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560176413cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560176413d80_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x560176413e50_0;
    %assign/vec4 v0x560176413950_0, 0;
    %load/vec4 v0x560176413f20_0;
    %assign/vec4 v0x5601764139f0_0, 0;
    %load/vec4 v0x560176413ff0_0;
    %assign/vec4 v0x560176413af0_0, 0;
    %load/vec4 v0x5601764140c0_0;
    %assign/vec4 v0x560176413bc0_0, 0;
    %load/vec4 v0x560176414190_0;
    %assign/vec4 v0x560176413cb0_0, 0;
    %load/vec4 v0x560176414260_0;
    %assign/vec4 v0x560176413d80_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x560176410570;
T_11 ;
    %wait E_0x5601763f61c0;
    %load/vec4 v0x560176410c40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560176410970_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5601763eaa10_0;
    %dup/vec4;
    %pushi/vec4 37, 0, 8;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560176410970_0, 0;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x560176410a30_0;
    %load/vec4 v0x560176410b10_0;
    %or;
    %assign/vec4 v0x560176410970_0, 0;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x560176410570;
T_12 ;
    %wait E_0x560176384bd0;
    %load/vec4 v0x560176410d00_0;
    %assign/vec4 v0x560176410de0_0, 0;
    %load/vec4 v0x560176410fa0_0;
    %assign/vec4 v0x560176411060_0, 0;
    %load/vec4 v0x5601763f1460_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560176410ec0_0, 0;
    %jmp T_12.2;
T_12.0 ;
    %load/vec4 v0x560176410970_0;
    %assign/vec4 v0x560176410ec0_0, 0;
    %jmp T_12.2;
T_12.2 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x560176411260;
T_13 ;
    %wait E_0x5601763f80f0;
    %load/vec4 v0x560176411ad0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560176411860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560176411a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560176411950_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x560176411630_0;
    %assign/vec4 v0x560176411860_0, 0;
    %load/vec4 v0x560176411790_0;
    %assign/vec4 v0x560176411a10_0, 0;
    %load/vec4 v0x5601764116f0_0;
    %assign/vec4 v0x560176411950_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x560176414e50;
T_14 ;
    %wait E_0x560176415090;
    %load/vec4 v0x560176415120_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5601764152a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560176415610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560176415460_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5601764151e0_0;
    %assign/vec4 v0x5601764152a0_0, 0;
    %load/vec4 v0x560176415570_0;
    %assign/vec4 v0x560176415610_0, 0;
    %load/vec4 v0x560176415370_0;
    %assign/vec4 v0x560176415460_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5601764157d0;
T_15 ;
    %wait E_0x5601763f80f0;
    %load/vec4 v0x560176415e50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560176415f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5601764160a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560176415fe0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x560176415b90_0;
    %assign/vec4 v0x560176415f40_0, 0;
    %load/vec4 v0x560176415d80_0;
    %assign/vec4 v0x5601764160a0_0, 0;
    %load/vec4 v0x560176415c80_0;
    %assign/vec4 v0x560176415fe0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5601763c3e10;
T_16 ;
    %pushi/vec4 872485120, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601763f4f40, 4, 0;
    %pushi/vec4 872546336, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601763f4f40, 4, 0;
    %pushi/vec4 872677120, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601763f4f40, 4, 0;
    %pushi/vec4 872742911, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601763f4f40, 4, 0;
    %end;
    .thread T_16;
    .scope S_0x5601763c3e10;
T_17 ;
    %wait E_0x5601763c01a0;
    %load/vec4 v0x5601763e3960_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5601763e4070_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5601763eb930_0;
    %parti/s 17, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x5601763f4f40, 4;
    %assign/vec4 v0x5601763e4070_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5601763c3af0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56017641a8a0_0, 0, 1;
T_18.0 ;
    %delay 10, 0;
    %load/vec4 v0x56017641a8a0_0;
    %inv;
    %store/vec4 v0x56017641a8a0_0, 0, 1;
    %jmp T_18.0;
    %end;
    .thread T_18;
    .scope S_0x5601763c3af0;
T_19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56017641a940_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56017641a940_0, 0, 1;
    %delay 110, 0;
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "openmips_min_sopc_tb.v";
    "./openmips_min_sopc.v";
    "./inst_rom.v";
    "./openmips.v";
    "./ex.v";
    "./ex_mem.v";
    "./id.v";
    "./id_ex.v";
    "./if_id.v";
    "./mem.v";
    "./mem_wb.v";
    "./pc_reg.v";
    "./regfile.v";
