0.6
2019.1
May 24 2019
14:51:52
/home/it/Vivado_Projects/Lab4_Task1/Lab4_Task1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/Vivado_Projects/Lab4_Task1/Lab4_Task1.srcs/sim_1/new/Latch_tb.sv,1731934201,systemVerilog,,,,Latch_tb,,,,,,,,
/home/it/Vivado_Projects/Lab4_Task1/Lab4_Task1.srcs/sources_1/new/Latch.sv,1731859574,systemVerilog,,/home/it/Vivado_Projects/Lab4_Task1/Lab4_Task1.srcs/sim_1/new/Latch_tb.sv,,Latch,,,,,,,,
