FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GND\G";
2"UN$1$74F164$I49$Q2";
3"UN$1$74F164$I49$Q0";
4"GND\G";
5"GND\G";
6"UN$1$74F164$I47$Q2";
7"LE";
8"CLK";
9"GND\G";
10"UN$1$74F164$I49$Q3";
11"UN$1$74F164$I49$Q4";
12"UN$1$74F164$I49$Q7";
13"PULSE_IN_ANAL<2>";
14"UN$1$CAENBUFFER$I18$INANAL";
15"UN$1$CAENBUFFER$I19$INANAL";
16"PULSE_IN_ANAL<8>";
17"PULSE_IN_ANAL<11>";
18"PULSE_IN_ANAL<10>";
19"UN$1$74F164$I47$Q7";
20"GND\G";
21"VCC\G";
22"VCC\G";
23"PULSE_IN_ANAL<9>";
24"UN$1$CAENBUFFER$I18$VREF5M";
25"UN$1$PRMA1C05B$I39$CTRLIN";
26"UN$1$74F164$I49$Q6";
27"PULSE_IN_ANAL<3>";
28"PULSE_IN_ANAL<4>";
29"PULSE_IN_ANAL<5>";
30"UN$1$PRMA1C05B$I34$CTRLIN";
31"PULSE_IN_ANAL<0>";
32"PULSE_IN_ANAL<1>";
33"VCC\G";
34"UN$1$CAENBUFFER$I20$INANAL";
35"UN$1$CAENBUFFER$I5$INANAL";
36"UN$1$PRMA1C05B$I33$CTRLIN";
37"CAEN_OUT_ANAL<0>";
38"SCOPE_OUT_ANAL<1>";
39"SCOPE_OUT_ANAL<0>";
40"SCOPE_OUT_ANAL<7>";
41"SCOPE_OUT_ANAL<4>";
42"CAEN_OUT_ANAL<3>";
43"SCOPE_OUT_ANAL<3>";
44"SCOPE_OUT_ANAL<2>";
45"CAEN_OUT_ANAL<2>";
46"SCOPE_OUT_ANAL<5>";
47"CAEN_OUT_ANAL<4>";
48"CAEN_OUT_ANAL<5>";
49"SCOPE_OUT_ANAL<6>";
50"CAEN_OUT_ANAL<6>";
51"CAEN_OUT_ANAL<7>";
52"CAEN_OUT_ANAL<1>";
53"VCC\G";
54"UN$1$74F07$I41$Y0";
55"UN$1$74F07$I41$Y1";
56"UN$1$74F07$I41$Y3";
57"UN$1$74F07$I41$Y2";
58"VCC\G";
59"UN$1$74F164$I47$Q3";
60"UN$1$74F164$I49$Q5";
61"VCC\G";
62"VCC\G";
63"GND\G";
64"DATA";
65"VCC\G";
66"VCC\G";
67"GND\G";
68"UN$1$74F07$I41$A0";
69"UN$1$74F07$I41$A1";
70"UN$1$74F07$I41$A2";
71"UN$1$74F07$I41$A3";
72"UN$1$74F164$I47$Q1";
73"UN$1$74F164$I47$Q0";
74"VCC\G";
75"PULSE_IN_ANAL<6>";
76"PULSE_IN_ANAL<7>";
77"UN$1$PRMA1C05B$I40$CTRLIN";
78"VCC\G";
79"UN$1$CAENBUFFER$I24$CNTRL";
80"DATA_RDY";
81"UN$1$74F164$I49$Q1";
82"UN$1$CAENBUFFER$I23$CNTRL";
83"UN$1$CAENBUFFER$I18$CNTRL";
84"UN$1$CAENBUFFER$I5$CNTRL";
85"UN$1$CAENBUFFER$I22$CNTRL";
86"UN$1$CAENBUFFER$I21$CNTRL";
87"UN$1$CAENBUFFER$I20$CNTRL";
88"UN$1$CAENBUFFER$I19$CNTRL";
%"OUTPORT"
"1","(2550,4525)","0","standard","I1";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"39;
%"OUTPORT"
"1","(2550,2750)","0","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"47;
%"OUTPORT"
"1","(2550,2875)","0","standard","I11";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"41;
%"OUTPORT"
"1","(2550,2450)","0","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"46;
%"OUTPORT"
"1","(2550,2325)","0","standard","I13";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"48;
%"OUTPORT"
"1","(2550,1925)","0","standard","I14";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"50;
%"OUTPORT"
"1","(2550,2050)","0","standard","I15";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"49;
%"OUTPORT"
"1","(2550,1500)","0","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"51;
%"OUTPORT"
"1","(2550,1625)","0","standard","I17";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"40;
%"CAEN_BUFFER"
"1","(1200,4000)","0","tubii_tk2_lib","I18";
;
ROOM"CAEN_ANALOG"
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"OUT_ATT"
VHDL_MODE"OUT"52;
"OUT_CLIP"
VHDL_MODE"OUT"38;
"CNTRL"
VHDL_MODE"IN"83;
"IN_ANAL"
VHDL_MODE"IN"14;
"VREF5M"
VHDL_MODE"IN"24;
%"CAEN_BUFFER"
"1","(1200,3575)","0","tubii_tk2_lib","I19";
;
ROOM"CAEN_ANALOG"
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"OUT_ATT"
VHDL_MODE"OUT"45;
"OUT_CLIP"
VHDL_MODE"OUT"44;
"CNTRL"
VHDL_MODE"IN"88;
"IN_ANAL"
VHDL_MODE"IN"15;
"VREF5M"
VHDL_MODE"IN"24;
%"OUTPORT"
"1","(2550,4400)","0","standard","I2";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"37;
%"CAEN_BUFFER"
"1","(1200,3150)","0","tubii_tk2_lib","I20";
;
ROOM"CAEN_ANALOG"
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"OUT_ATT"
VHDL_MODE"OUT"42;
"OUT_CLIP"
VHDL_MODE"OUT"43;
"CNTRL"
VHDL_MODE"IN"87;
"IN_ANAL"
VHDL_MODE"IN"34;
"VREF5M"
VHDL_MODE"IN"24;
%"CAEN_BUFFER"
"1","(1200,2750)","0","tubii_tk2_lib","I21";
;
ROOM"CAEN_ANALOG"
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"OUT_ATT"
VHDL_MODE"OUT"47;
"OUT_CLIP"
VHDL_MODE"OUT"41;
"CNTRL"
VHDL_MODE"IN"86;
"IN_ANAL"
VHDL_MODE"IN"16;
"VREF5M"
VHDL_MODE"IN"24;
%"CAEN_BUFFER"
"1","(1200,2325)","0","tubii_tk2_lib","I22";
;
ROOM"CAEN_ANALOG"
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"OUT_ATT"
VHDL_MODE"OUT"48;
"OUT_CLIP"
VHDL_MODE"OUT"46;
"CNTRL"
VHDL_MODE"IN"85;
"IN_ANAL"
VHDL_MODE"IN"23;
"VREF5M"
VHDL_MODE"IN"24;
%"CAEN_BUFFER"
"1","(1200,1925)","0","tubii_tk2_lib","I23";
;
ROOM"CAEN_ANALOG"
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"OUT_ATT"
VHDL_MODE"OUT"50;
"OUT_CLIP"
VHDL_MODE"OUT"49;
"CNTRL"
VHDL_MODE"IN"82;
"IN_ANAL"
VHDL_MODE"IN"18;
"VREF5M"
VHDL_MODE"IN"24;
%"CAEN_BUFFER"
"1","(1200,1500)","0","tubii_tk2_lib","I24";
;
ROOM"CAEN_ANALOG"
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"OUT_ATT"
VHDL_MODE"OUT"51;
"OUT_CLIP"
VHDL_MODE"OUT"40;
"CNTRL"
VHDL_MODE"IN"79;
"IN_ANAL"
VHDL_MODE"IN"17;
"VREF5M"
VHDL_MODE"IN"24;
%"INPORT"
"1","(-2100,4475)","0","standard","I25";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"32;
%"INPORT"
"1","(-2100,4550)","0","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"31;
%"INPORT"
"1","(-2100,4400)","0","standard","I27";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"13;
%"INPORT"
"1","(-2100,4325)","0","standard","I28";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"27;
%"INPORT"
"1","(-2100,4250)","0","standard","I29";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"28;
%"OUTPORT"
"1","(2550,4000)","0","standard","I3";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"52;
%"INPORT"
"1","(-2100,4175)","0","standard","I30";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"29;
%"INPORT"
"1","(-2100,4100)","0","standard","I31";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"75;
%"INPORT"
"1","(-2100,4025)","0","standard","I32";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"76;
%"PRMA1C05B"
"1","(-750,3850)","2","misc","I33";
;
$LOCATION"U102"
CDS_LOCATION"U102"
$SEC"1"
CDS_SEC"1"
ROOM"CAEN_ANALOG"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-175,325,175,-200";
"IN_CPY"
$PN"8"0;
"CTRL_OUT"
$PN"6"53;
"CTRL_IN"
$PN"2"36;
"OUT2"
$PN"14"32;
"OUT1"
$PN"1"31;
"IN"
$PN"7"35;
%"PRMA1C05B"
"1","(-700,3175)","2","misc","I34";
;
$LOCATION"U105"
CDS_LOCATION"U105"
$SEC"1"
CDS_SEC"1"
ROOM"CAEN_ANALOG"
CDS_LMAN_SYM_OUTLINE"-175,325,175,-200"
CDS_LIB"misc";
"IN_CPY"
$PN"8"0;
"CTRL_OUT"
$PN"6"21;
"CTRL_IN"
$PN"2"30;
"OUT2"
$PN"14"27;
"OUT1"
$PN"1"13;
"IN"
$PN"7"14;
%"RSMD0805"
"1","(-1575,3550)","0","resistors","I35";
;
$LOCATION"R183"
CDS_LOCATION"R183"
$SEC"1"
CDS_SEC"1"
VALUE"100"
ROOM"CAEN_ANALOG"
PACKTYPE"0805"
POSTOL"5%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
CDS_LIB"resistors";
"A<0>"
$PN"1"54;
"B<0>"
$PN"2"36;
%"RSMD0805"
"1","(-1575,3450)","0","resistors","I36";
;
$LOCATION"R185"
CDS_LOCATION"R185"
$SEC"1"
CDS_SEC"1"
VALUE"100"
ROOM"CAEN_ANALOG"
POSTOL"5%"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"57;
"B<0>"
$PN"2"25;
%"RSMD0805"
"1","(-1575,3500)","0","resistors","I37";
;
$LOCATION"R184"
CDS_LOCATION"R184"
$SEC"1"
CDS_SEC"1"
VALUE"100"
ROOM"CAEN_ANALOG"
PACKTYPE"0805"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LIB"resistors"
TOL"1%";
"A<0>"
$PN"1"55;
"B<0>"
$PN"2"30;
%"RSMD0805"
"1","(-1575,3400)","0","resistors","I38";
;
$LOCATION"R186"
CDS_LOCATION"R186"
$SEC"1"
CDS_SEC"1"
VALUE"100"
ROOM"CAEN_ANALOG"
POSTOL"5%"
PACKTYPE"0805"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
CDS_LIB"resistors";
"A<0>"
$PN"1"56;
"B<0>"
$PN"2"77;
%"PRMA1C05B"
"1","(-725,2425)","2","misc","I39";
;
$LOCATION"U104"
CDS_LOCATION"U104"
$SEC"1"
CDS_SEC"1"
ROOM"CAEN_ANALOG"
CDS_LMAN_SYM_OUTLINE"-175,325,175,-200"
CDS_LIB"misc";
"IN_CPY"
$PN"8"0;
"CTRL_OUT"
$PN"6"22;
"CTRL_IN"
$PN"2"25;
"OUT2"
$PN"14"29;
"OUT1"
$PN"1"28;
"IN"
$PN"7"15;
%"OUTPORT"
"1","(2550,4125)","0","standard","I4";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"38;
%"PRMA1C05B"
"1","(-750,1725)","2","misc","I40";
;
$LOCATION"U103"
CDS_LOCATION"U103"
$SEC"1"
CDS_SEC"1"
ROOM"CAEN_ANALOG"
CDS_LMAN_SYM_OUTLINE"-175,325,175,-200"
CDS_LIB"misc";
"IN_CPY"
$PN"8"0;
"CTRL_OUT"
$PN"6"58;
"CTRL_IN"
$PN"2"77;
"OUT2"
$PN"14"76;
"OUT1"
$PN"1"75;
"IN"
$PN"7"34;
%"74F07"
"1","(-1925,3450)","0","ttl","I41";
;
$LOCATION"U101"
CDS_LOCATION"U101"
$SEC"1"
CDS_SEC"1"
ROOM"CAEN_ANALOG"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,150,125,-150";
"Y0"
$PN"2"54;
"Y1"
$PN"4"55;
"Y2"
$PN"6"57;
"Y3"
$PN"8"56;
"Y4"
$PN"10"0;
"Y5"
$PN"12"0;
"A0"
$PN"1"68;
"A1"
$PN"3"69;
"A2"
$PN"5"70;
"A3"
$PN"9"71;
"A4"
$PN"11"0;
"A5"
$PN"13"0;
%"CSMD0805"
"1","(-2650,3750)","0","capacitors","I42";
;
$LOCATION"C139"
CDS_LOCATION"C139"
$SEC"1"
CDS_SEC"1"
ROOM"CAEN_ANALOG"
PART_NAME"CSMD0805"
PACKTYPE"0805"
VALUE"0.1UF"
VOLTAGE"50V"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
TOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT";
"B<0>"
$PN"2"67;
"A<0>"
$PN"1"74;
%"HCT374"
"1","(-2550,3275)","0","ttl","I43";
;
$LOCATION"U99"
CDS_LOCATION"U99"
$SEC"1"
CDS_SEC"1"
ROOM"CAEN_ANALOG"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,325,125,-225";
"CLK"
$PN"11"80;
"OE* \B"
$PN"1"5;
"Q7"
$PN"12"0;
"Q6"
$PN"13"0;
"Q5"
$PN"14"0;
"Q4"
$PN"15"0;
"Q3"
$PN"16"71;
"Q2"
$PN"17"70;
"Q1"
$PN"18"69;
"Q0"
$PN"19"68;
"D7"
$PN"9"0;
"D6"
$PN"8"0;
"D5"
$PN"7"0;
"D4"
$PN"6"0;
"D3"
$PN"5"59;
"D2"
$PN"4"6;
"D1"
$PN"3"72;
"D0"
$PN"2"73;
"GND"
$PN"10"67;
"VCC"
$PN"20"74;
%"CSMD0805"
"1","(-2525,2775)","0","capacitors","I44";
;
$LOCATION"C140"
CDS_LOCATION"C140"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0805"
VOLTAGE"50V"
ROOM"CAEN_ANALOG"
VALUE"0.1UF"
PART_NAME"CSMD0805"
POSTOL"10%"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
TOL_ON_OFF"ON"
TOL"5%"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"
$PN"2"1;
"A<0>"
$PN"1"78;
%"HCT374"
"1","(-2450,2275)","0","ttl","I45";
;
$LOCATION"U100"
CDS_LOCATION"U100"
$SEC"1"
CDS_SEC"1"
ROOM"CAEN_ANALOG"
CDS_LMAN_SYM_OUTLINE"-125,325,125,-225"
CDS_LIB"ttl";
"CLK"
$PN"11"80;
"OE* \B"
$PN"1"20;
"Q7"
$PN"12"82;
"Q6"
$PN"13"84;
"Q5"
$PN"14"85;
"Q4"
$PN"15"83;
"Q3"
$PN"16"86;
"Q2"
$PN"17"87;
"Q1"
$PN"18"79;
"Q0"
$PN"19"88;
"D7"
$PN"9"12;
"D6"
$PN"8"26;
"D5"
$PN"7"60;
"D4"
$PN"6"11;
"D3"
$PN"5"10;
"D2"
$PN"4"2;
"D1"
$PN"3"81;
"D0"
$PN"2"3;
"GND"
$PN"10"1;
"VCC"
$PN"20"78;
%"CSMD0805"
"1","(-3300,3725)","0","capacitors","I46";
;
$LOCATION"C137"
CDS_LOCATION"C137"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0805"
VOLTAGE"50V"
VALUE"0.1UF"
ROOM"CAEN_ANALOG"
PART_NAME"CSMD0805"
POSTOL"10%"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
NEEDS_NO_SIZE"TRUE"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"5%";
"B<0>"
$PN"2"62;
"A<0>"
$PN"1"63;
%"74F164"
"2","(-3200,3250)","0","misc","I47";
;
$LOCATION"U98"
CDS_LOCATION"U98"
$SEC"1"
CDS_SEC"1"
PACK_TYPE"2"
ROOM"CAEN_ANALOG"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-300"
CDS_LIB"misc";
"VCC"
$PN"14"62;
"GND"
$PN"7"63;
"Q7"
$PN"13"19;
"Q6"
$PN"12"0;
"Q5"
$PN"11"0;
"Q4"
$PN"10"0;
"Q3"
$PN"6"59;
"Q2"
$PN"5"6;
"Q1"
$PN"4"72;
"Q0"
$PN"3"73;
"CP"
$PN"8"8;
"DSB"
$PN"2"7;
"MR* \B"
$PN"9"61;
"DSA"
$PN"1"64;
%"CSMD0805"
"1","(-3225,2750)","0","capacitors","I48";
;
$LOCATION"C138"
CDS_LOCATION"C138"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0805"
VOLTAGE"50V"
ROOM"CAEN_ANALOG"
PART_NAME"CSMD0805"
VALUE"0.1UF"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
TOL"5%"
POSTOL"10%";
"B<0>"
$PN"2"65;
"A<0>"
$PN"1"9;
%"74F164"
"2","(-3225,2300)","0","misc","I49";
;
$LOCATION"U97"
CDS_LOCATION"U97"
$SEC"1"
CDS_SEC"1"
PACK_TYPE"2"
ROOM"CAEN_ANALOG"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-300"
CDS_LIB"misc";
"VCC"
$PN"14"65;
"GND"
$PN"7"9;
"Q7"
$PN"13"12;
"Q6"
$PN"12"26;
"Q5"
$PN"11"60;
"Q4"
$PN"10"11;
"Q3"
$PN"6"10;
"Q2"
$PN"5"2;
"Q1"
$PN"4"81;
"Q0"
$PN"3"3;
"CP"
$PN"8"8;
"DSB"
$PN"2"7;
"MR* \B"
$PN"9"66;
"DSA"
$PN"1"19;
%"CAEN_BUFFER"
"1","(1200,4400)","0","tubii_tk2_lib","I5";
;
ROOM"CAEN_ANALOG"
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"OUT_ATT"
VHDL_MODE"OUT"37;
"OUT_CLIP"
VHDL_MODE"OUT"39;
"CNTRL"
VHDL_MODE"IN"84;
"IN_ANAL"
VHDL_MODE"IN"35;
"VREF5M"
VHDL_MODE"IN"24;
%"INPORT"
"1","(-1925,950)","0","standard","I50";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"16;
%"INPORT"
"1","(-1925,825)","0","standard","I51";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"23;
%"INPORT"
"1","(-1925,675)","0","standard","I52";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"18;
%"INPORT"
"1","(-1925,525)","0","standard","I53";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"17;
%"INPORT"
"1","(-3950,3250)","0","standard","I54";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"7;
%"INPORT"
"1","(-3950,3325)","0","standard","I55";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"64;
%"INPORT"
"1","(-3950,3175)","0","standard","I56";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"8;
%"INPORT"
"1","(-3925,2800)","0","standard","I57";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"80;
%"VREF_GEN"
"1","(-425,4625)","0","tubii_tk2_lib","I58";
;
ROOM"CAEN_ANALOG"
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"VREF5M"
VHDL_MODE"OUT"24;
%"CSMD0805"
"1","(-1925,3150)","0","capacitors","I59";
;
$LOCATION"C182"
CDS_LOCATION"C182"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0805"
VALUE"0.1UF"
VOLTAGE"50V"
PART_NAME"CSMD0805"
ROOM"CAEN_ANALOG"
POSTOL"10%"
TOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"
$PN"2"33;
"A<0>"
$PN"1"4;
%"OUTPORT"
"1","(2550,3700)","0","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"44;
%"OUTPORT"
"1","(2550,3575)","0","standard","I7";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"45;
%"OUTPORT"
"1","(2550,3275)","0","standard","I8";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"43;
%"OUTPORT"
"1","(2550,3150)","0","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"42;
END.
