Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,7
design__inferred_latch__count,0
design__instance__count,937
design__instance__area,11287.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00015910201182123274
power__switching__total,0.0001137475119321607
power__leakage__total,0.0000011761028417822672
power__total,0.0002740256313700229
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25764840989968135
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.5878957487227716
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11529461045548123
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.019287572085394
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.115295
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,0.5648482952358441
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,1.0648482397246912
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6329230096948008
timing__setup__ws__corner:nom_slow_1p08V_125C,12.357323514224566
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.632923
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,12.357324
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,0.26782912756784877
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.7678291553234252
timing__hold__ws__corner:nom_typ_1p20V_25C,0.297639921134195
timing__setup__ws__corner:nom_typ_1p20V_25C,14.661821505220436
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.297640
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,0.5648482952358441
clock__skew__worst_setup,0.5878957487227716
timing__hold__ws,0.11529461045548123
timing__setup__ws,12.357323514224566
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.115295
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,12.357324
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,937
design__instance__area__stdcell,11287.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.390007
design__instance__utilization__stdcell,0.390007
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,18
design__instance__area__class:inverter,99.792
design__instance__count__class:sequential_cell,43
design__instance__area__class:sequential_cell,2028.5
design__instance__count__class:multi_input_combinational_cell,764
design__instance__area__class:multi_input_combinational_cell,7747.49
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,105
design__instance__area__class:timing_repair_buffer,1351.73
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,21679.5
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,45.36
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,43
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,999
route__net__special,2
route__drc_errors__iter:0,853
route__wirelength__iter:0,25288
route__drc_errors__iter:1,528
route__wirelength__iter:1,25084
route__drc_errors__iter:2,587
route__wirelength__iter:2,24943
route__drc_errors__iter:3,164
route__wirelength__iter:3,24589
route__drc_errors__iter:4,5
route__wirelength__iter:4,24561
route__drc_errors__iter:5,0
route__wirelength__iter:5,24560
route__drc_errors,0
route__wirelength,24560
route__vias,6762
route__vias__singlecut,6762
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,188.515
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,48
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,48
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,48
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,48
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000125624
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000121567
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000264088
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000121567
design_powergrid__voltage__worst,0.0000121567
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000125624
design_powergrid__drop__worst__net:VPWR,0.0000125624
design_powergrid__voltage__worst__net:VGND,0.0000121567
design_powergrid__drop__worst__net:VGND,0.0000121567
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000331999999999999997681867335008742969648665166459977626800537109375
ir__drop__worst,0.000012599999999999999641584445819741944205816253088414669036865234375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
