{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703088492845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703088492845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 01:08:12 2023 " "Processing started: Thu Dec 21 01:08:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703088492845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088492845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dementia -c dementia " "Command: quartus_map --read_settings_files=on --write_settings_files=off dementia -c dementia" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088492845 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703088493351 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703088493351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dementia.v 1 1 " "Found 1 design units, including 1 entities, in source file dementia.v" { { "Info" "ISGN_ENTITY_NAME" "1 dementia " "Found entity 1: dementia" {  } { { "dementia.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/dementia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxkb.v 1 1 " "Found 1 design units, including 1 entities, in source file rxkb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RxKB " "Found entity 1: RxKB" {  } { { "RxKB.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/RxKB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cardarray.v 1 1 " "Found 1 design units, including 1 entities, in source file cardarray.v" { { "Info" "ISGN_ENTITY_NAME" "1 cardarray " "Found entity 1: cardarray" {  } { { "cardarray.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hv_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file hv_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 hv_cnt " "Found entity 1: hv_cnt" {  } { { "hv_cnt.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/hv_cnt.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hv_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file hv_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hv_sync " "Found entity 1: hv_sync" {  } { { "hv_sync.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/hv_sync.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgen.v 1 1 " "Found 1 design units, including 1 entities, in source file clockgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockGen " "Found entity 1: clockGen" {  } { { "clockGen.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/clockGen.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background.v 1 1 " "Found 1 design units, including 1 entities, in source file background.v" { { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "background.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coordsystem_data.v 1 1 " "Found 1 design units, including 1 entities, in source file coordsystem_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 coordsystem_data " "Found entity 1: coordsystem_data" {  } { { "coordsystem_data.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/coordsystem_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file time_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 timecounter " "Found entity 1: timecounter" {  } { { "time_counter.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/time_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501921 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/mux.v" 2 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1703088501926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/mux.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cursor.v 1 1 " "Found 1 design units, including 1 entities, in source file cursor.v" { { "Info" "ISGN_ENTITY_NAME" "1 cursor " "Found entity 1: cursor" {  } { { "cursor.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cursor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cursorpic.v 1 1 " "Found 1 design units, including 1 entities, in source file cursorpic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cursorpic " "Found entity 1: cursorpic" {  } { { "cursorpic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cursorpic.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "applepic.v 1 1 " "Found 1 design units, including 1 entities, in source file applepic.v" { { "Info" "ISGN_ENTITY_NAME" "1 applepic " "Found entity 1: applepic" {  } { { "applepic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/applepic.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colorcardpic.v 1 1 " "Found 1 design units, including 1 entities, in source file colorcardpic.v" { { "Info" "ISGN_ENTITY_NAME" "1 colorcardpic " "Found entity 1: colorcardpic" {  } { { "colorcardpic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/colorcardpic.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_compare_score_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file data_compare_score_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_compare_score_counter " "Found entity 1: data_compare_score_counter" {  } { { "data_compare_score_counter.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/data_compare_score_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameover.v 1 1 " "Found 1 design units, including 1 entities, in source file gameover.v" { { "Info" "ISGN_ENTITY_NAME" "1 gameover " "Found entity 1: gameover" {  } { { "gameover.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/gameover.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brainpic.v 1 1 " "Found 1 design units, including 1 entities, in source file brainpic.v" { { "Info" "ISGN_ENTITY_NAME" "1 brainpic " "Found entity 1: brainpic" {  } { { "brainpic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/brainpic.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mentpic.v 1 1 " "Found 1 design units, including 1 entities, in source file mentpic.v" { { "Info" "ISGN_ENTITY_NAME" "1 mentpic " "Found entity 1: mentpic" {  } { { "mentpic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/mentpic.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gabojagopic.v 1 1 " "Found 1 design units, including 1 entities, in source file gabojagopic.v" { { "Info" "ISGN_ENTITY_NAME" "1 gabojagopic " "Found entity 1: gabojagopic" {  } { { "gabojagopic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/gabojagopic.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pic0.v 1 1 " "Found 1 design units, including 1 entities, in source file pic0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pic0 " "Found entity 1: pic0" {  } { { "pic0.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pic1.v 1 1 " "Found 1 design units, including 1 entities, in source file pic1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pic1 " "Found entity 1: pic1" {  } { { "pic1.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pic2.v 1 1 " "Found 1 design units, including 1 entities, in source file pic2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pic2 " "Found entity 1: pic2" {  } { { "pic2.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pic3.v 1 1 " "Found 1 design units, including 1 entities, in source file pic3.v" { { "Info" "ISGN_ENTITY_NAME" "1 pic3 " "Found entity 1: pic3" {  } { { "pic3.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pic4.v 1 1 " "Found 1 design units, including 1 entities, in source file pic4.v" { { "Info" "ISGN_ENTITY_NAME" "1 pic4 " "Found entity 1: pic4" {  } { { "pic4.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pic5.v 1 1 " "Found 1 design units, including 1 entities, in source file pic5.v" { { "Info" "ISGN_ENTITY_NAME" "1 pic5 " "Found entity 1: pic5" {  } { { "pic5.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic5.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pic6.v 1 1 " "Found 1 design units, including 1 entities, in source file pic6.v" { { "Info" "ISGN_ENTITY_NAME" "1 pic6 " "Found entity 1: pic6" {  } { { "pic6.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic6.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pic7.v 1 1 " "Found 1 design units, including 1 entities, in source file pic7.v" { { "Info" "ISGN_ENTITY_NAME" "1 pic7 " "Found entity 1: pic7" {  } { { "pic7.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic7.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pic8.v 1 1 " "Found 1 design units, including 1 entities, in source file pic8.v" { { "Info" "ISGN_ENTITY_NAME" "1 pic8 " "Found entity 1: pic8" {  } { { "pic8.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic8.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pic9.v 1 1 " "Found 1 design units, including 1 entities, in source file pic9.v" { { "Info" "ISGN_ENTITY_NAME" "1 pic9 " "Found entity 1: pic9" {  } { { "pic9.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic9.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piecepic.v 1 1 " "Found 1 design units, including 1 entities, in source file piecepic.v" { { "Info" "ISGN_ENTITY_NAME" "1 piecepic " "Found entity 1: piecepic" {  } { { "piecepic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/piecepic.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightanswerpic.v 1 1 " "Found 1 design units, including 1 entities, in source file rightanswerpic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rightanswerpic " "Found entity 1: rightanswerpic" {  } { { "rightanswerpic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/rightanswerpic.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secondpic.v 1 1 " "Found 1 design units, including 1 entities, in source file secondpic.v" { { "Info" "ISGN_ENTITY_NAME" "1 secondpic " "Found entity 1: secondpic" {  } { { "secondpic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/secondpic.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timepic.v 1 1 " "Found 1 design units, including 1 entities, in source file timepic.v" { { "Info" "ISGN_ENTITY_NAME" "1 timepic " "Found entity 1: timepic" {  } { { "timepic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/timepic.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wronganswerpic.v 1 1 " "Found 1 design units, including 1 entities, in source file wronganswerpic.v" { { "Info" "ISGN_ENTITY_NAME" "1 wronganswerpic " "Found entity 1: wronganswerpic" {  } { { "wronganswerpic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/wronganswerpic.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chimeipic.v 1 1 " "Found 1 design units, including 1 entities, in source file chimeipic.v" { { "Info" "ISGN_ENTITY_NAME" "1 chimeipic " "Found entity 1: chimeipic" {  } { { "chimeipic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/chimeipic.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cong1pic.v 1 1 " "Found 1 design units, including 1 entities, in source file cong1pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cong1pic " "Found entity 1: cong1pic" {  } { { "cong1pic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cong1pic.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cong2pic.v 1 1 " "Found 1 design units, including 1 entities, in source file cong2pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cong2pic " "Found entity 1: cong2pic" {  } { { "cong2pic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cong2pic.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameoverpic.v 1 1 " "Found 1 design units, including 1 entities, in source file gameoverpic.v" { { "Info" "ISGN_ENTITY_NAME" "1 gameoverpic " "Found entity 1: gameoverpic" {  } { { "gameoverpic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/gameoverpic.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088501998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088501998 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key1 dementia.v(18) " "Verilog HDL Implicit Net warning at dementia.v(18): created implicit net for \"key1\"" {  } { { "dementia.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/dementia.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088501998 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key2 dementia.v(18) " "Verilog HDL Implicit Net warning at dementia.v(18): created implicit net for \"key2\"" {  } { { "dementia.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/dementia.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088502003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gameend dementia.v(41) " "Verilog HDL Implicit Net warning at dementia.v(41): created implicit net for \"gameend\"" {  } { { "dementia.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/dementia.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088502003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outp8 cardarray.v(90) " "Verilog HDL Implicit Net warning at cardarray.v(90): created implicit net for \"outp8\"" {  } { { "cardarray.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088502003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outp9 cardarray.v(91) " "Verilog HDL Implicit Net warning at cardarray.v(91): created implicit net for \"outp9\"" {  } { { "cardarray.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088502003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outp10 cardarray.v(92) " "Verilog HDL Implicit Net warning at cardarray.v(92): created implicit net for \"outp10\"" {  } { { "cardarray.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088502003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outp11 cardarray.v(93) " "Verilog HDL Implicit Net warning at cardarray.v(93): created implicit net for \"outp11\"" {  } { { "cardarray.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088502003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outp12 cardarray.v(94) " "Verilog HDL Implicit Net warning at cardarray.v(94): created implicit net for \"outp12\"" {  } { { "cardarray.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088502003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outp13 cardarray.v(95) " "Verilog HDL Implicit Net warning at cardarray.v(95): created implicit net for \"outp13\"" {  } { { "cardarray.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088502003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outp14 cardarray.v(96) " "Verilog HDL Implicit Net warning at cardarray.v(96): created implicit net for \"outp14\"" {  } { { "cardarray.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088502003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outp15 cardarray.v(97) " "Verilog HDL Implicit Net warning at cardarray.v(97): created implicit net for \"outp15\"" {  } { { "cardarray.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088502003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addpm0 cardarray.v(99) " "Verilog HDL Implicit Net warning at cardarray.v(99): created implicit net for \"addpm0\"" {  } { { "cardarray.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088502003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk60s time_counter.v(24) " "Verilog HDL Implicit Net warning at time_counter.v(24): created implicit net for \"clk60s\"" {  } { { "time_counter.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/time_counter.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088502003 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dementia " "Elaborating entity \"dementia\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703088502431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RxKB RxKB:u1 " "Elaborating entity \"RxKB\" for hierarchy \"RxKB:u1\"" {  } { { "dementia.v" "u1" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/dementia.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088502478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coordsystem_data coordsystem_data:u2 " "Elaborating entity \"coordsystem_data\" for hierarchy \"coordsystem_data:u2\"" {  } { { "dementia.v" "u2" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/dementia.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088502478 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "data1 coordsystem_data.v(8) " "Verilog HDL warning at coordsystem_data.v(8): the port and data declarations for array port \"data1\" do not specify the same range for each dimension" {  } { { "coordsystem_data.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/coordsystem_data.v" 8 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1703088502478 "|dementia|coordsystem_data:u2"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "data1 coordsystem_data.v(15) " "HDL warning at coordsystem_data.v(15): see declaration for object \"data1\"" {  } { { "coordsystem_data.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/coordsystem_data.v" 15 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088502478 "|dementia|coordsystem_data:u2"}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "data2 coordsystem_data.v(8) " "Verilog HDL warning at coordsystem_data.v(8): the port and data declarations for array port \"data2\" do not specify the same range for each dimension" {  } { { "coordsystem_data.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/coordsystem_data.v" 8 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1703088502478 "|dementia|coordsystem_data:u2"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "data2 coordsystem_data.v(15) " "HDL warning at coordsystem_data.v(15): see declaration for object \"data2\"" {  } { { "coordsystem_data.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/coordsystem_data.v" 15 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088502478 "|dementia|coordsystem_data:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timecounter timecounter:u3 " "Elaborating entity \"timecounter\" for hierarchy \"timecounter:u3\"" {  } { { "dementia.v" "u3" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/dementia.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088502478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_compare_score_counter data_compare_score_counter:u4 " "Elaborating entity \"data_compare_score_counter\" for hierarchy \"data_compare_score_counter:u4\"" {  } { { "dementia.v" "u4" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/dementia.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088502478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hv_sync hv_sync:u11 " "Elaborating entity \"hv_sync\" for hierarchy \"hv_sync:u11\"" {  } { { "dementia.v" "u11" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/dementia.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088502478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hv_cnt hv_sync:u11\|hv_cnt:u1 " "Elaborating entity \"hv_cnt\" for hierarchy \"hv_sync:u11\|hv_cnt:u1\"" {  } { { "hv_sync.v" "u1" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/hv_sync.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088502494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockGen clockGen:u12 " "Elaborating entity \"clockGen\" for hierarchy \"clockGen:u12\"" {  } { { "dementia.v" "u12" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/dementia.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088502510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clockGen:u12\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clockGen:u12\|altpll:altpll_component\"" {  } { { "clockGen.v" "altpll_component" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/clockGen.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088502641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clockGen:u12\|altpll:altpll_component " "Elaborated megafunction instantiation \"clockGen:u12\|altpll:altpll_component\"" {  } { { "clockGen.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/clockGen.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088502643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clockGen:u12\|altpll:altpll_component " "Instantiated megafunction \"clockGen:u12\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 100 " "Parameter \"clk0_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 297 " "Parameter \"clk0_multiply_by\" = \"297\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clockGen " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clockGen\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502644 ""}  } { { "clockGen.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/clockGen.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703088502644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clockgen_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clockgen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockGen_altpll " "Found entity 1: clockGen_altpll" {  } { { "db/clockgen_altpll.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/clockgen_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088502696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088502696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockGen_altpll clockGen:u12\|altpll:altpll_component\|clockGen_altpll:auto_generated " "Elaborating entity \"clockGen_altpll\" for hierarchy \"clockGen:u12\|altpll:altpll_component\|clockGen_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088502697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cardarray cardarray:u13 " "Elaborating entity \"cardarray\" for hierarchy \"cardarray:u13\"" {  } { { "dementia.v" "u13" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/dementia.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088502705 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 cardarray.v(38) " "Verilog HDL assignment warning at cardarray.v(38): truncated value with size 32 to match size of target (12)" {  } { { "cardarray.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703088502711 "|dementia|cardarray:u13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 cardarray.v(39) " "Verilog HDL assignment warning at cardarray.v(39): truncated value with size 32 to match size of target (12)" {  } { { "cardarray.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703088502711 "|dementia|cardarray:u13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 cardarray.v(43) " "Verilog HDL assignment warning at cardarray.v(43): truncated value with size 32 to match size of target (11)" {  } { { "cardarray.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703088502711 "|dementia|cardarray:u13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 cardarray.v(44) " "Verilog HDL assignment warning at cardarray.v(44): truncated value with size 32 to match size of target (11)" {  } { { "cardarray.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703088502711 "|dementia|cardarray:u13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 cardarray.v(123) " "Verilog HDL assignment warning at cardarray.v(123): truncated value with size 16 to match size of target (4)" {  } { { "cardarray.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703088502711 "|dementia|cardarray:u13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colorcardpic cardarray:u13\|colorcardpic:u1 " "Elaborating entity \"colorcardpic\" for hierarchy \"cardarray:u13\|colorcardpic:u1\"" {  } { { "cardarray.v" "u1" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088502716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cardarray:u13\|colorcardpic:u1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cardarray:u13\|colorcardpic:u1\|altsyncram:altsyncram_component\"" {  } { { "colorcardpic.v" "altsyncram_component" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/colorcardpic.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088502836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cardarray:u13\|colorcardpic:u1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cardarray:u13\|colorcardpic:u1\|altsyncram:altsyncram_component\"" {  } { { "colorcardpic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/colorcardpic.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088502836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cardarray:u13\|colorcardpic:u1\|altsyncram:altsyncram_component " "Instantiated megafunction \"cardarray:u13\|colorcardpic:u1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./img2mif/mif/colorcard.mif " "Parameter \"init_file\" = \"./img2mif/mif/colorcard.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088502836 ""}  } { { "colorcardpic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/colorcardpic.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703088502836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_agb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_agb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_agb1 " "Found entity 1: altsyncram_agb1" {  } { { "db/altsyncram_agb1.tdf" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_agb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088502866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088502866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_agb1 cardarray:u13\|colorcardpic:u1\|altsyncram:altsyncram_component\|altsyncram_agb1:auto_generated " "Elaborating entity \"altsyncram_agb1\" for hierarchy \"cardarray:u13\|colorcardpic:u1\|altsyncram:altsyncram_component\|altsyncram_agb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088502866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background background:u14 " "Elaborating entity \"background\" for hierarchy \"background:u14\"" {  } { { "dementia.v" "u14" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/dementia.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timepic background:u14\|timepic:u1 " "Elaborating entity \"timepic\" for hierarchy \"background:u14\|timepic:u1\"" {  } { { "background.v" "u1" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram background:u14\|timepic:u1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"background:u14\|timepic:u1\|altsyncram:altsyncram_component\"" {  } { { "timepic.v" "altsyncram_component" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/timepic.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background:u14\|timepic:u1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"background:u14\|timepic:u1\|altsyncram:altsyncram_component\"" {  } { { "timepic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/timepic.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background:u14\|timepic:u1\|altsyncram:altsyncram_component " "Instantiated megafunction \"background:u14\|timepic:u1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./img2mif/mif/Newmif/timepic.mif " "Parameter \"init_file\" = \"./img2mif/mif/Newmif/timepic.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503086 ""}  } { { "timepic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/timepic.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703088503086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ivb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ivb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ivb1 " "Found entity 1: altsyncram_ivb1" {  } { { "db/altsyncram_ivb1.tdf" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_ivb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088503117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088503117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ivb1 background:u14\|timepic:u1\|altsyncram:altsyncram_component\|altsyncram_ivb1:auto_generated " "Elaborating entity \"altsyncram_ivb1\" for hierarchy \"background:u14\|timepic:u1\|altsyncram:altsyncram_component\|altsyncram_ivb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rightanswerpic background:u14\|rightanswerpic:u2 " "Elaborating entity \"rightanswerpic\" for hierarchy \"background:u14\|rightanswerpic:u2\"" {  } { { "background.v" "u2" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram background:u14\|rightanswerpic:u2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"background:u14\|rightanswerpic:u2\|altsyncram:altsyncram_component\"" {  } { { "rightanswerpic.v" "altsyncram_component" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/rightanswerpic.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background:u14\|rightanswerpic:u2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"background:u14\|rightanswerpic:u2\|altsyncram:altsyncram_component\"" {  } { { "rightanswerpic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/rightanswerpic.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background:u14\|rightanswerpic:u2\|altsyncram:altsyncram_component " "Instantiated megafunction \"background:u14\|rightanswerpic:u2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./img2mif/mif/Newmif/rightanswerpic.mif " "Parameter \"init_file\" = \"./img2mif/mif/Newmif/rightanswerpic.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503149 ""}  } { { "rightanswerpic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/rightanswerpic.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703088503149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hnc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hnc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hnc1 " "Found entity 1: altsyncram_hnc1" {  } { { "db/altsyncram_hnc1.tdf" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_hnc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088503195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088503195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hnc1 background:u14\|rightanswerpic:u2\|altsyncram:altsyncram_component\|altsyncram_hnc1:auto_generated " "Elaborating entity \"altsyncram_hnc1\" for hierarchy \"background:u14\|rightanswerpic:u2\|altsyncram:altsyncram_component\|altsyncram_hnc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wronganswerpic background:u14\|wronganswerpic:u3 " "Elaborating entity \"wronganswerpic\" for hierarchy \"background:u14\|wronganswerpic:u3\"" {  } { { "background.v" "u3" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram background:u14\|wronganswerpic:u3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"background:u14\|wronganswerpic:u3\|altsyncram:altsyncram_component\"" {  } { { "wronganswerpic.v" "altsyncram_component" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/wronganswerpic.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background:u14\|wronganswerpic:u3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"background:u14\|wronganswerpic:u3\|altsyncram:altsyncram_component\"" {  } { { "wronganswerpic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/wronganswerpic.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background:u14\|wronganswerpic:u3\|altsyncram:altsyncram_component " "Instantiated megafunction \"background:u14\|wronganswerpic:u3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./img2mif/mif/Newmif/wronganswerpic.mif " "Parameter \"init_file\" = \"./img2mif/mif/Newmif/wronganswerpic.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503212 ""}  } { { "wronganswerpic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/wronganswerpic.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703088503212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0oc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0oc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0oc1 " "Found entity 1: altsyncram_0oc1" {  } { { "db/altsyncram_0oc1.tdf" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_0oc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088503244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088503244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0oc1 background:u14\|wronganswerpic:u3\|altsyncram:altsyncram_component\|altsyncram_0oc1:auto_generated " "Elaborating entity \"altsyncram_0oc1\" for hierarchy \"background:u14\|wronganswerpic:u3\|altsyncram:altsyncram_component\|altsyncram_0oc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "secondpic background:u14\|secondpic:u4 " "Elaborating entity \"secondpic\" for hierarchy \"background:u14\|secondpic:u4\"" {  } { { "background.v" "u4" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram background:u14\|secondpic:u4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"background:u14\|secondpic:u4\|altsyncram:altsyncram_component\"" {  } { { "secondpic.v" "altsyncram_component" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/secondpic.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background:u14\|secondpic:u4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"background:u14\|secondpic:u4\|altsyncram:altsyncram_component\"" {  } { { "secondpic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/secondpic.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background:u14\|secondpic:u4\|altsyncram:altsyncram_component " "Instantiated megafunction \"background:u14\|secondpic:u4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./img2mif/mif/Newmif/secondpic.mif " "Parameter \"init_file\" = \"./img2mif/mif/Newmif/secondpic.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503259 ""}  } { { "secondpic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/secondpic.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703088503259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5c1 " "Found entity 1: altsyncram_v5c1" {  } { { "db/altsyncram_v5c1.tdf" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_v5c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088503292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088503292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v5c1 background:u14\|secondpic:u4\|altsyncram:altsyncram_component\|altsyncram_v5c1:auto_generated " "Elaborating entity \"altsyncram_v5c1\" for hierarchy \"background:u14\|secondpic:u4\|altsyncram:altsyncram_component\|altsyncram_v5c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piecepic background:u14\|piecepic:u5 " "Elaborating entity \"piecepic\" for hierarchy \"background:u14\|piecepic:u5\"" {  } { { "background.v" "u5" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram background:u14\|piecepic:u5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"background:u14\|piecepic:u5\|altsyncram:altsyncram_component\"" {  } { { "piecepic.v" "altsyncram_component" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/piecepic.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background:u14\|piecepic:u5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"background:u14\|piecepic:u5\|altsyncram:altsyncram_component\"" {  } { { "piecepic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/piecepic.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background:u14\|piecepic:u5\|altsyncram:altsyncram_component " "Instantiated megafunction \"background:u14\|piecepic:u5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./img2mif/mif/Newmif/piecepic.mif " "Parameter \"init_file\" = \"./img2mif/mif/Newmif/piecepic.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503307 ""}  } { { "piecepic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/piecepic.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703088503307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_92c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_92c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_92c1 " "Found entity 1: altsyncram_92c1" {  } { { "db/altsyncram_92c1.tdf" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_92c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088503354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088503354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_92c1 background:u14\|piecepic:u5\|altsyncram:altsyncram_component\|altsyncram_92c1:auto_generated " "Elaborating entity \"altsyncram_92c1\" for hierarchy \"background:u14\|piecepic:u5\|altsyncram:altsyncram_component\|altsyncram_92c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chimeipic background:u14\|chimeipic:u7 " "Elaborating entity \"chimeipic\" for hierarchy \"background:u14\|chimeipic:u7\"" {  } { { "background.v" "u7" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram background:u14\|chimeipic:u7\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"background:u14\|chimeipic:u7\|altsyncram:altsyncram_component\"" {  } { { "chimeipic.v" "altsyncram_component" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/chimeipic.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background:u14\|chimeipic:u7\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"background:u14\|chimeipic:u7\|altsyncram:altsyncram_component\"" {  } { { "chimeipic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/chimeipic.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background:u14\|chimeipic:u7\|altsyncram:altsyncram_component " "Instantiated megafunction \"background:u14\|chimeipic:u7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../img2mif/mif/chimei.mif " "Parameter \"init_file\" = \"../img2mif/mif/chimei.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 262144 " "Parameter \"numwords_a\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503370 ""}  } { { "chimeipic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/chimeipic.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703088503370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lab1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lab1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lab1 " "Found entity 1: altsyncram_lab1" {  } { { "db/altsyncram_lab1.tdf" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_lab1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088503417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088503417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lab1 background:u14\|chimeipic:u7\|altsyncram:altsyncram_component\|altsyncram_lab1:auto_generated " "Elaborating entity \"altsyncram_lab1\" for hierarchy \"background:u14\|chimeipic:u7\|altsyncram:altsyncram_component\|altsyncram_lab1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3aa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3aa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3aa " "Found entity 1: decode_3aa" {  } { { "db/decode_3aa.tdf" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/decode_3aa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088503466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088503466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3aa background:u14\|chimeipic:u7\|altsyncram:altsyncram_component\|altsyncram_lab1:auto_generated\|decode_3aa:rden_decode " "Elaborating entity \"decode_3aa\" for hierarchy \"background:u14\|chimeipic:u7\|altsyncram:altsyncram_component\|altsyncram_lab1:auto_generated\|decode_3aa:rden_decode\"" {  } { { "db/altsyncram_lab1.tdf" "rden_decode" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_lab1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_kob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kob " "Found entity 1: mux_kob" {  } { { "db/mux_kob.tdf" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/mux_kob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088503512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088503512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_kob background:u14\|chimeipic:u7\|altsyncram:altsyncram_component\|altsyncram_lab1:auto_generated\|mux_kob:mux2 " "Elaborating entity \"mux_kob\" for hierarchy \"background:u14\|chimeipic:u7\|altsyncram:altsyncram_component\|altsyncram_lab1:auto_generated\|mux_kob:mux2\"" {  } { { "db/altsyncram_lab1.tdf" "mux2" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_lab1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gabojagopic background:u14\|gabojagopic:u8 " "Elaborating entity \"gabojagopic\" for hierarchy \"background:u14\|gabojagopic:u8\"" {  } { { "background.v" "u8" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram background:u14\|gabojagopic:u8\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"background:u14\|gabojagopic:u8\|altsyncram:altsyncram_component\"" {  } { { "gabojagopic.v" "altsyncram_component" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/gabojagopic.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503528 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background:u14\|gabojagopic:u8\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"background:u14\|gabojagopic:u8\|altsyncram:altsyncram_component\"" {  } { { "gabojagopic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/gabojagopic.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503543 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background:u14\|gabojagopic:u8\|altsyncram:altsyncram_component " "Instantiated megafunction \"background:u14\|gabojagopic:u8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./img2mif/mif/gabojago.mif " "Parameter \"init_file\" = \"./img2mif/mif/gabojago.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503543 ""}  } { { "gabojagopic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/gabojagopic.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703088503543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6eb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6eb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6eb1 " "Found entity 1: altsyncram_6eb1" {  } { { "db/altsyncram_6eb1.tdf" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_6eb1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088503575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088503575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6eb1 background:u14\|gabojagopic:u8\|altsyncram:altsyncram_component\|altsyncram_6eb1:auto_generated " "Elaborating entity \"altsyncram_6eb1\" for hierarchy \"background:u14\|gabojagopic:u8\|altsyncram:altsyncram_component\|altsyncram_6eb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088503607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088503607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a background:u14\|gabojagopic:u8\|altsyncram:altsyncram_component\|altsyncram_6eb1:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"background:u14\|gabojagopic:u8\|altsyncram:altsyncram_component\|altsyncram_6eb1:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_6eb1.tdf" "rden_decode" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_6eb1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5nb " "Found entity 1: mux_5nb" {  } { { "db/mux_5nb.tdf" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/mux_5nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088503653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088503653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5nb background:u14\|gabojagopic:u8\|altsyncram:altsyncram_component\|altsyncram_6eb1:auto_generated\|mux_5nb:mux2 " "Elaborating entity \"mux_5nb\" for hierarchy \"background:u14\|gabojagopic:u8\|altsyncram:altsyncram_component\|altsyncram_6eb1:auto_generated\|mux_5nb:mux2\"" {  } { { "db/altsyncram_6eb1.tdf" "mux2" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_6eb1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pic0 background:u14\|pic0:u10 " "Elaborating entity \"pic0\" for hierarchy \"background:u14\|pic0:u10\"" {  } { { "background.v" "u10" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram background:u14\|pic0:u10\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"background:u14\|pic0:u10\|altsyncram:altsyncram_component\"" {  } { { "pic0.v" "altsyncram_component" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic0.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background:u14\|pic0:u10\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"background:u14\|pic0:u10\|altsyncram:altsyncram_component\"" {  } { { "pic0.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic0.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background:u14\|pic0:u10\|altsyncram:altsyncram_component " "Instantiated megafunction \"background:u14\|pic0:u10\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./img2mif/mif/Newmif/pic0.mif " "Parameter \"init_file\" = \"./img2mif/mif/Newmif/pic0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503669 ""}  } { { "pic0.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic0.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703088503669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jjb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jjb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jjb1 " "Found entity 1: altsyncram_jjb1" {  } { { "db/altsyncram_jjb1.tdf" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_jjb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088503700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088503700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jjb1 background:u14\|pic0:u10\|altsyncram:altsyncram_component\|altsyncram_jjb1:auto_generated " "Elaborating entity \"altsyncram_jjb1\" for hierarchy \"background:u14\|pic0:u10\|altsyncram:altsyncram_component\|altsyncram_jjb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pic1 background:u14\|pic1:u11 " "Elaborating entity \"pic1\" for hierarchy \"background:u14\|pic1:u11\"" {  } { { "background.v" "u11" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram background:u14\|pic1:u11\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"background:u14\|pic1:u11\|altsyncram:altsyncram_component\"" {  } { { "pic1.v" "altsyncram_component" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic1.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background:u14\|pic1:u11\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"background:u14\|pic1:u11\|altsyncram:altsyncram_component\"" {  } { { "pic1.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic1.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background:u14\|pic1:u11\|altsyncram:altsyncram_component " "Instantiated megafunction \"background:u14\|pic1:u11\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./img2mif/mif/Newmif/pic1.mif " "Parameter \"init_file\" = \"./img2mif/mif/Newmif/pic1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503717 ""}  } { { "pic1.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic1.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703088503717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kjb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kjb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kjb1 " "Found entity 1: altsyncram_kjb1" {  } { { "db/altsyncram_kjb1.tdf" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_kjb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088503752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088503752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kjb1 background:u14\|pic1:u11\|altsyncram:altsyncram_component\|altsyncram_kjb1:auto_generated " "Elaborating entity \"altsyncram_kjb1\" for hierarchy \"background:u14\|pic1:u11\|altsyncram:altsyncram_component\|altsyncram_kjb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pic2 background:u14\|pic2:u12 " "Elaborating entity \"pic2\" for hierarchy \"background:u14\|pic2:u12\"" {  } { { "background.v" "u12" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram background:u14\|pic2:u12\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"background:u14\|pic2:u12\|altsyncram:altsyncram_component\"" {  } { { "pic2.v" "altsyncram_component" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic2.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background:u14\|pic2:u12\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"background:u14\|pic2:u12\|altsyncram:altsyncram_component\"" {  } { { "pic2.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic2.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background:u14\|pic2:u12\|altsyncram:altsyncram_component " "Instantiated megafunction \"background:u14\|pic2:u12\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./img2mif/mif/Newmif/pic2.mif " "Parameter \"init_file\" = \"./img2mif/mif/Newmif/pic2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503780 ""}  } { { "pic2.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic2.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703088503780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ljb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ljb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ljb1 " "Found entity 1: altsyncram_ljb1" {  } { { "db/altsyncram_ljb1.tdf" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_ljb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088503811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088503811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ljb1 background:u14\|pic2:u12\|altsyncram:altsyncram_component\|altsyncram_ljb1:auto_generated " "Elaborating entity \"altsyncram_ljb1\" for hierarchy \"background:u14\|pic2:u12\|altsyncram:altsyncram_component\|altsyncram_ljb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pic3 background:u14\|pic3:u13 " "Elaborating entity \"pic3\" for hierarchy \"background:u14\|pic3:u13\"" {  } { { "background.v" "u13" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram background:u14\|pic3:u13\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"background:u14\|pic3:u13\|altsyncram:altsyncram_component\"" {  } { { "pic3.v" "altsyncram_component" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic3.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background:u14\|pic3:u13\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"background:u14\|pic3:u13\|altsyncram:altsyncram_component\"" {  } { { "pic3.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic3.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background:u14\|pic3:u13\|altsyncram:altsyncram_component " "Instantiated megafunction \"background:u14\|pic3:u13\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./img2mif/mif/Newmif/pic3.mif " "Parameter \"init_file\" = \"./img2mif/mif/Newmif/pic3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503827 ""}  } { { "pic3.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic3.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703088503827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mjb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mjb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mjb1 " "Found entity 1: altsyncram_mjb1" {  } { { "db/altsyncram_mjb1.tdf" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_mjb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088503860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088503860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mjb1 background:u14\|pic3:u13\|altsyncram:altsyncram_component\|altsyncram_mjb1:auto_generated " "Elaborating entity \"altsyncram_mjb1\" for hierarchy \"background:u14\|pic3:u13\|altsyncram:altsyncram_component\|altsyncram_mjb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pic4 background:u14\|pic4:u14 " "Elaborating entity \"pic4\" for hierarchy \"background:u14\|pic4:u14\"" {  } { { "background.v" "u14" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram background:u14\|pic4:u14\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"background:u14\|pic4:u14\|altsyncram:altsyncram_component\"" {  } { { "pic4.v" "altsyncram_component" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic4.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background:u14\|pic4:u14\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"background:u14\|pic4:u14\|altsyncram:altsyncram_component\"" {  } { { "pic4.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic4.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background:u14\|pic4:u14\|altsyncram:altsyncram_component " "Instantiated megafunction \"background:u14\|pic4:u14\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./img2mif/mif/Newmif/pic4.mif " "Parameter \"init_file\" = \"./img2mif/mif/Newmif/pic4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503875 ""}  } { { "pic4.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic4.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703088503875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_njb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_njb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_njb1 " "Found entity 1: altsyncram_njb1" {  } { { "db/altsyncram_njb1.tdf" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_njb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088503922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088503922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_njb1 background:u14\|pic4:u14\|altsyncram:altsyncram_component\|altsyncram_njb1:auto_generated " "Elaborating entity \"altsyncram_njb1\" for hierarchy \"background:u14\|pic4:u14\|altsyncram:altsyncram_component\|altsyncram_njb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pic5 background:u14\|pic5:u15 " "Elaborating entity \"pic5\" for hierarchy \"background:u14\|pic5:u15\"" {  } { { "background.v" "u15" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram background:u14\|pic5:u15\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"background:u14\|pic5:u15\|altsyncram:altsyncram_component\"" {  } { { "pic5.v" "altsyncram_component" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic5.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background:u14\|pic5:u15\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"background:u14\|pic5:u15\|altsyncram:altsyncram_component\"" {  } { { "pic5.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic5.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background:u14\|pic5:u15\|altsyncram:altsyncram_component " "Instantiated megafunction \"background:u14\|pic5:u15\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./img2mif/mif/Newmif/pic5.mif " "Parameter \"init_file\" = \"./img2mif/mif/Newmif/pic5.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503939 ""}  } { { "pic5.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic5.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703088503939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ojb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ojb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ojb1 " "Found entity 1: altsyncram_ojb1" {  } { { "db/altsyncram_ojb1.tdf" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_ojb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088503972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088503972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ojb1 background:u14\|pic5:u15\|altsyncram:altsyncram_component\|altsyncram_ojb1:auto_generated " "Elaborating entity \"altsyncram_ojb1\" for hierarchy \"background:u14\|pic5:u15\|altsyncram:altsyncram_component\|altsyncram_ojb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pic6 background:u14\|pic6:u16 " "Elaborating entity \"pic6\" for hierarchy \"background:u14\|pic6:u16\"" {  } { { "background.v" "u16" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram background:u14\|pic6:u16\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"background:u14\|pic6:u16\|altsyncram:altsyncram_component\"" {  } { { "pic6.v" "altsyncram_component" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic6.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background:u14\|pic6:u16\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"background:u14\|pic6:u16\|altsyncram:altsyncram_component\"" {  } { { "pic6.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic6.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088503989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background:u14\|pic6:u16\|altsyncram:altsyncram_component " "Instantiated megafunction \"background:u14\|pic6:u16\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./img2mif/mif/Newmif/pic6.mif " "Parameter \"init_file\" = \"./img2mif/mif/Newmif/pic6.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088503989 ""}  } { { "pic6.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic6.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703088503989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pjb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pjb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pjb1 " "Found entity 1: altsyncram_pjb1" {  } { { "db/altsyncram_pjb1.tdf" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_pjb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088504036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088504036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pjb1 background:u14\|pic6:u16\|altsyncram:altsyncram_component\|altsyncram_pjb1:auto_generated " "Elaborating entity \"altsyncram_pjb1\" for hierarchy \"background:u14\|pic6:u16\|altsyncram:altsyncram_component\|altsyncram_pjb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pic7 background:u14\|pic7:u17 " "Elaborating entity \"pic7\" for hierarchy \"background:u14\|pic7:u17\"" {  } { { "background.v" "u17" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram background:u14\|pic7:u17\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"background:u14\|pic7:u17\|altsyncram:altsyncram_component\"" {  } { { "pic7.v" "altsyncram_component" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic7.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background:u14\|pic7:u17\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"background:u14\|pic7:u17\|altsyncram:altsyncram_component\"" {  } { { "pic7.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic7.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504052 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background:u14\|pic7:u17\|altsyncram:altsyncram_component " "Instantiated megafunction \"background:u14\|pic7:u17\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./img2mif/mif/Newmif/pic7.mif " "Parameter \"init_file\" = \"./img2mif/mif/Newmif/pic7.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504052 ""}  } { { "pic7.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic7.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703088504052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qjb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qjb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qjb1 " "Found entity 1: altsyncram_qjb1" {  } { { "db/altsyncram_qjb1.tdf" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_qjb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088504098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088504098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qjb1 background:u14\|pic7:u17\|altsyncram:altsyncram_component\|altsyncram_qjb1:auto_generated " "Elaborating entity \"altsyncram_qjb1\" for hierarchy \"background:u14\|pic7:u17\|altsyncram:altsyncram_component\|altsyncram_qjb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pic8 background:u14\|pic8:u18 " "Elaborating entity \"pic8\" for hierarchy \"background:u14\|pic8:u18\"" {  } { { "background.v" "u18" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram background:u14\|pic8:u18\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"background:u14\|pic8:u18\|altsyncram:altsyncram_component\"" {  } { { "pic8.v" "altsyncram_component" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic8.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background:u14\|pic8:u18\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"background:u14\|pic8:u18\|altsyncram:altsyncram_component\"" {  } { { "pic8.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic8.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504114 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background:u14\|pic8:u18\|altsyncram:altsyncram_component " "Instantiated megafunction \"background:u14\|pic8:u18\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./img2mif/mif/Newmif/pic8.mif " "Parameter \"init_file\" = \"./img2mif/mif/Newmif/pic8.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504114 ""}  } { { "pic8.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic8.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703088504114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rjb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rjb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rjb1 " "Found entity 1: altsyncram_rjb1" {  } { { "db/altsyncram_rjb1.tdf" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_rjb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088504152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088504152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rjb1 background:u14\|pic8:u18\|altsyncram:altsyncram_component\|altsyncram_rjb1:auto_generated " "Elaborating entity \"altsyncram_rjb1\" for hierarchy \"background:u14\|pic8:u18\|altsyncram:altsyncram_component\|altsyncram_rjb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pic9 background:u14\|pic9:u19 " "Elaborating entity \"pic9\" for hierarchy \"background:u14\|pic9:u19\"" {  } { { "background.v" "u19" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/background.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram background:u14\|pic9:u19\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"background:u14\|pic9:u19\|altsyncram:altsyncram_component\"" {  } { { "pic9.v" "altsyncram_component" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic9.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "background:u14\|pic9:u19\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"background:u14\|pic9:u19\|altsyncram:altsyncram_component\"" {  } { { "pic9.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic9.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504162 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "background:u14\|pic9:u19\|altsyncram:altsyncram_component " "Instantiated megafunction \"background:u14\|pic9:u19\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./img2mif/mif/Newmif/pic9.mif " "Parameter \"init_file\" = \"./img2mif/mif/Newmif/pic9.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504162 ""}  } { { "pic9.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/pic9.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703088504162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sjb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sjb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sjb1 " "Found entity 1: altsyncram_sjb1" {  } { { "db/altsyncram_sjb1.tdf" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_sjb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088504193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088504193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sjb1 background:u14\|pic9:u19\|altsyncram:altsyncram_component\|altsyncram_sjb1:auto_generated " "Elaborating entity \"altsyncram_sjb1\" for hierarchy \"background:u14\|pic9:u19\|altsyncram:altsyncram_component\|altsyncram_sjb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cursor cursor:u15 " "Elaborating entity \"cursor\" for hierarchy \"cursor:u15\"" {  } { { "dementia.v" "u15" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/dementia.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cursorpic cursor:u15\|cursorpic:u1 " "Elaborating entity \"cursorpic\" for hierarchy \"cursor:u15\|cursorpic:u1\"" {  } { { "cursor.v" "u1" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cursor.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cursor:u15\|cursorpic:u1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cursor:u15\|cursorpic:u1\|altsyncram:altsyncram_component\"" {  } { { "cursorpic.v" "altsyncram_component" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cursorpic.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cursor:u15\|cursorpic:u1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cursor:u15\|cursorpic:u1\|altsyncram:altsyncram_component\"" {  } { { "cursorpic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cursorpic.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cursor:u15\|cursorpic:u1\|altsyncram:altsyncram_component " "Instantiated megafunction \"cursor:u15\|cursorpic:u1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./img2mif/mif/cursor.mif " "Parameter \"init_file\" = \"./img2mif/mif/cursor.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504540 ""}  } { { "cursorpic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cursorpic.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703088504540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lda1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lda1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lda1 " "Found entity 1: altsyncram_lda1" {  } { { "db/altsyncram_lda1.tdf" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_lda1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088504572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088504572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lda1 cursor:u15\|cursorpic:u1\|altsyncram:altsyncram_component\|altsyncram_lda1:auto_generated " "Elaborating entity \"altsyncram_lda1\" for hierarchy \"cursor:u15\|cursorpic:u1\|altsyncram:altsyncram_component\|altsyncram_lda1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameover gameover:u16 " "Elaborating entity \"gameover\" for hierarchy \"gameover:u16\"" {  } { { "dementia.v" "u16" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/dementia.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cong1pic gameover:u16\|cong1pic:u6 " "Elaborating entity \"cong1pic\" for hierarchy \"gameover:u16\|cong1pic:u6\"" {  } { { "gameover.v" "u6" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/gameover.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram gameover:u16\|cong1pic:u6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"gameover:u16\|cong1pic:u6\|altsyncram:altsyncram_component\"" {  } { { "cong1pic.v" "altsyncram_component" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cong1pic.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gameover:u16\|cong1pic:u6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"gameover:u16\|cong1pic:u6\|altsyncram:altsyncram_component\"" {  } { { "cong1pic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cong1pic.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gameover:u16\|cong1pic:u6\|altsyncram:altsyncram_component " "Instantiated megafunction \"gameover:u16\|cong1pic:u6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../img2mif/mif/cong1.mif " "Parameter \"init_file\" = \"../img2mif/mif/cong1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504667 ""}  } { { "cong1pic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cong1pic.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703088504667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i4b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i4b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i4b1 " "Found entity 1: altsyncram_i4b1" {  } { { "db/altsyncram_i4b1.tdf" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_i4b1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088504714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088504714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i4b1 gameover:u16\|cong1pic:u6\|altsyncram:altsyncram_component\|altsyncram_i4b1:auto_generated " "Elaborating entity \"altsyncram_i4b1\" for hierarchy \"gameover:u16\|cong1pic:u6\|altsyncram:altsyncram_component\|altsyncram_i4b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cong2pic gameover:u16\|cong2pic:u7 " "Elaborating entity \"cong2pic\" for hierarchy \"gameover:u16\|cong2pic:u7\"" {  } { { "gameover.v" "u7" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/gameover.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram gameover:u16\|cong2pic:u7\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"gameover:u16\|cong2pic:u7\|altsyncram:altsyncram_component\"" {  } { { "cong2pic.v" "altsyncram_component" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cong2pic.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gameover:u16\|cong2pic:u7\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"gameover:u16\|cong2pic:u7\|altsyncram:altsyncram_component\"" {  } { { "cong2pic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cong2pic.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gameover:u16\|cong2pic:u7\|altsyncram:altsyncram_component " "Instantiated megafunction \"gameover:u16\|cong2pic:u7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../img2mif/mif/cong2.mif " "Parameter \"init_file\" = \"../img2mif/mif/cong2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504730 ""}  } { { "cong2pic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cong2pic.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703088504730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j4b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j4b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j4b1 " "Found entity 1: altsyncram_j4b1" {  } { { "db/altsyncram_j4b1.tdf" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_j4b1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088504761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088504761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j4b1 gameover:u16\|cong2pic:u7\|altsyncram:altsyncram_component\|altsyncram_j4b1:auto_generated " "Elaborating entity \"altsyncram_j4b1\" for hierarchy \"gameover:u16\|cong2pic:u7\|altsyncram:altsyncram_component\|altsyncram_j4b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brainpic gameover:u16\|brainpic:u8 " "Elaborating entity \"brainpic\" for hierarchy \"gameover:u16\|brainpic:u8\"" {  } { { "gameover.v" "u8" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/gameover.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram gameover:u16\|brainpic:u8\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"gameover:u16\|brainpic:u8\|altsyncram:altsyncram_component\"" {  } { { "brainpic.v" "altsyncram_component" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/brainpic.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gameover:u16\|brainpic:u8\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"gameover:u16\|brainpic:u8\|altsyncram:altsyncram_component\"" {  } { { "brainpic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/brainpic.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gameover:u16\|brainpic:u8\|altsyncram:altsyncram_component " "Instantiated megafunction \"gameover:u16\|brainpic:u8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../img2mif/mif/brain.mif " "Parameter \"init_file\" = \"../img2mif/mif/brain.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504793 ""}  } { { "brainpic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/brainpic.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703088504793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_16b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_16b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_16b1 " "Found entity 1: altsyncram_16b1" {  } { { "db/altsyncram_16b1.tdf" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_16b1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088504824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088504824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_16b1 gameover:u16\|brainpic:u8\|altsyncram:altsyncram_component\|altsyncram_16b1:auto_generated " "Elaborating entity \"altsyncram_16b1\" for hierarchy \"gameover:u16\|brainpic:u8\|altsyncram:altsyncram_component\|altsyncram_16b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/decode_c8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088504857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088504857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a gameover:u16\|brainpic:u8\|altsyncram:altsyncram_component\|altsyncram_16b1:auto_generated\|decode_c8a:rden_decode " "Elaborating entity \"decode_c8a\" for hierarchy \"gameover:u16\|brainpic:u8\|altsyncram:altsyncram_component\|altsyncram_16b1:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_16b1.tdf" "rden_decode" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_16b1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tmb " "Found entity 1: mux_tmb" {  } { { "db/mux_tmb.tdf" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/mux_tmb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088504888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088504888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tmb gameover:u16\|brainpic:u8\|altsyncram:altsyncram_component\|altsyncram_16b1:auto_generated\|mux_tmb:mux2 " "Elaborating entity \"mux_tmb\" for hierarchy \"gameover:u16\|brainpic:u8\|altsyncram:altsyncram_component\|altsyncram_16b1:auto_generated\|mux_tmb:mux2\"" {  } { { "db/altsyncram_16b1.tdf" "mux2" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_16b1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mentpic gameover:u16\|mentpic:u9 " "Elaborating entity \"mentpic\" for hierarchy \"gameover:u16\|mentpic:u9\"" {  } { { "gameover.v" "u9" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/gameover.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram gameover:u16\|mentpic:u9\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"gameover:u16\|mentpic:u9\|altsyncram:altsyncram_component\"" {  } { { "mentpic.v" "altsyncram_component" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/mentpic.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gameover:u16\|mentpic:u9\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"gameover:u16\|mentpic:u9\|altsyncram:altsyncram_component\"" {  } { { "mentpic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/mentpic.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gameover:u16\|mentpic:u9\|altsyncram:altsyncram_component " "Instantiated megafunction \"gameover:u16\|mentpic:u9\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./img2mif/mif/ment.mif " "Parameter \"init_file\" = \"./img2mif/mif/ment.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088504920 ""}  } { { "mentpic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/mentpic.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703088504920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v1b1 " "Found entity 1: altsyncram_v1b1" {  } { { "db/altsyncram_v1b1.tdf" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_v1b1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088504953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088504953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v1b1 gameover:u16\|mentpic:u9\|altsyncram:altsyncram_component\|altsyncram_v1b1:auto_generated " "Elaborating entity \"altsyncram_v1b1\" for hierarchy \"gameover:u16\|mentpic:u9\|altsyncram:altsyncram_component\|altsyncram_v1b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/decode_f8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088504983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088504983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a gameover:u16\|mentpic:u9\|altsyncram:altsyncram_component\|altsyncram_v1b1:auto_generated\|decode_f8a:rden_decode " "Elaborating entity \"decode_f8a\" for hierarchy \"gameover:u16\|mentpic:u9\|altsyncram:altsyncram_component\|altsyncram_v1b1:auto_generated\|decode_f8a:rden_decode\"" {  } { { "db/altsyncram_v1b1.tdf" "rden_decode" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_v1b1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088504983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vmb " "Found entity 1: mux_vmb" {  } { { "db/mux_vmb.tdf" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/mux_vmb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088505014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088505014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vmb gameover:u16\|mentpic:u9\|altsyncram:altsyncram_component\|altsyncram_v1b1:auto_generated\|mux_vmb:mux2 " "Elaborating entity \"mux_vmb\" for hierarchy \"gameover:u16\|mentpic:u9\|altsyncram:altsyncram_component\|altsyncram_v1b1:auto_generated\|mux_vmb:mux2\"" {  } { { "db/altsyncram_v1b1.tdf" "mux2" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_v1b1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088505014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameoverpic gameover:u16\|gameoverpic:u51 " "Elaborating entity \"gameoverpic\" for hierarchy \"gameover:u16\|gameoverpic:u51\"" {  } { { "gameover.v" "u51" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/gameover.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088505031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram gameover:u16\|gameoverpic:u51\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"gameover:u16\|gameoverpic:u51\|altsyncram:altsyncram_component\"" {  } { { "gameoverpic.v" "altsyncram_component" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/gameoverpic.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088505046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gameover:u16\|gameoverpic:u51\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"gameover:u16\|gameoverpic:u51\|altsyncram:altsyncram_component\"" {  } { { "gameoverpic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/gameoverpic.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088505046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gameover:u16\|gameoverpic:u51\|altsyncram:altsyncram_component " "Instantiated megafunction \"gameover:u16\|gameoverpic:u51\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088505046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088505046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088505046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../img2mif/mif/gameover.mif " "Parameter \"init_file\" = \"../img2mif/mif/gameover.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088505046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088505046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088505046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088505046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088505046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088505046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088505046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088505046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088505046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088505046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703088505046 ""}  } { { "gameoverpic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/gameoverpic.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703088505046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fgb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fgb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fgb1 " "Found entity 1: altsyncram_fgb1" {  } { { "db/altsyncram_fgb1.tdf" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_fgb1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088505078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088505078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fgb1 gameover:u16\|gameoverpic:u51\|altsyncram:altsyncram_component\|altsyncram_fgb1:auto_generated " "Elaborating entity \"altsyncram_fgb1\" for hierarchy \"gameover:u16\|gameoverpic:u51\|altsyncram:altsyncram_component\|altsyncram_fgb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088505078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4nb " "Found entity 1: mux_4nb" {  } { { "db/mux_4nb.tdf" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/mux_4nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703088505125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088505125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4nb gameover:u16\|gameoverpic:u51\|altsyncram:altsyncram_component\|altsyncram_fgb1:auto_generated\|mux_4nb:mux2 " "Elaborating entity \"mux_4nb\" for hierarchy \"gameover:u16\|gameoverpic:u51\|altsyncram:altsyncram_component\|altsyncram_fgb1:auto_generated\|mux_4nb:mux2\"" {  } { { "db/altsyncram_fgb1.tdf" "mux2" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_fgb1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088505125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:u21 " "Elaborating entity \"mux\" for hierarchy \"mux:u21\"" {  } { { "dementia.v" "u21" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/dementia.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088505566 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cardarray:u13\|colorcardpic:u17\|altsyncram:altsyncram_component\|altsyncram_agb1:auto_generated\|q_a\[0\] " "Synthesized away node \"cardarray:u13\|colorcardpic:u17\|altsyncram:altsyncram_component\|altsyncram_agb1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_agb1.tdf" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/altsyncram_agb1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "colorcardpic.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/colorcardpic.v" 82 0 0 } } { "cardarray.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v" 99 0 0 } } { "dementia.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/dementia.v" 36 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1703088505927 "|dementia|cardarray:u13|colorcardpic:u17|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1703088505927 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1703088505927 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "64 " "64 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1703088510411 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "cardarray.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/cardarray.v" 109 -1 0 } } { "RxKB.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/RxKB.v" 10 -1 0 } } { "coordsystem_data.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/coordsystem_data.v" 30 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1703088510442 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1703088510442 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1703088519461 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1703088521626 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1703088522781 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703088522781 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2176 " "Implemented 2176 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1703088523064 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1703088523064 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1812 " "Implemented 1812 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1703088523064 ""} { "Info" "ICUT_CUT_TM_RAMS" "329 " "Implemented 329 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1703088523064 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1703088523064 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1703088523064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703088523128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 21 01:08:43 2023 " "Processing ended: Thu Dec 21 01:08:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703088523128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703088523128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703088523128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703088523128 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1703088524825 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703088524825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 01:08:44 2023 " "Processing started: Thu Dec 21 01:08:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703088524825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1703088524825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off dementia -c dementia " "Command: quartus_fit --read_settings_files=off --write_settings_files=off dementia -c dementia" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1703088524825 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1703088524999 ""}
{ "Info" "0" "" "Project  = dementia" {  } {  } 0 0 "Project  = dementia" 0 0 "Fitter" 0 0 1703088524999 ""}
{ "Info" "0" "" "Revision = dementia" {  } {  } 0 0 "Revision = dementia" 0 0 "Fitter" 0 0 1703088524999 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1703088525117 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1703088525117 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "dementia EP4CE115F29C8 " "Selected device EP4CE115F29C8 for design \"dementia\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1703088525135 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703088525201 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703088525201 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "clockGen:u12\|altpll:altpll_component\|clockGen_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clockGen:u12\|altpll:altpll_component\|clockGen_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "multiplication factor clockGen:u12\|altpll:altpll_component\|clockGen_altpll:auto_generated\|wire_pll1_clk\[0\] multiplication of 297 multiplication of 95 " "Can't achieve requested value multiplication of 297 for clock output clockGen:u12\|altpll:altpll_component\|clockGen_altpll:auto_generated\|wire_pll1_clk\[0\] of parameter multiplication factor -- achieved value of multiplication of 95" {  } { { "db/clockgen_altpll.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/clockgen_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/" { { 0 { 0 ""} 0 1174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1703088525262 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "division factor clockGen:u12\|altpll:altpll_component\|clockGen_altpll:auto_generated\|wire_pll1_clk\[0\] division of 100 division of 32 " "Can't achieve requested value division of 100 for clock output clockGen:u12\|altpll:altpll_component\|clockGen_altpll:auto_generated\|wire_pll1_clk\[0\] of parameter division factor -- achieved value of division of 32" {  } { { "db/clockgen_altpll.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/clockgen_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/" { { 0 { 0 ""} 0 1174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1703088525262 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clockGen:u12\|altpll:altpll_component\|clockGen_altpll:auto_generated\|wire_pll1_clk\[0\] 95 32 0 0 " "Implementing clock multiplication of 95, clock division of 32, and phase shift of 0 degrees (0 ps) for clockGen:u12\|altpll:altpll_component\|clockGen_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clockgen_altpll.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/clockgen_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/" { { 0 { 0 ""} 0 1174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1703088525262 ""}  } { { "db/clockgen_altpll.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/clockgen_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/" { { 0 { 0 ""} 0 1174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1703088525262 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1703088525739 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1703088525750 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C8 " "Device EP4CE40F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1703088526403 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C8 " "Device EP4CE30F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1703088526403 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C8 " "Device EP4CE55F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1703088526403 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C8 " "Device EP4CE75F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1703088526403 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1703088526403 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/" { { 0 { 0 ""} 0 8960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703088526419 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/" { { 0 { 0 ""} 0 8962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703088526419 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/" { { 0 { 0 ""} 0 8964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703088526419 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/" { { 0 { 0 ""} 0 8966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703088526419 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/" { { 0 { 0 ""} 0 8968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1703088526419 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1703088526419 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1703088526419 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1703088526651 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dementia.sdc " "Synopsys Design Constraints File file not found: 'dementia.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1703088527576 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1703088527576 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1703088527576 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1703088527591 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1703088527591 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1703088527591 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1703088527761 ""}  } { { "dementia.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/dementia.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/" { { 0 { 0 ""} 0 8949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703088527761 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockGen:u12\|altpll:altpll_component\|clockGen_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node clockGen:u12\|altpll:altpll_component\|clockGen_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1703088527761 ""}  } { { "db/clockgen_altpll.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/clockgen_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/" { { 0 { 0 ""} 0 1174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703088527761 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timecounter:u3\|clk_cnt\[25\]  " "Automatically promoted node timecounter:u3\|clk_cnt\[25\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1703088527761 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timecounter:u3\|clk_cnt\[25\]~73 " "Destination node timecounter:u3\|clk_cnt\[25\]~73" {  } { { "time_counter.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/time_counter.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/" { { 0 { 0 ""} 0 3678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1703088527761 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1703088527761 ""}  } { { "time_counter.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/time_counter.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/" { { 0 { 0 ""} 0 1278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1703088527761 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1703088528151 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1703088528151 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1703088528151 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1703088528163 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1703088528167 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1703088528167 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1703088528167 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1703088528167 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1703088528260 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1703088528260 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1703088528260 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clockGen:u12\|altpll:altpll_component\|clockGen_altpll:auto_generated\|pll1 clk\[0\] clk0~output " "PLL \"clockGen:u12\|altpll:altpll_component\|clockGen_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"clk0~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/clockgen_altpll.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/db/clockgen_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "clockGen.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/clockGen.v" 91 0 0 } } { "dementia.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/dementia.v" 29 0 0 } } { "dementia.v" "" { Text "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/dementia.v" 4 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1703088528308 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led " "Node \"led\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1703088528555 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led2 " "Node \"led2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1703088528555 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led3 " "Node \"led3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1703088528555 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led4 " "Node \"led4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1703088528555 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1703088528555 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703088528555 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1703088528571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1703088530592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703088531046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1703088531100 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1703088540857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703088540857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1703088541282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1703088545093 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1703088545093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1703088547640 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1703088547640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703088547640 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.88 " "Total time spent on timing analysis during the Fitter is 1.88 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1703088547798 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1703088547829 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1703088548203 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1703088548203 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1703088548632 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703088549248 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1703088549764 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/output_files/dementia.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/20.1/2023_2/20231220/dementia/output_files/dementia.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1703088550096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5737 " "Peak virtual memory: 5737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703088552605 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 21 01:09:12 2023 " "Processing ended: Thu Dec 21 01:09:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703088552605 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703088552605 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703088552605 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1703088552605 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1703088554888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703088554888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 01:09:14 2023 " "Processing started: Thu Dec 21 01:09:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703088554888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1703088554888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off dementia -c dementia " "Command: quartus_asm --read_settings_files=off --write_settings_files=off dementia -c dementia" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1703088554888 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1703088555414 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1703088558039 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1703088558130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703088558620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 21 01:09:18 2023 " "Processing ended: Thu Dec 21 01:09:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703088558620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703088558620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703088558620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1703088558620 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1703088559496 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1703088560371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703088560371 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 01:09:20 2023 " "Processing started: Thu Dec 21 01:09:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703088560371 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1703088560371 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta dementia -c dementia " "Command: quartus_sta dementia -c dementia" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1703088560371 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1703088560536 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1703088560938 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1703088560938 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703088560986 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703088560986 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dementia.sdc " "Synopsys Design Constraints File file not found: 'dementia.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1703088561446 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1703088561446 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1703088561454 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u12\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 32 -multiply_by 95 -duty_cycle 50.00 -name \{u12\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u12\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u12\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 32 -multiply_by 95 -duty_cycle 50.00 -name \{u12\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u12\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1703088561454 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703088561454 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1703088561454 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name timecounter:u3\|clk_cnt\[25\] timecounter:u3\|clk_cnt\[25\] " "create_clock -period 1.000 -name timecounter:u3\|clk_cnt\[25\] timecounter:u3\|clk_cnt\[25\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703088561454 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703088561454 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1703088561463 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703088561463 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1703088561463 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1703088561597 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1703088561669 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1703088561669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.194 " "Worst-case setup slack is -8.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088561669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088561669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.194            -975.252 u12\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -8.194            -975.252 u12\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088561669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.459             -38.292 timecounter:u3\|clk_cnt\[25\]  " "   -4.459             -38.292 timecounter:u3\|clk_cnt\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088561669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.160              -2.160 clk  " "   -2.160              -2.160 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088561669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703088561669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.421 " "Worst-case hold slack is 0.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088561679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088561679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 u12\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.421               0.000 u12\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088561679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 timecounter:u3\|clk_cnt\[25\]  " "    0.443               0.000 timecounter:u3\|clk_cnt\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088561679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 clk  " "    0.455               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088561679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703088561679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.906 " "Worst-case recovery slack is 3.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088561687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088561687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.906               0.000 u12\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.906               0.000 u12\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088561687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703088561687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.757 " "Worst-case removal slack is 1.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088561687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088561687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.757               0.000 u12\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.757               0.000 u12\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088561687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703088561687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088561687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088561687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -13.383 timecounter:u3\|clk_cnt\[25\]  " "   -1.487             -13.383 timecounter:u3\|clk_cnt\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088561687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.535               0.000 u12\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.535               0.000 u12\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088561687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.750               0.000 clk  " "    9.750               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088561687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703088561687 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703088561768 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703088561768 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703088561768 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703088561768 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.106 ns " "Worst Case Available Settling Time: 11.106 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703088561768 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703088561768 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703088561768 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1703088561781 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1703088561805 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1703088562265 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703088562451 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1703088562483 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1703088562483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.369 " "Worst-case setup slack is -7.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.369            -787.889 u12\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.369            -787.889 u12\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.546             -38.096 timecounter:u3\|clk_cnt\[25\]  " "   -4.546             -38.096 timecounter:u3\|clk_cnt\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.023              -2.023 clk  " "   -2.023              -2.023 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703088562483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.372 " "Worst-case hold slack is 0.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 u12\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.372               0.000 u12\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 timecounter:u3\|clk_cnt\[25\]  " "    0.393               0.000 timecounter:u3\|clk_cnt\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 clk  " "    0.407               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703088562499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.079 " "Worst-case recovery slack is 4.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.079               0.000 u12\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.079               0.000 u12\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703088562499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.597 " "Worst-case removal slack is 1.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.597               0.000 u12\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.597               0.000 u12\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703088562507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -13.383 timecounter:u3\|clk_cnt\[25\]  " "   -1.487             -13.383 timecounter:u3\|clk_cnt\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.535               0.000 u12\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.535               0.000 u12\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.737               0.000 clk  " "    9.737               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703088562516 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703088562612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703088562612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703088562612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703088562612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.298 ns " "Worst Case Available Settling Time: 11.298 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703088562612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703088562612 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703088562612 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1703088562614 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703088562809 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1703088562817 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1703088562817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.761 " "Worst-case setup slack is -3.761" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.761            -200.900 u12\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.761            -200.900 u12\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.217             -18.004 timecounter:u3\|clk_cnt\[25\]  " "   -2.217             -18.004 timecounter:u3\|clk_cnt\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.758              -0.758 clk  " "   -0.758              -0.758 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703088562825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 u12\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.172               0.000 u12\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 timecounter:u3\|clk_cnt\[25\]  " "    0.181               0.000 timecounter:u3\|clk_cnt\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 clk  " "    0.188               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703088562835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.451 " "Worst-case recovery slack is 5.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.451               0.000 u12\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.451               0.000 u12\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703088562841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.722 " "Worst-case removal slack is 0.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.722               0.000 u12\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.722               0.000 u12\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703088562849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 timecounter:u3\|clk_cnt\[25\]  " "   -1.000              -9.000 timecounter:u3\|clk_cnt\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.118               0.000 u12\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.118               0.000 u12\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.438               0.000 clk  " "    9.438               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703088562849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703088562849 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703088562937 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703088562937 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703088562937 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703088562937 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.447 ns " "Worst Case Available Settling Time: 12.447 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703088562937 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1703088562937 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703088562937 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1703088563250 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1703088563250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4929 " "Peak virtual memory: 4929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703088563375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 21 01:09:23 2023 " "Processing ended: Thu Dec 21 01:09:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703088563375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703088563375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703088563375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1703088563375 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus Prime Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1703088564217 ""}
