Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Mar 19 17:46:50 2018
| Host         : ALINX000008-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file led_test_timing_summary_routed.rpt -rpx led_test_timing_summary_routed.rpx -warn_on_violation
| Design       : led_test
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.980        0.000                      0                   40        0.274        0.000                      0                   40        9.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            15.980        0.000                      0                   40        0.274        0.000                      0                   40        9.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.980ns  (required time - arrival time)
  Source:                 timer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 0.890ns (23.524%)  route 2.893ns (76.476%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 24.879 - 20.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.605     5.168    sys_clk_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.518     5.686 r  timer_reg[12]/Q
                         net (fo=36, routed)          1.556     7.243    timer_reg_n_0_[12]
    SLICE_X2Y77          LUT6 (Prop_lut6_I1_O)        0.124     7.367 f  led[3]_i_11/O
                         net (fo=1, routed)           0.701     8.068    led[3]_i_11_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.124     8.192 f  led[3]_i_5/O
                         net (fo=1, routed)           0.297     8.489    led[3]_i_5_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.124     8.613 r  led[3]_i_1/O
                         net (fo=4, routed)           0.339     8.952    led[3]_i_1_n_0
    SLICE_X2Y77          FDCE                                         r  led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.495    24.879    sys_clk_IBUF_BUFG
    SLICE_X2Y77          FDCE                                         r  led_reg[0]/C
                         clock pessimism              0.258    25.136    
                         clock uncertainty           -0.035    25.101    
    SLICE_X2Y77          FDCE (Setup_fdce_C_CE)      -0.169    24.932    led_reg[0]
  -------------------------------------------------------------------
                         required time                         24.932    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                 15.980    

Slack (MET) :             15.980ns  (required time - arrival time)
  Source:                 timer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 0.890ns (23.524%)  route 2.893ns (76.476%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 24.879 - 20.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.605     5.168    sys_clk_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.518     5.686 r  timer_reg[12]/Q
                         net (fo=36, routed)          1.556     7.243    timer_reg_n_0_[12]
    SLICE_X2Y77          LUT6 (Prop_lut6_I1_O)        0.124     7.367 f  led[3]_i_11/O
                         net (fo=1, routed)           0.701     8.068    led[3]_i_11_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.124     8.192 f  led[3]_i_5/O
                         net (fo=1, routed)           0.297     8.489    led[3]_i_5_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.124     8.613 r  led[3]_i_1/O
                         net (fo=4, routed)           0.339     8.952    led[3]_i_1_n_0
    SLICE_X2Y77          FDCE                                         r  led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.495    24.879    sys_clk_IBUF_BUFG
    SLICE_X2Y77          FDCE                                         r  led_reg[1]/C
                         clock pessimism              0.258    25.136    
                         clock uncertainty           -0.035    25.101    
    SLICE_X2Y77          FDCE (Setup_fdce_C_CE)      -0.169    24.932    led_reg[1]
  -------------------------------------------------------------------
                         required time                         24.932    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                 15.980    

Slack (MET) :             15.980ns  (required time - arrival time)
  Source:                 timer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 0.890ns (23.524%)  route 2.893ns (76.476%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 24.879 - 20.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.605     5.168    sys_clk_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.518     5.686 r  timer_reg[12]/Q
                         net (fo=36, routed)          1.556     7.243    timer_reg_n_0_[12]
    SLICE_X2Y77          LUT6 (Prop_lut6_I1_O)        0.124     7.367 f  led[3]_i_11/O
                         net (fo=1, routed)           0.701     8.068    led[3]_i_11_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.124     8.192 f  led[3]_i_5/O
                         net (fo=1, routed)           0.297     8.489    led[3]_i_5_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.124     8.613 r  led[3]_i_1/O
                         net (fo=4, routed)           0.339     8.952    led[3]_i_1_n_0
    SLICE_X2Y77          FDCE                                         r  led_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.495    24.879    sys_clk_IBUF_BUFG
    SLICE_X2Y77          FDCE                                         r  led_reg[2]/C
                         clock pessimism              0.258    25.136    
                         clock uncertainty           -0.035    25.101    
    SLICE_X2Y77          FDCE (Setup_fdce_C_CE)      -0.169    24.932    led_reg[2]
  -------------------------------------------------------------------
                         required time                         24.932    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                 15.980    

Slack (MET) :             15.980ns  (required time - arrival time)
  Source:                 timer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 0.890ns (23.524%)  route 2.893ns (76.476%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 24.879 - 20.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.605     5.168    sys_clk_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.518     5.686 r  timer_reg[12]/Q
                         net (fo=36, routed)          1.556     7.243    timer_reg_n_0_[12]
    SLICE_X2Y77          LUT6 (Prop_lut6_I1_O)        0.124     7.367 f  led[3]_i_11/O
                         net (fo=1, routed)           0.701     8.068    led[3]_i_11_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I0_O)        0.124     8.192 f  led[3]_i_5/O
                         net (fo=1, routed)           0.297     8.489    led[3]_i_5_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.124     8.613 r  led[3]_i_1/O
                         net (fo=4, routed)           0.339     8.952    led[3]_i_1_n_0
    SLICE_X2Y77          FDCE                                         r  led_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.495    24.879    sys_clk_IBUF_BUFG
    SLICE_X2Y77          FDCE                                         r  led_reg[3]/C
                         clock pessimism              0.258    25.136    
                         clock uncertainty           -0.035    25.101    
    SLICE_X2Y77          FDCE (Setup_fdce_C_CE)      -0.169    24.932    led_reg[3]
  -------------------------------------------------------------------
                         required time                         24.932    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                 15.980    

Slack (MET) :             16.055ns  (required time - arrival time)
  Source:                 timer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 2.495ns (63.604%)  route 1.428ns (36.396%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 24.880 - 20.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.605     5.168    sys_clk_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.518     5.686 r  timer_reg[1]/Q
                         net (fo=3, routed)           0.769     6.456    timer_reg_n_0_[1]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.112 r  timer_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.121    timer_reg[4]_i_2_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  timer_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.235    timer_reg[8]_i_2_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  timer_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.349    timer_reg[12]_i_2_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  timer_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.463    timer_reg[16]_i_2_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  timer_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.577    timer_reg[20]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  timer_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.691    timer_reg[24]_i_2_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.805 r  timer_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.805    timer_reg[28]_i_2_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.139 r  timer_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.649     8.788    data0[30]
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.303     9.091 r  timer[30]_i_1/O
                         net (fo=1, routed)           0.000     9.091    timer[30]
    SLICE_X5Y80          FDCE                                         r  timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.496    24.880    sys_clk_IBUF_BUFG
    SLICE_X5Y80          FDCE                                         r  timer_reg[30]/C
                         clock pessimism              0.271    25.150    
                         clock uncertainty           -0.035    25.115    
    SLICE_X5Y80          FDCE (Setup_fdce_C_D)        0.031    25.146    timer_reg[30]
  -------------------------------------------------------------------
                         required time                         25.146    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                 16.055    

Slack (MET) :             16.113ns  (required time - arrival time)
  Source:                 timer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 2.265ns (58.809%)  route 1.586ns (41.191%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 24.882 - 20.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.605     5.168    sys_clk_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.518     5.686 r  timer_reg[1]/Q
                         net (fo=3, routed)           0.769     6.456    timer_reg_n_0_[1]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.112 r  timer_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.121    timer_reg[4]_i_2_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  timer_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.235    timer_reg[8]_i_2_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  timer_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.349    timer_reg[12]_i_2_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  timer_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.463    timer_reg[16]_i_2_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  timer_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.577    timer_reg[20]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  timer_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.691    timer_reg[24]_i_2_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.913 r  timer_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.808     8.721    data0[25]
    SLICE_X3Y80          LUT6 (Prop_lut6_I0_O)        0.299     9.020 r  timer[25]_i_1/O
                         net (fo=1, routed)           0.000     9.020    timer[25]
    SLICE_X3Y80          FDCE                                         r  timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.498    24.882    sys_clk_IBUF_BUFG
    SLICE_X3Y80          FDCE                                         r  timer_reg[25]/C
                         clock pessimism              0.258    25.139    
                         clock uncertainty           -0.035    25.104    
    SLICE_X3Y80          FDCE (Setup_fdce_C_D)        0.029    25.133    timer_reg[25]
  -------------------------------------------------------------------
                         required time                         25.133    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                 16.113    

Slack (MET) :             16.134ns  (required time - arrival time)
  Source:                 timer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.890ns (22.887%)  route 2.999ns (77.113%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 24.877 - 20.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.605     5.168    sys_clk_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.518     5.686 f  timer_reg[1]/Q
                         net (fo=3, routed)           0.989     6.676    timer_reg_n_0_[1]
    SLICE_X3Y77          LUT3 (Prop_lut3_I1_O)        0.124     6.800 r  timer[31]_i_10/O
                         net (fo=3, routed)           0.687     7.487    timer[31]_i_10_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.611 r  timer[31]_i_5/O
                         net (fo=32, routed)          1.322     8.933    timer[31]_i_5_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I4_O)        0.124     9.057 r  timer[16]_i_1/O
                         net (fo=1, routed)           0.000     9.057    timer[16]
    SLICE_X6Y77          FDCE                                         r  timer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.493    24.877    sys_clk_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  timer_reg[16]/C
                         clock pessimism              0.271    25.147    
                         clock uncertainty           -0.035    25.112    
    SLICE_X6Y77          FDCE (Setup_fdce_C_D)        0.079    25.191    timer_reg[16]
  -------------------------------------------------------------------
                         required time                         25.191    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                 16.134    

Slack (MET) :             16.151ns  (required time - arrival time)
  Source:                 timer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.890ns (22.988%)  route 2.982ns (77.012%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 24.877 - 20.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.605     5.168    sys_clk_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.518     5.686 f  timer_reg[1]/Q
                         net (fo=3, routed)           0.989     6.676    timer_reg_n_0_[1]
    SLICE_X3Y77          LUT3 (Prop_lut3_I1_O)        0.124     6.800 r  timer[31]_i_10/O
                         net (fo=3, routed)           0.687     7.487    timer[31]_i_10_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.611 r  timer[31]_i_5/O
                         net (fo=32, routed)          1.305     8.916    timer[31]_i_5_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I4_O)        0.124     9.040 r  timer[15]_i_1/O
                         net (fo=1, routed)           0.000     9.040    timer[15]
    SLICE_X6Y77          FDCE                                         r  timer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.493    24.877    sys_clk_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  timer_reg[15]/C
                         clock pessimism              0.271    25.147    
                         clock uncertainty           -0.035    25.112    
    SLICE_X6Y77          FDCE (Setup_fdce_C_D)        0.079    25.191    timer_reg[15]
  -------------------------------------------------------------------
                         required time                         25.191    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                 16.151    

Slack (MET) :             16.161ns  (required time - arrival time)
  Source:                 timer_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.890ns (23.064%)  route 2.969ns (76.936%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 24.880 - 20.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609     5.172    sys_clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.518     5.690 f  timer_reg[17]/Q
                         net (fo=9, routed)           1.166     6.857    timer_reg_n_0_[17]
    SLICE_X2Y79          LUT5 (Prop_lut5_I1_O)        0.124     6.981 r  timer[31]_i_7/O
                         net (fo=1, routed)           0.453     7.433    timer[31]_i_7_n_0
    SLICE_X2Y78          LUT5 (Prop_lut5_I3_O)        0.124     7.557 r  timer[31]_i_4/O
                         net (fo=32, routed)          1.350     8.907    timer[31]_i_4_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I3_O)        0.124     9.031 r  timer[27]_i_1/O
                         net (fo=1, routed)           0.000     9.031    timer[27]
    SLICE_X6Y80          FDCE                                         r  timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.496    24.880    sys_clk_IBUF_BUFG
    SLICE_X6Y80          FDCE                                         r  timer_reg[27]/C
                         clock pessimism              0.271    25.150    
                         clock uncertainty           -0.035    25.115    
    SLICE_X6Y80          FDCE (Setup_fdce_C_D)        0.077    25.192    timer_reg[27]
  -------------------------------------------------------------------
                         required time                         25.192    
                         arrival time                          -9.031    
  -------------------------------------------------------------------
                         slack                                 16.161    

Slack (MET) :             16.173ns  (required time - arrival time)
  Source:                 timer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 2.363ns (62.135%)  route 1.440ns (37.865%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 24.880 - 20.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.605     5.168    sys_clk_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.518     5.686 r  timer_reg[1]/Q
                         net (fo=3, routed)           0.769     6.456    timer_reg_n_0_[1]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.112 r  timer_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.121    timer_reg[4]_i_2_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  timer_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.235    timer_reg[8]_i_2_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  timer_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.349    timer_reg[12]_i_2_n_0
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  timer_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.463    timer_reg[16]_i_2_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  timer_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.577    timer_reg[20]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  timer_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.691    timer_reg[24]_i_2_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.004 r  timer_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.662     8.665    data0[28]
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.306     8.971 r  timer[28]_i_1/O
                         net (fo=1, routed)           0.000     8.971    timer[28]
    SLICE_X5Y80          FDCE                                         r  timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.496    24.880    sys_clk_IBUF_BUFG
    SLICE_X5Y80          FDCE                                         r  timer_reg[28]/C
                         clock pessimism              0.271    25.150    
                         clock uncertainty           -0.035    25.115    
    SLICE_X5Y80          FDCE (Setup_fdce_C_D)        0.029    25.144    timer_reg[28]
  -------------------------------------------------------------------
                         required time                         25.144    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                 16.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.471%)  route 0.197ns (48.529%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.581     1.504    sys_clk_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.164     1.668 r  timer_reg[13]/Q
                         net (fo=36, routed)          0.197     1.865    timer_reg_n_0_[13]
    SLICE_X6Y76          LUT6 (Prop_lut6_I1_O)        0.045     1.910 r  timer[7]_i_1/O
                         net (fo=1, routed)           0.000     1.910    timer[7]
    SLICE_X6Y76          FDCE                                         r  timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.846     2.016    sys_clk_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  timer_reg[7]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X6Y76          FDCE (Hold_fdce_C_D)         0.121     1.636    timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.218%)  route 0.199ns (48.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.581     1.504    sys_clk_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.164     1.668 r  timer_reg[13]/Q
                         net (fo=36, routed)          0.199     1.867    timer_reg_n_0_[13]
    SLICE_X6Y76          LUT6 (Prop_lut6_I1_O)        0.045     1.912 r  timer[3]_i_1/O
                         net (fo=1, routed)           0.000     1.912    timer[3]
    SLICE_X6Y76          FDCE                                         r  timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.846     2.016    sys_clk_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  timer_reg[3]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X6Y76          FDCE (Hold_fdce_C_D)         0.121     1.636    timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.209ns (49.178%)  route 0.216ns (50.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.581     1.504    sys_clk_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.164     1.668 r  timer_reg[13]/Q
                         net (fo=36, routed)          0.216     1.884    timer_reg_n_0_[13]
    SLICE_X6Y76          LUT6 (Prop_lut6_I1_O)        0.045     1.929 r  timer[1]_i_1/O
                         net (fo=1, routed)           0.000     1.929    timer[1]
    SLICE_X6Y76          FDCE                                         r  timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.846     2.016    sys_clk_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  timer_reg[1]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X6Y76          FDCE (Hold_fdce_C_D)         0.121     1.636    timer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 timer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.402%)  route 0.190ns (47.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.579     1.502    sys_clk_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.164     1.666 r  timer_reg[12]/Q
                         net (fo=36, routed)          0.190     1.856    timer_reg_n_0_[12]
    SLICE_X5Y76          LUT6 (Prop_lut6_I2_O)        0.045     1.901 r  timer[4]_i_1/O
                         net (fo=1, routed)           0.000     1.901    timer[4]
    SLICE_X5Y76          FDCE                                         r  timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.846     2.016    sys_clk_IBUF_BUFG
    SLICE_X5Y76          FDCE                                         r  timer_reg[4]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X5Y76          FDCE (Hold_fdce_C_D)         0.092     1.607    timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 timer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.401%)  route 0.223ns (51.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.579     1.502    sys_clk_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.164     1.666 r  timer_reg[12]/Q
                         net (fo=36, routed)          0.223     1.889    timer_reg_n_0_[12]
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.045     1.934 r  timer[12]_i_1/O
                         net (fo=1, routed)           0.000     1.934    timer[12]
    SLICE_X6Y76          FDCE                                         r  timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.846     2.016    sys_clk_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  timer_reg[12]/C
                         clock pessimism             -0.513     1.502    
    SLICE_X6Y76          FDCE (Hold_fdce_C_D)         0.120     1.622    timer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.336%)  route 0.206ns (49.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.581     1.504    sys_clk_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.164     1.668 r  timer_reg[13]/Q
                         net (fo=36, routed)          0.206     1.875    timer_reg_n_0_[13]
    SLICE_X5Y76          LUT6 (Prop_lut6_I1_O)        0.045     1.920 r  timer[11]_i_1/O
                         net (fo=1, routed)           0.000     1.920    timer[11]
    SLICE_X5Y76          FDCE                                         r  timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.846     2.016    sys_clk_IBUF_BUFG
    SLICE_X5Y76          FDCE                                         r  timer_reg[11]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X5Y76          FDCE (Hold_fdce_C_D)         0.092     1.607    timer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 timer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.209ns (45.761%)  route 0.248ns (54.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.579     1.502    sys_clk_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.164     1.666 r  timer_reg[12]/Q
                         net (fo=36, routed)          0.248     1.914    timer_reg_n_0_[12]
    SLICE_X6Y77          LUT6 (Prop_lut6_I2_O)        0.045     1.959 r  timer[16]_i_1/O
                         net (fo=1, routed)           0.000     1.959    timer[16]
    SLICE_X6Y77          FDCE                                         r  timer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.849     2.018    sys_clk_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  timer_reg[16]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X6Y77          FDCE (Hold_fdce_C_D)         0.121     1.638    timer_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.078%)  route 0.235ns (52.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.581     1.504    sys_clk_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.164     1.668 r  timer_reg[13]/Q
                         net (fo=36, routed)          0.235     1.903    timer_reg_n_0_[13]
    SLICE_X6Y77          LUT6 (Prop_lut6_I1_O)        0.045     1.948 r  timer[14]_i_1/O
                         net (fo=1, routed)           0.000     1.948    timer[14]
    SLICE_X6Y77          FDCE                                         r  timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.849     2.018    sys_clk_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  timer_reg[14]/C
                         clock pessimism             -0.513     1.504    
    SLICE_X6Y77          FDCE (Hold_fdce_C_D)         0.121     1.625    timer_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.078%)  route 0.235ns (52.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.581     1.504    sys_clk_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.164     1.668 r  timer_reg[13]/Q
                         net (fo=36, routed)          0.235     1.903    timer_reg_n_0_[13]
    SLICE_X6Y77          LUT6 (Prop_lut6_I1_O)        0.045     1.948 r  timer[13]_i_1/O
                         net (fo=1, routed)           0.000     1.948    timer[13]
    SLICE_X6Y77          FDCE                                         r  timer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.849     2.018    sys_clk_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  timer_reg[13]/C
                         clock pessimism             -0.513     1.504    
    SLICE_X6Y77          FDCE (Hold_fdce_C_D)         0.120     1.624    timer_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 timer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (45.070%)  route 0.255ns (54.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.579     1.502    sys_clk_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.164     1.666 r  timer_reg[12]/Q
                         net (fo=36, routed)          0.255     1.921    timer_reg_n_0_[12]
    SLICE_X6Y78          LUT6 (Prop_lut6_I2_O)        0.045     1.966 r  timer[17]_i_1/O
                         net (fo=1, routed)           0.000     1.966    timer[17]
    SLICE_X6Y78          FDCE                                         r  timer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.850     2.019    sys_clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  timer_reg[17]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X6Y78          FDCE (Hold_fdce_C_D)         0.120     1.638    timer_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.328    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y77    led_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y77    led_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y77    led_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y77    led_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X3Y76    timer_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X5Y76    timer_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X5Y76    timer_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X6Y76    timer_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X6Y77    timer_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y77    led_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y77    led_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y77    led_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y77    led_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y76    timer_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X5Y79    timer_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X5Y79    timer_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X5Y79    timer_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X5Y79    timer_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y80    timer_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y77    led_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y77    led_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y77    led_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y77    led_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y76    timer_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X5Y76    timer_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X5Y76    timer_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X5Y76    timer_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X5Y76    timer_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y76    timer_reg[12]/C



