INFO: [VRFC 10-2263] Analyzing Verilog file "/home/misukee/repositories/MIPS_CPU/wyy/lab3/ucas_CDE_v0.3_20180730/mycpu/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/misukee/repositories/MIPS_CPU/wyy/lab3/ucas_CDE_v0.3_20180730/mycpu/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/misukee/repositories/MIPS_CPU/wyy/lab3/ucas_CDE_v0.3_20180730/mycpu/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/misukee/repositories/MIPS_CPU/wyy/lab3/ucas_CDE_v0.3_20180730/mycpu/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/misukee/repositories/MIPS_CPU/wyy/lab3/ucas_CDE_v0.3_20180730/mycpu/run_vivado/mycpu_prj1/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/misukee/repositories/MIPS_CPU/wyy/lab3/ucas_CDE_v0.3_20180730/mycpu/run_vivado/mycpu_prj1/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/misukee/repositories/MIPS_CPU/wyy/lab3/ucas_CDE_v0.3_20180730/mycpu/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/misukee/repositories/MIPS_CPU/wyy/lab3/ucas_CDE_v0.3_20180730/mycpu/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [/home/misukee/repositories/MIPS_CPU/wyy/lab3/ucas_CDE_v0.3_20180730/mycpu/rtl/CONFREG/confreg.v:153]
WARNING: [VRFC 10-3380] identifier 'timer' is used before its declaration [/home/misukee/repositories/MIPS_CPU/wyy/lab3/ucas_CDE_v0.3_20180730/mycpu/rtl/CONFREG/confreg.v:221]
WARNING: [VRFC 10-3380] identifier 'timer' is used before its declaration [/home/misukee/repositories/MIPS_CPU/wyy/lab3/ucas_CDE_v0.3_20180730/mycpu/rtl/CONFREG/confreg.v:225]
WARNING: [VRFC 10-3380] identifier 'timer' is used before its declaration [/home/misukee/repositories/MIPS_CPU/wyy/lab3/ucas_CDE_v0.3_20180730/mycpu/rtl/CONFREG/confreg.v:229]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/misukee/repositories/MIPS_CPU/wyy/lab3/ucas_CDE_v0.3_20180730/mycpu/run_vivado/mycpu_prj1/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/misukee/repositories/MIPS_CPU/wyy/lab3/ucas_CDE_v0.3_20180730/mycpu/run_vivado/mycpu_prj1/exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/misukee/repositories/MIPS_CPU/wyy/lab3/ucas_CDE_v0.3_20180730/mycpu/run_vivado/mycpu_prj1/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [/home/misukee/repositories/MIPS_CPU/wyy/lab3/ucas_CDE_v0.3_20180730/mycpu/run_vivado/mycpu_prj1/fetch.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/misukee/repositories/MIPS_CPU/wyy/lab3/ucas_CDE_v0.3_20180730/mycpu/run_vivado/mycpu_prj1/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/misukee/repositories/MIPS_CPU/wyy/lab3/ucas_CDE_v0.3_20180730/mycpu/run_vivado/mycpu_prj1/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
WARNING: [VRFC 10-3380] identifier 'multiplier' is used before its declaration [/home/misukee/repositories/MIPS_CPU/wyy/lab3/ucas_CDE_v0.3_20180730/mycpu/run_vivado/mycpu_prj1/multiply.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/misukee/repositories/MIPS_CPU/wyy/lab3/ucas_CDE_v0.3_20180730/mycpu/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/new/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol WB_wdest, assumed default net type wire [/home/misukee/repositories/MIPS_CPU/wyy/lab3/ucas_CDE_v0.3_20180730/mycpu/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/new/mycpu_top.v:269]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/misukee/repositories/MIPS_CPU/wyy/lab3/ucas_CDE_v0.3_20180730/mycpu/run_vivado/mycpu_prj1/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/misukee/repositories/MIPS_CPU/wyy/lab3/ucas_CDE_v0.3_20180730/mycpu/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/misukee/repositories/MIPS_CPU/wyy/lab3/ucas_CDE_v0.3_20180730/mycpu/run_vivado/mycpu_prj1/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/misukee/repositories/MIPS_CPU/wyy/lab3/ucas_CDE_v0.3_20180730/mycpu/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
