// Seed: 848720535
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = -1;
  id_3 :
  assert property (@(posedge -1'b0) id_3)
  else $unsigned(84);
  ;
  module_2 modCall_1 ();
  parameter id_4 = -1;
  wire id_5;
  ;
  assign id_1 = 1'b0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    output supply0 id_2,
    input uwire id_3
);
  logic [-1 : ""] id_5;
  ;
  nor primCall (id_2, id_5, id_1);
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
module module_2;
  wire id_1;
endmodule
