{
	"author": ["Noel Menezes", "Satyamurthy Pullela", "Lawrence T. Pileggi"],
	"booktitle": "DAC",
	"dblpkey": "conf/dac/MenezesPP95",
	"doi": "10.1145/217474.217612",
	"ee": "http://doi.acm.org/10.1145/217474.217612",
	"pages": "690-695",
	"publisher": "ACM Press",
	"tag": ["optimisation"],
	"title": "Simultaneous Gate and Interconnect Sizing for Circuit-Level Delay Optimization",
	"type": "inproceedings",
	"year": 1995
}