Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Oct 16 18:50:08 2018
| Host         : comparchVM running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file spiMemory_control_sets_placed.rpt
| Design       : spiMemory
| Device       : xc7z010
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            1 |
|     10 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            1 |
| Yes          | No                    | No                     |              16 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------+-------------------------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal         |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------+-------------------------------+-------------------------------------+------------------+----------------+
|  spi_fsm/state |                               |                                     |                1 |              2 |
|  clk_IBUF_BUFG |                               | sclk_conditioner/counter[1]_i_1_n_0 |                1 |              8 |
|  clk_IBUF_BUFG | spi_fsm/state                 | cs_conditioner/cs_conditioned       |                1 |             10 |
|  clk_IBUF_BUFG | sclk_conditioner/sclk_posedge |                                     |                2 |             16 |
|  clk_IBUF_BUFG |                               |                                     |                6 |             32 |
+----------------+-------------------------------+-------------------------------------+------------------+----------------+


