$date
	Thu Nov  1 16:36:11 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module StoplightTATest $end
$var wire 3 ! lw [2:0] $end
$var wire 3 " lp [2:0] $end
$var reg 1 # car $end
$var reg 1 $ clk $end
$var reg 5 % errors [4:0] $end
$var reg 1 & rst $end
$scope module light $end
$var wire 1 # car_present $end
$var wire 1 $ clk $end
$var wire 1 & rst $end
$var reg 3 ' light_pros [2:0] $end
$var reg 3 ( light_wash [2:0] $end
$var reg 4 ) next_state [3:0] $end
$var reg 4 * state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bx )
bx (
bx '
0&
b0 %
1$
0#
bx "
bx !
$end
#10
1&
#25
0$
#50
b10 )
b100 !
b100 (
b1 "
b1 '
b1 *
1$
#60
0&
#75
0$
#100
b11 )
b100 !
b100 (
b1 "
b1 '
b10 *
1$
#125
0$
#150
b100 !
b100 (
b1 "
b1 '
b11 *
1$
#175
0$
#200
1$
#225
0$
#250
1$
#275
0$
#300
1$
#310
b100 )
1#
#325
0$
#350
b101 )
b10 !
b10 (
b1 "
b1 '
b100 *
1$
#375
0$
#400
b110 )
b1 !
b1 (
b100 "
b100 '
b101 *
1$
#425
0$
#450
b111 )
b1 !
b1 (
b100 "
b100 '
b110 *
1$
#475
0$
#500
b1000 )
b1 !
b1 (
b100 "
b100 '
b111 *
1$
#525
0$
#550
b1001 )
b1 !
b1 (
b100 "
b100 '
b1000 *
1$
#575
0$
#600
b0 )
b1 !
b1 (
b10 "
b10 '
b1001 *
1$
#625
0$
#650
b1 )
b100 !
b100 (
b1 "
b1 '
b0 *
1$
#675
0$
#700
b10 )
b100 !
b100 (
b1 "
b1 '
b1 *
1$
#725
0$
#750
b11 )
b100 !
b100 (
b1 "
b1 '
b10 *
1$
#775
0$
#800
b100 )
b100 !
b100 (
b1 "
b1 '
b11 *
1$
#825
0$
#850
b101 )
b10 !
b10 (
b1 "
b1 '
b100 *
1$
#860
