SCUBA, Version Diamond_1.1_Production (517)
Wed Feb 02 14:52:04 2011
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2010 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : C:\LatticeDiamond\diamond\1.1\ispfpga\bin\nt\scuba.exe -w -n AERfifo -lang vhdl -synth synplify -bus_exp 7 -bb -arch mj5g00 -type ebfifo -depth 1024 -width 16 -rwidth 8 -no_enable -pe 10 -pf 252 -e 
    Circuit name     : AERfifo
    Module type      : ebfifo
    Module Version   : 5.4
    Ports            : 
    Inputs       : Data[15:0], WrClock, RdClock, WrEn, RdEn, Reset, RPReset
    Outputs      : Q[7:0], Empty, Full, AlmostEmpty, AlmostFull
    I/O buffer       : not inserted
    EDIF output      : suppressed
    VHDL output      : AERfifo.vhd
    VHDL template    : AERfifo_tmpl.vhd
    VHDL testbench   : tb_AERfifo_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : AERfifo.srp
    Estimated Resource Usage:
            EBR : 2
  
END   SCUBA Module Synthesis

