## Comprehensive List of Digital Design Topics

**I. Foundations & Methodology**

1.  **Specification & Requirements Capture.**
2.  **Design Flow:** concept → RTL → synthesis → place & route → timing closure → verification → tape-out.
3.  **HDLs:** Verilog, SystemVerilog, VHDL, Chisel, Bluespec.

**II. RTL Design**

4.  **Combinational & Sequential Logic Modeling.**
5.  **Clocking Strategies, clock gating, multi-clock domains, CDC.
6.  **Reset schemes, synchronous vs asynchronous resets.

**III. Synthesis & Optimization**

7.  **Technology mapping, area vs speed trade-offs.
8.  **Multibit optimizations, retiming, resource sharing.

**IV. Timing Analysis**

9.  **Static Timing Analysis (STA):** setup/hold, path types, constraints (SDC).
10. **Clock tree synthesis (CTS), skew, jitter.
11. **Signal Integrity:** crosstalk, IR-drop, EM.

**V. Verification**

12. **Testbenches, assertions (SVA), UVM methodology.
13. **Functional Coverage, code coverage (line, toggle), formal verification.
14. **Emulation & FPGA prototyping.

**VI. Low-Power Design**

15. **Power gating, multi-Vdd, DVFS, UPF/CPF.

**VII. Physical Design Interface**

16. **Floorplanning, P&R constraints, DFM.

**VIII. Tools & Standards**

17. **EDA Suites:** Synopsys Design Compiler, Cadence Genus/Innovus, Mentor Questa.
18. **File Formats:** Liberty, LEF/DEF, GDSII, SDC.

**IX. Resources:** Weste & Harris "CMOS VLSI Design", Sutherland "Verilog HDL", IEEE conferences.
