TimeQuest Timing Analyzer report for music
Fri Jun 02 17:01:45 2017
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'inst13|altpll_component|auto_generated|pll1|clk[0]'
 12. Slow 1200mV 85C Model Setup: 'SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'
 13. Slow 1200mV 85C Model Hold: 'inst13|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'inst13|altpll_component|auto_generated|pll1|clk[0]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Propagation Delay
 23. Minimum Propagation Delay
 24. Slow 1200mV 85C Model Metastability Report
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'inst13|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Setup: 'SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'
 33. Slow 1200mV 0C Model Hold: 'inst13|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Hold: 'SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'
 35. Slow 1200mV 0C Model Minimum Pulse Width: 'SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'inst13|altpll_component|auto_generated|pll1|clk[0]'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Propagation Delay
 43. Minimum Propagation Delay
 44. Slow 1200mV 0C Model Metastability Report
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'inst13|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Setup: 'SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'
 52. Fast 1200mV 0C Model Hold: 'SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'
 53. Fast 1200mV 0C Model Hold: 'inst13|altpll_component|auto_generated|pll1|clk[0]'
 54. Fast 1200mV 0C Model Minimum Pulse Width: 'SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'
 55. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
 56. Fast 1200mV 0C Model Minimum Pulse Width: 'inst13|altpll_component|auto_generated|pll1|clk[0]'
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Propagation Delay
 62. Minimum Propagation Delay
 63. Fast 1200mV 0C Model Metastability Report
 64. Multicorner Timing Analysis Summary
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Progagation Delay
 70. Minimum Progagation Delay
 71. Board Trace Model Assignments
 72. Input Transition Times
 73. Slow Corner Signal Integrity Metrics
 74. Fast Corner Signal Integrity Metrics
 75. Setup Transfers
 76. Hold Transfers
 77. Report TCCS
 78. Report RSKM
 79. Unconstrained Paths
 80. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                   ;
+--------------------+----------------------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition ;
; Revision Name      ; music                                                          ;
; Device Family      ; Cyclone III                                                    ;
; Device Name        ; EP3C10E144C8                                                   ;
; Timing Models      ; Final                                                          ;
; Delay Model        ; Combined                                                       ;
; Rise/Fall Delays   ; Enabled                                                        ;
+--------------------+----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                          ; Type      ; Period   ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                               ; Targets                                                                                                 ;
+-----------------------------------------------------------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+---------------------------------------------------------------------------------------------------------+
; CLK                                                                                                 ; Base      ; 50.000   ; 20.0 MHz   ; 0.000 ; 25.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { CLK }                                                                                                 ;
; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; Generated ; 1000.000 ; 1.0 MHz    ; 0.000 ; 500.000 ; 50.00      ; 20        ; 1           ;       ;        ;           ;            ; false    ; CLK    ; inst13|altpll_component|auto_generated|pll1|inclk[0] ; { inst13|altpll_component|auto_generated|pll1|clk[0] }                                                  ;
; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] } ;
+-----------------------------------------------------------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                  ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                          ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------+
; 121.12 MHz ; 121.12 MHz      ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ;                                                ;
; 730.99 MHz ; 402.09 MHz      ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                          ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; -1.632 ; -14.603       ;
; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; -0.368 ; -0.368        ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                           ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; -0.033 ; -0.033        ;
; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 0.015  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                             ;
+-----------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+---------+---------------+
; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; -1.487  ; -1.487        ;
; CLK                                                                                                 ; 24.929  ; 0.000         ;
; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; 499.720 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst13|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                     ; To Node                                                                                              ; Launch Clock                                                                                        ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.632  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.090      ; 2.434      ;
; -1.619  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|inst1                                                                                     ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.073      ; 2.404      ;
; -1.486  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.090      ; 2.288      ;
; -1.456  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.090      ; 2.258      ;
; -1.340  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.090      ; 2.142      ;
; -1.310  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.090      ; 2.112      ;
; -1.267  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|inst1                                                                                     ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.073      ; 2.552      ;
; -1.194  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.090      ; 1.996      ;
; -1.164  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.090      ; 1.966      ;
; -1.104  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.090      ; 2.406      ;
; -1.074  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.090      ; 2.376      ;
; -1.048  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.090      ; 1.850      ;
; -1.018  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.090      ; 1.820      ;
; -0.958  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.090      ; 2.260      ;
; -0.928  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.090      ; 2.230      ;
; -0.872  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.090      ; 1.674      ;
; -0.812  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.090      ; 2.114      ;
; -0.782  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.090      ; 2.084      ;
; -0.666  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.090      ; 1.968      ;
; -0.636  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.090      ; 1.938      ;
; -0.520  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.090      ; 1.822      ;
; -0.490  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.090      ; 1.792      ;
; -0.464  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.090      ; 1.266      ;
; 0.137   ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.090      ; 1.165      ;
; 497.407 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]           ; SPK0:inst2|inst1                                                                                     ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.099     ; 2.495      ;
; 497.495 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]           ; SPK0:inst2|inst1                                                                                     ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.099     ; 2.407      ;
; 497.555 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]           ; SPK0:inst2|inst1                                                                                     ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.099     ; 2.347      ;
; 497.637 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]           ; SPK0:inst2|inst1                                                                                     ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.099     ; 2.265      ;
; 497.698 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]           ; SPK0:inst2|inst1                                                                                     ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.099     ; 2.204      ;
; 497.783 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]           ; SPK0:inst2|inst1                                                                                     ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.099     ; 2.119      ;
; 497.844 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]           ; SPK0:inst2|inst1                                                                                     ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.099     ; 2.058      ;
; 497.934 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]           ; SPK0:inst2|inst1                                                                                     ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.099     ; 1.968      ;
; 497.991 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]           ; SPK0:inst2|inst1                                                                                     ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.099     ; 1.911      ;
; 498.080 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]          ; SPK0:inst2|inst1                                                                                     ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.099     ; 1.822      ;
; 498.483 ; SPK0:inst2|inst1                                                                                              ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 1.455      ;
; 498.483 ; SPK0:inst2|inst1                                                                                              ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 1.455      ;
; 498.483 ; SPK0:inst2|inst1                                                                                              ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 1.455      ;
; 498.483 ; SPK0:inst2|inst1                                                                                              ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 1.455      ;
; 498.483 ; SPK0:inst2|inst1                                                                                              ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 1.455      ;
; 498.483 ; SPK0:inst2|inst1                                                                                              ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 1.455      ;
; 498.483 ; SPK0:inst2|inst1                                                                                              ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 1.455      ;
; 498.483 ; SPK0:inst2|inst1                                                                                              ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 1.455      ;
; 498.483 ; SPK0:inst2|inst1                                                                                              ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 1.455      ;
; 498.483 ; SPK0:inst2|inst1                                                                                              ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 1.455      ;
; 498.483 ; SPK0:inst2|inst1                                                                                              ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 1.455      ;
; 991.744 ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.454     ; 7.803      ;
; 991.763 ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.454     ; 7.784      ;
; 991.768 ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.454     ; 7.779      ;
; 991.805 ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.454     ; 7.742      ;
; 991.810 ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.454     ; 7.737      ;
; 991.820 ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.454     ; 7.727      ;
; 991.839 ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.454     ; 7.708      ;
; 992.017 ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.454     ; 7.530      ;
; 992.044 ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.454     ; 7.503      ;
; 992.219 ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.454     ; 7.328      ;
; 992.270 ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.454     ; 7.277      ;
; 997.394 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.525      ;
; 997.540 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.379      ;
; 997.542 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.377      ;
; 997.570 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.349      ;
; 997.629 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.290      ;
; 997.634 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 2.287      ;
; 997.658 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.261      ;
; 997.663 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 2.258      ;
; 997.685 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.234      ;
; 997.686 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.233      ;
; 997.688 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.231      ;
; 997.693 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 2.228      ;
; 997.716 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.203      ;
; 997.718 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.201      ;
; 997.750 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 2.171      ;
; 997.775 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 2.146      ;
; 997.775 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.144      ;
; 997.780 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 2.141      ;
; 997.783 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.136      ;
; 997.800 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.119      ;
; 997.804 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.115      ;
; 997.806 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 2.115      ;
; 997.809 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 2.112      ;
; 997.831 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.088      ;
; 997.831 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.088      ;
; 997.832 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.087      ;
; 997.834 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.085      ;
; 997.836 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 2.085      ;
; 997.839 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 2.082      ;
; 997.861 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.058      ;
; 997.862 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.057      ;
; 997.864 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 2.055      ;
; 997.896 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 2.025      ;
; 997.904 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 2.017      ;
; 997.921 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 2.000      ;
; 997.921 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 2.000      ;
; 997.921 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 1.998      ;
; 997.926 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 1.995      ;
; 997.929 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 1.990      ;
; 997.929 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 1.990      ;
; 997.946 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 1.973      ;
; 997.946 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 1.973      ;
; 997.950 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.082     ; 1.969      ;
; 997.951 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 1.970      ;
+---------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'                                                                                                                                                ;
+--------+-----------+---------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                                                                                        ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.368 ; inst9     ; inst9   ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.531     ; 0.858      ;
+--------+-----------+---------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst13|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                                             ; Launch Clock                                                                                        ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.033 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.517      ; 1.047      ;
; 0.311  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.517      ; 1.391      ;
; 0.320  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.517      ; 1.400      ;
; 0.451  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.517      ; 1.531      ;
; 0.460  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.517      ; 1.540      ;
; 0.537  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.517      ; 1.117      ;
; 0.591  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.517      ; 1.671      ;
; 0.600  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.517      ; 1.680      ;
; 0.665  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]  ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_address_reg0 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.414      ;
; 0.672  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]  ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_address_reg0 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.421      ;
; 0.695  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]  ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_address_reg0 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.444      ;
; 0.702  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]  ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_address_reg0 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.451      ;
; 0.715  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.029      ;
; 0.715  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.029      ;
; 0.716  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]                ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.030      ;
; 0.716  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.030      ;
; 0.716  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.030      ;
; 0.716  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.030      ;
; 0.716  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.030      ;
; 0.717  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.031      ;
; 0.719  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.033      ;
; 0.719  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.033      ;
; 0.731  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.517      ; 1.811      ;
; 0.738  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]  ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_address_reg0 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.487      ;
; 0.740  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.517      ; 1.820      ;
; 0.742  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.744  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]  ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_address_reg0 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.493      ;
; 0.744  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.744  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.745  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.745  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.746  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.747  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.761  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.073      ;
; 0.846  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.517      ; 1.426      ;
; 0.871  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.517      ; 1.951      ;
; 0.880  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]                ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.517      ; 1.960      ;
; 0.890  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]  ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_address_reg0 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.639      ;
; 0.977  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.517      ; 1.557      ;
; 0.986  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.517      ; 1.566      ;
; 1.022  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]  ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_address_reg0 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.771      ;
; 1.041  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|inst1                                                                                                    ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 2.102      ;
; 1.069  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]                ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.383      ;
; 1.070  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.384      ;
; 1.070  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.384      ;
; 1.070  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.384      ;
; 1.071  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.385      ;
; 1.077  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.391      ;
; 1.077  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.391      ;
; 1.080  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.394      ;
; 1.080  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.394      ;
; 1.086  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]                ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.400      ;
; 1.086  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.400      ;
; 1.089  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.403      ;
; 1.089  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.403      ;
; 1.097  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.098  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.099  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.411      ;
; 1.105  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.417      ;
; 1.105  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.417      ;
; 1.107  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.108  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.420      ;
; 1.114  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.426      ;
; 1.116  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.428      ;
; 1.117  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.429      ;
; 1.117  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.517      ; 1.697      ;
; 1.126  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.517      ; 1.706      ;
; 1.201  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.515      ;
; 1.201  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.515      ;
; 1.201  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.515      ;
; 1.202  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.516      ;
; 1.210  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]                ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.524      ;
; 1.210  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.524      ;
; 1.210  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.524      ;
; 1.211  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.525      ;
; 1.217  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.531      ;
; 1.220  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.534      ;
; 1.220  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.534      ;
; 1.226  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.540      ;
; 1.228  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.540      ;
; 1.229  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.541      ;
; 1.229  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]                ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.543      ;
; 1.229  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.543      ;
; 1.230  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.542      ;
; 1.237  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.549      ;
; 1.239  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.551      ;
; 1.245  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.557      ;
; 1.247  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.559      ;
; 1.248  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.560      ;
; 1.254  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.566      ;
; 1.257  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.569      ;
; 1.257  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.517      ; 1.837      ;
; 1.266  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.517      ; 1.846      ;
; 1.341  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.655      ;
; 1.341  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.655      ;
; 1.342  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.656      ;
; 1.350  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.664      ;
; 1.350  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.664      ;
; 1.351  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]                ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.665      ;
; 1.357  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.671      ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'                                                                                                                                                ;
+-------+-----------+---------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                                        ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.015 ; inst9     ; inst9   ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.531      ; 0.758      ;
+-------+-----------+---------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'                                                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                               ; Clock Edge ; Target                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst9                                                                         ;
; 0.034  ; 0.254        ; 0.220          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst9                                                                         ;
; 0.303  ; 0.303        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst9|clk                                                                     ;
; 0.336  ; 0.336        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita10~0|combout ;
; 0.346  ; 0.534        ; 0.188          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst9                                                                         ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita0|cout       ;
; 0.404  ; 0.404        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita10|cin       ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita10|cout      ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita10~0|cin     ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita1|cin        ;
; 0.404  ; 0.404        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita1|cout       ;
; 0.404  ; 0.404        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita2|cin        ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita2|cout       ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita3|cin        ;
; 0.404  ; 0.404        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita3|cout       ;
; 0.404  ; 0.404        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita4|cin        ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita4|cout       ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita5|cin        ;
; 0.404  ; 0.404        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita5|cout       ;
; 0.404  ; 0.404        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita6|cin        ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita6|cout       ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita7|cin        ;
; 0.404  ; 0.404        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita7|cout       ;
; 0.404  ; 0.404        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita8|cin        ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita8|cout       ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita9|cin        ;
; 0.404  ; 0.404        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita9|cout       ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita0|dataa      ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita0|cout       ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita10|cin       ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita10|cout      ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita10~0|cin     ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita10~0|combout ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita1|cin        ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita1|cout       ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita2|cin        ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita2|cout       ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita3|cin        ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita3|cout       ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita4|cin        ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita4|cout       ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita5|cin        ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita5|cout       ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita6|cin        ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita6|cout       ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita7|cin        ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita7|cout       ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita8|cin        ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita8|cout       ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita9|cin        ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita9|cout       ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst9|clk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|q          ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita0|dataa      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; 24.929 ; 24.929       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0]           ;
; 24.929 ; 24.929       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst13|altpll_component|auto_generated|pll1|observablevcoout ;
; 24.949 ; 24.949       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                                  ;
; 24.972 ; 24.972       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst13|altpll_component|auto_generated|pll1|inclk[0]         ;
; 25.000 ; 25.000       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                                  ;
; 25.000 ; 25.000       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                                  ;
; 25.027 ; 25.027       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst13|altpll_component|auto_generated|pll1|inclk[0]         ;
; 25.051 ; 25.051       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                                  ;
; 25.071 ; 25.071       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0]           ;
; 25.071 ; 25.071       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst13|altpll_component|auto_generated|pll1|observablevcoout ;
; 46.000 ; 50.000       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                          ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst13|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                                                              ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]                 ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]                ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]                 ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]                 ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]                 ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]                 ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]                 ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]                 ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]                 ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]                 ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]                 ;
; 499.723 ; 499.943      ; 0.220          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]                 ;
; 499.723 ; 499.943      ; 0.220          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]                 ;
; 499.723 ; 499.943      ; 0.220          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]                 ;
; 499.723 ; 499.943      ; 0.220          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]                 ;
; 499.723 ; 499.943      ; 0.220          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]                 ;
; 499.723 ; 499.943      ; 0.220          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]                 ;
; 499.723 ; 499.943      ; 0.220          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]                 ;
; 499.723 ; 499.943      ; 0.220          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]                 ;
; 499.727 ; 499.962      ; 0.235          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 499.727 ; 499.962      ; 0.235          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg       ;
; 499.729 ; 499.964      ; 0.235          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 499.780 ; 499.968      ; 0.188          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SPK0:inst2|inst1                                                                                                    ;
; 499.783 ; 500.018      ; 0.235          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 499.786 ; 500.021      ; 0.235          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 499.786 ; 500.021      ; 0.235          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg       ;
; 499.810 ; 500.030      ; 0.220          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SPK0:inst2|inst1                                                                                                    ;
; 499.867 ; 500.055      ; 0.188          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]                 ;
; 499.867 ; 500.055      ; 0.188          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]                 ;
; 499.867 ; 500.055      ; 0.188          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]                 ;
; 499.867 ; 500.055      ; 0.188          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]                 ;
; 499.867 ; 500.055      ; 0.188          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]                 ;
; 499.867 ; 500.055      ; 0.188          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]                 ;
; 499.867 ; 500.055      ; 0.188          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]                 ;
; 499.867 ; 500.055      ; 0.188          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]                 ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]                 ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]                ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]                 ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]                 ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]                 ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]                 ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]                 ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]                 ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]                 ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]                 ;
; 499.869 ; 500.057      ; 0.188          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]                 ;
; 499.967 ; 499.967      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst13|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                            ;
; 499.967 ; 499.967      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst13|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                              ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst1|clk                                                                                                     ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                              ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[10]|clk                                             ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                              ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                              ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                              ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                              ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                              ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                                              ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                                              ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[8]|clk                                              ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[9]|clk                                              ;
; 499.992 ; 499.992      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                             ;
; 499.992 ; 499.992      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                             ;
; 499.992 ; 499.992      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                             ;
; 499.992 ; 499.992      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                             ;
; 499.992 ; 499.992      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                             ;
; 499.992 ; 499.992      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                             ;
; 499.992 ; 499.992      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                                             ;
; 499.992 ; 499.992      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                                             ;
; 499.992 ; 499.992      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst8|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
; 500.007 ; 500.007      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                             ;
; 500.007 ; 500.007      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                             ;
; 500.007 ; 500.007      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                             ;
; 500.007 ; 500.007      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                             ;
; 500.007 ; 500.007      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                             ;
; 500.007 ; 500.007      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                             ;
; 500.007 ; 500.007      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                                             ;
; 500.007 ; 500.007      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                                             ;
; 500.007 ; 500.007      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst8|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst1|clk                                                                                                     ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                              ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[10]|clk                                             ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                              ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                              ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                              ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                              ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                              ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                                              ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                                              ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[8]|clk                                              ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[9]|clk                                              ;
; 500.031 ; 500.031      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst13|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                            ;
; 500.031 ; 500.031      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst13|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                              ;
; 995.799 ; 1000.000     ; 4.201          ; Min Period       ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 995.799 ; 1000.000     ; 4.201          ; Min Period       ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 995.799 ; 1000.000     ; 4.201          ; Min Period       ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]                 ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]                 ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]                 ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]                 ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]                 ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; CLK_en    ; CLK        ; 2.970 ; 3.153 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
; CLR0      ; CLK        ; 2.679 ; 2.824 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
; DIN[*]    ; CLK        ; 7.239 ; 7.270 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[0]   ; CLK        ; 6.937 ; 6.960 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[1]   ; CLK        ; 7.239 ; 7.270 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[2]   ; CLK        ; 6.426 ; 6.680 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[3]   ; CLK        ; 7.212 ; 7.262 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[4]   ; CLK        ; 6.444 ; 6.649 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[5]   ; CLK        ; 7.089 ; 7.097 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[6]   ; CLK        ; 6.664 ; 6.879 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[7]   ; CLK        ; 6.691 ; 6.892 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
; wren      ; CLK        ; 1.721 ; 1.930 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+-----------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-----------+------------+--------+--------+------------+----------------------------------------------------+
; CLK_en    ; CLK        ; -1.933 ; -2.123 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
; CLR0      ; CLK        ; -1.893 ; -2.099 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
; DIN[*]    ; CLK        ; -4.565 ; -4.741 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[0]   ; CLK        ; -5.436 ; -5.520 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[1]   ; CLK        ; -4.681 ; -4.793 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[2]   ; CLK        ; -4.565 ; -4.741 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[3]   ; CLK        ; -4.895 ; -5.037 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[4]   ; CLK        ; -4.959 ; -5.133 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[5]   ; CLK        ; -5.372 ; -5.573 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[6]   ; CLK        ; -5.517 ; -5.762 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[7]   ; CLK        ; -5.239 ; -5.602 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
; wren      ; CLK        ; -1.035 ; -1.239 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                              ;
+-----------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                     ;
+-----------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; SPK       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 9.174 ; 9.012 ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ;
+-----------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                      ;
+-----------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                     ;
+-----------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; SPK       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 8.550 ; 8.394 ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ;
+-----------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; DIN[0]     ; H           ; 10.325 ;        ;        ; 10.181 ;
; DIN[0]     ; LED[0]      ; 15.731 ; 15.445 ; 15.725 ; 15.633 ;
; DIN[0]     ; LED[1]      ; 15.382 ; 15.060 ; 15.516 ; 15.245 ;
; DIN[0]     ; LED[2]      ; 16.036 ; 16.258 ; 16.224 ; 16.254 ;
; DIN[0]     ; LED[3]      ; 15.004 ; 15.240 ; 15.085 ; 15.428 ;
; DIN[0]     ; LED[4]      ; 14.891 ; 15.046 ; 14.919 ; 15.234 ;
; DIN[0]     ; LED[5]      ; 15.120 ; 15.332 ; 15.308 ; 15.337 ;
; DIN[0]     ; LED[6]      ; 14.624 ; 14.887 ; 14.756 ; 15.018 ;
; DIN[0]     ; LIUSHUI[0]  ; 14.109 ; 14.114 ; 14.253 ; 14.228 ;
; DIN[0]     ; LIUSHUI[1]  ; 15.441 ; 15.606 ; 15.612 ; 15.745 ;
; DIN[0]     ; LIUSHUI[2]  ; 14.654 ; 14.409 ; 14.842 ; 14.485 ;
; DIN[0]     ; LIUSHUI[3]  ; 14.466 ; 14.315 ; 14.654 ; 14.360 ;
; DIN[0]     ; LIUSHUI[4]  ; 14.657 ; 14.326 ; 14.623 ; 14.514 ;
; DIN[0]     ; LIUSHUI[5]  ; 14.735 ; 14.422 ; 14.731 ; 14.610 ;
; DIN[0]     ; LIUSHUI[6]  ; 14.650 ; 14.261 ; 14.772 ; 14.418 ;
; DIN[1]     ; H           ; 10.627 ;        ;        ; 10.491 ;
; DIN[1]     ; LED[0]      ; 16.033 ; 15.711 ; 15.941 ; 15.754 ;
; DIN[1]     ; LED[1]      ; 15.684 ; 15.362 ; 15.637 ; 15.366 ;
; DIN[1]     ; LED[2]      ; 16.266 ; 16.560 ; 16.345 ; 16.468 ;
; DIN[1]     ; LED[3]      ; 15.306 ; 15.491 ; 15.214 ; 15.549 ;
; DIN[1]     ; LED[4]      ; 15.193 ; 15.247 ; 15.101 ; 15.355 ;
; DIN[1]     ; LED[5]      ; 15.350 ; 15.634 ; 15.429 ; 15.542 ;
; DIN[1]     ; LED[6]      ; 14.926 ; 15.189 ; 14.877 ; 15.139 ;
; DIN[1]     ; LIUSHUI[0]  ; 14.411 ; 14.416 ; 14.387 ; 14.349 ;
; DIN[1]     ; LIUSHUI[1]  ; 15.743 ; 15.908 ; 15.746 ; 15.866 ;
; DIN[1]     ; LIUSHUI[2]  ; 14.815 ; 14.711 ; 14.963 ; 14.619 ;
; DIN[1]     ; LIUSHUI[3]  ; 14.630 ; 14.617 ; 14.775 ; 14.525 ;
; DIN[1]     ; LIUSHUI[4]  ; 14.959 ; 14.590 ; 14.867 ; 14.635 ;
; DIN[1]     ; LIUSHUI[5]  ; 15.037 ; 14.652 ; 14.945 ; 14.731 ;
; DIN[1]     ; LIUSHUI[6]  ; 14.952 ; 14.563 ; 14.893 ; 14.552 ;
; DIN[2]     ; H           ; 9.814  ;        ;        ; 9.745  ;
; DIN[2]     ; LED[0]      ; 15.438 ; 15.251 ; 15.703 ; 15.516 ;
; DIN[2]     ; LED[1]      ; 15.134 ; 14.863 ; 15.399 ; 15.128 ;
; DIN[2]     ; LED[2]      ; 15.842 ; 15.965 ; 16.107 ; 16.230 ;
; DIN[2]     ; LED[3]      ; 14.711 ; 15.046 ; 14.976 ; 15.311 ;
; DIN[2]     ; LED[4]      ; 14.598 ; 14.852 ; 14.863 ; 15.117 ;
; DIN[2]     ; LED[5]      ; 14.926 ; 15.039 ; 15.191 ; 15.304 ;
; DIN[2]     ; LED[6]      ; 14.374 ; 14.636 ; 14.639 ; 14.901 ;
; DIN[2]     ; LIUSHUI[0]  ; 13.884 ; 13.846 ; 14.149 ; 14.111 ;
; DIN[2]     ; LIUSHUI[1]  ; 15.243 ; 15.363 ; 15.508 ; 15.628 ;
; DIN[2]     ; LIUSHUI[2]  ; 14.460 ; 14.116 ; 14.725 ; 14.381 ;
; DIN[2]     ; LIUSHUI[3]  ; 14.272 ; 14.022 ; 14.537 ; 14.287 ;
; DIN[2]     ; LIUSHUI[4]  ; 14.364 ; 14.132 ; 14.629 ; 14.397 ;
; DIN[2]     ; LIUSHUI[5]  ; 14.442 ; 14.228 ; 14.707 ; 14.493 ;
; DIN[2]     ; LIUSHUI[6]  ; 14.390 ; 14.049 ; 14.655 ; 14.314 ;
; DIN[3]     ; H           ; 10.600 ;        ;        ; 10.483 ;
; DIN[3]     ; LED[0]      ; 16.006 ; 15.684 ; 15.838 ; 15.547 ;
; DIN[3]     ; LED[1]      ; 15.657 ; 15.335 ; 15.489 ; 15.239 ;
; DIN[3]     ; LED[2]      ; 16.239 ; 16.533 ; 16.143 ; 16.365 ;
; DIN[3]     ; LED[3]      ; 15.279 ; 15.464 ; 15.111 ; 15.296 ;
; DIN[3]     ; LED[4]      ; 15.166 ; 15.220 ; 14.998 ; 15.124 ;
; DIN[3]     ; LED[5]      ; 15.323 ; 15.607 ; 15.227 ; 15.439 ;
; DIN[3]     ; LED[6]      ; 14.899 ; 15.162 ; 14.741 ; 14.994 ;
; DIN[3]     ; LIUSHUI[0]  ; 14.384 ; 14.389 ; 14.288 ; 14.221 ;
; DIN[3]     ; LIUSHUI[1]  ; 15.716 ; 15.881 ; 15.620 ; 15.713 ;
; DIN[3]     ; LIUSHUI[2]  ; 14.788 ; 14.684 ; 14.691 ; 14.516 ;
; DIN[3]     ; LIUSHUI[3]  ; 14.603 ; 14.590 ; 14.507 ; 14.422 ;
; DIN[3]     ; LIUSHUI[4]  ; 14.932 ; 14.563 ; 14.764 ; 14.467 ;
; DIN[3]     ; LIUSHUI[5]  ; 15.010 ; 14.625 ; 14.842 ; 14.529 ;
; DIN[3]     ; LIUSHUI[6]  ; 14.925 ; 14.536 ; 14.757 ; 14.440 ;
; DIN[4]     ; H           ; 9.400  ;        ;        ; 9.328  ;
; DIN[4]     ; LED[0]      ; 15.319 ; 15.227 ; 15.374 ; 15.282 ;
; DIN[4]     ; LED[1]      ; 15.110 ; 14.839 ; 15.165 ; 14.894 ;
; DIN[4]     ; LED[2]      ; 15.818 ; 15.848 ; 15.873 ; 15.903 ;
; DIN[4]     ; LED[3]      ; 14.679 ; 15.022 ; 14.734 ; 15.077 ;
; DIN[4]     ; LED[4]      ; 14.513 ; 14.828 ; 14.568 ; 14.883 ;
; DIN[4]     ; LED[5]      ; 14.902 ; 14.931 ; 14.957 ; 14.986 ;
; DIN[4]     ; LED[6]      ; 14.350 ; 14.612 ; 14.405 ; 14.667 ;
; DIN[4]     ; LIUSHUI[0]  ; 13.847 ; 13.822 ; 13.902 ; 13.877 ;
; DIN[4]     ; LIUSHUI[1]  ; 15.206 ; 15.339 ; 15.261 ; 15.394 ;
; DIN[4]     ; LIUSHUI[2]  ; 14.436 ; 14.079 ; 14.491 ; 14.134 ;
; DIN[4]     ; LIUSHUI[3]  ; 14.248 ; 13.954 ; 14.303 ; 14.009 ;
; DIN[4]     ; LIUSHUI[4]  ; 14.217 ; 14.108 ; 14.272 ; 14.163 ;
; DIN[4]     ; LIUSHUI[5]  ; 14.325 ; 14.204 ; 14.380 ; 14.259 ;
; DIN[4]     ; LIUSHUI[6]  ; 14.366 ; 14.012 ; 14.421 ; 14.067 ;
; DIN[5]     ; H           ; 10.477 ;        ;        ; 10.318 ;
; DIN[5]     ; LED[0]      ; 15.883 ; 15.561 ; 15.760 ; 15.573 ;
; DIN[5]     ; LED[1]      ; 15.534 ; 15.212 ; 15.456 ; 15.185 ;
; DIN[5]     ; LED[2]      ; 16.116 ; 16.410 ; 16.164 ; 16.287 ;
; DIN[5]     ; LED[3]      ; 15.156 ; 15.341 ; 15.033 ; 15.368 ;
; DIN[5]     ; LED[4]      ; 15.043 ; 15.097 ; 14.920 ; 15.174 ;
; DIN[5]     ; LED[5]      ; 15.200 ; 15.484 ; 15.248 ; 15.361 ;
; DIN[5]     ; LED[6]      ; 14.776 ; 15.039 ; 14.696 ; 14.958 ;
; DIN[5]     ; LIUSHUI[0]  ; 14.261 ; 14.266 ; 14.206 ; 14.168 ;
; DIN[5]     ; LIUSHUI[1]  ; 15.593 ; 15.758 ; 15.565 ; 15.685 ;
; DIN[5]     ; LIUSHUI[2]  ; 14.665 ; 14.561 ; 14.782 ; 14.438 ;
; DIN[5]     ; LIUSHUI[3]  ; 14.480 ; 14.467 ; 14.594 ; 14.344 ;
; DIN[5]     ; LIUSHUI[4]  ; 14.809 ; 14.440 ; 14.686 ; 14.454 ;
; DIN[5]     ; LIUSHUI[5]  ; 14.887 ; 14.502 ; 14.764 ; 14.550 ;
; DIN[5]     ; LIUSHUI[6]  ; 14.802 ; 14.413 ; 14.712 ; 14.371 ;
; DIN[6]     ; LED[0]      ; 15.687 ; 15.500 ; 15.902 ; 15.715 ;
; DIN[6]     ; LED[1]      ; 15.383 ; 15.112 ; 15.598 ; 15.327 ;
; DIN[6]     ; LED[2]      ; 16.091 ; 16.214 ; 16.306 ; 16.429 ;
; DIN[6]     ; LED[3]      ; 14.960 ; 15.295 ; 15.175 ; 15.510 ;
; DIN[6]     ; LED[4]      ; 14.847 ; 15.101 ; 15.062 ; 15.316 ;
; DIN[6]     ; LED[5]      ; 15.175 ; 15.288 ; 15.390 ; 15.503 ;
; DIN[6]     ; LED[6]      ; 14.623 ; 14.885 ; 14.838 ; 15.100 ;
; DIN[6]     ; LIUSHUI[0]  ; 14.133 ; 14.095 ; 14.348 ; 14.310 ;
; DIN[6]     ; LIUSHUI[1]  ; 15.492 ; 15.612 ; 15.707 ; 15.827 ;
; DIN[6]     ; LIUSHUI[2]  ; 14.709 ; 14.365 ; 14.924 ; 14.580 ;
; DIN[6]     ; LIUSHUI[3]  ; 14.521 ; 14.271 ; 14.736 ; 14.486 ;
; DIN[6]     ; LIUSHUI[4]  ; 14.613 ; 14.381 ; 14.828 ; 14.596 ;
; DIN[6]     ; LIUSHUI[5]  ; 14.691 ; 14.477 ; 14.906 ; 14.692 ;
; DIN[6]     ; LIUSHUI[6]  ; 14.639 ; 14.298 ; 14.854 ; 14.513 ;
; DIN[7]     ; H           ;        ; 9.362  ; 9.894  ;        ;
; DIN[7]     ; LED[0]      ; 15.551 ; 15.459 ; 15.569 ; 15.401 ;
; DIN[7]     ; LED[1]      ; 15.342 ; 15.071 ; 15.284 ; 15.048 ;
; DIN[7]     ; LED[2]      ; 16.050 ; 16.080 ; 15.992 ; 16.098 ;
; DIN[7]     ; LED[3]      ; 14.911 ; 15.254 ; 14.891 ; 15.196 ;
; DIN[7]     ; LED[4]      ; 14.745 ; 15.060 ; 14.763 ; 15.002 ;
; DIN[7]     ; LED[5]      ; 15.134 ; 15.163 ; 15.076 ; 15.181 ;
; DIN[7]     ; LED[6]      ; 14.582 ; 14.844 ; 14.561 ; 14.786 ;
; DIN[7]     ; LIUSHUI[0]  ; 14.079 ; 14.054 ; 14.097 ; 13.996 ;
; DIN[7]     ; LIUSHUI[1]  ; 15.438 ; 15.571 ; 15.456 ; 15.513 ;
; DIN[7]     ; LIUSHUI[2]  ; 14.668 ; 14.311 ; 14.610 ; 14.329 ;
; DIN[7]     ; LIUSHUI[3]  ; 14.480 ; 14.186 ; 14.422 ; 14.204 ;
; DIN[7]     ; LIUSHUI[4]  ; 14.449 ; 14.340 ; 14.467 ; 14.282 ;
; DIN[7]     ; LIUSHUI[5]  ; 14.557 ; 14.436 ; 14.575 ; 14.378 ;
; DIN[7]     ; LIUSHUI[6]  ; 14.598 ; 14.244 ; 14.540 ; 14.262 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; DIN[0]     ; H           ; 9.968  ;        ;        ; 9.824  ;
; DIN[0]     ; LED[0]      ; 14.046 ; 13.797 ; 13.935 ; 13.686 ;
; DIN[0]     ; LED[1]      ; 13.680 ; 13.491 ; 13.569 ; 13.380 ;
; DIN[0]     ; LED[2]      ; 14.370 ; 14.555 ; 14.259 ; 14.436 ;
; DIN[0]     ; LED[3]      ; 13.332 ; 13.591 ; 13.221 ; 13.480 ;
; DIN[0]     ; LED[4]      ; 13.228 ; 13.422 ; 13.109 ; 13.311 ;
; DIN[0]     ; LED[5]      ; 13.502 ; 13.649 ; 13.383 ; 13.538 ;
; DIN[0]     ; LED[6]      ; 13.036 ; 13.239 ; 12.917 ; 13.128 ;
; DIN[0]     ; LIUSHUI[0]  ; 12.706 ; 12.542 ; 12.595 ; 12.423 ;
; DIN[0]     ; LIUSHUI[1]  ; 14.012 ; 13.956 ; 13.893 ; 13.845 ;
; DIN[0]     ; LIUSHUI[2]  ; 13.082 ; 12.858 ; 12.971 ; 12.739 ;
; DIN[0]     ; LIUSHUI[3]  ; 12.870 ; 12.667 ; 12.751 ; 12.556 ;
; DIN[0]     ; LIUSHUI[4]  ; 13.038 ; 12.834 ; 12.927 ; 12.715 ;
; DIN[0]     ; LIUSHUI[5]  ; 13.093 ; 12.820 ; 12.974 ; 12.709 ;
; DIN[0]     ; LIUSHUI[6]  ; 13.067 ; 12.825 ; 12.956 ; 12.706 ;
; DIN[1]     ; H           ; 10.259 ;        ;        ; 10.121 ;
; DIN[1]     ; LED[0]      ; 13.210 ; 12.961 ; 13.190 ; 12.933 ;
; DIN[1]     ; LED[1]      ; 12.844 ; 12.655 ; 12.832 ; 12.635 ;
; DIN[1]     ; LED[2]      ; 13.534 ; 14.094 ; 13.802 ; 13.680 ;
; DIN[1]     ; LED[3]      ; 12.496 ; 12.755 ; 12.470 ; 12.737 ;
; DIN[1]     ; LED[4]      ; 12.761 ; 12.586 ; 12.353 ; 12.816 ;
; DIN[1]     ; LED[5]      ; 12.923 ; 12.813 ; 12.627 ; 13.096 ;
; DIN[1]     ; LED[6]      ; 12.461 ; 12.403 ; 12.161 ; 12.560 ;
; DIN[1]     ; LIUSHUI[0]  ; 11.870 ; 12.056 ; 12.032 ; 11.667 ;
; DIN[1]     ; LIUSHUI[1]  ; 13.433 ; 13.120 ; 13.137 ; 13.480 ;
; DIN[1]     ; LIUSHUI[2]  ; 12.246 ; 12.329 ; 12.418 ; 11.983 ;
; DIN[1]     ; LIUSHUI[3]  ; 12.305 ; 11.831 ; 11.995 ; 12.165 ;
; DIN[1]     ; LIUSHUI[4]  ; 12.202 ; 12.274 ; 12.532 ; 11.959 ;
; DIN[1]     ; LIUSHUI[5]  ; 12.632 ; 11.984 ; 12.218 ; 12.252 ;
; DIN[1]     ; LIUSHUI[6]  ; 12.231 ; 12.249 ; 12.526 ; 11.950 ;
; DIN[2]     ; H           ; 9.498  ;        ;        ; 9.428  ;
; DIN[2]     ; LED[0]      ; 13.094 ; 12.845 ; 13.138 ; 12.881 ;
; DIN[2]     ; LED[1]      ; 12.728 ; 12.539 ; 12.780 ; 12.583 ;
; DIN[2]     ; LED[2]      ; 13.418 ; 13.920 ; 13.750 ; 13.628 ;
; DIN[2]     ; LED[3]      ; 12.380 ; 12.639 ; 12.418 ; 12.685 ;
; DIN[2]     ; LED[4]      ; 12.593 ; 12.470 ; 12.301 ; 12.764 ;
; DIN[2]     ; LED[5]      ; 12.807 ; 12.697 ; 12.575 ; 13.044 ;
; DIN[2]     ; LED[6]      ; 12.345 ; 12.287 ; 12.109 ; 12.508 ;
; DIN[2]     ; LIUSHUI[0]  ; 11.754 ; 11.907 ; 11.980 ; 11.615 ;
; DIN[2]     ; LIUSHUI[1]  ; 13.317 ; 13.004 ; 13.085 ; 13.428 ;
; DIN[2]     ; LIUSHUI[2]  ; 12.130 ; 12.213 ; 12.366 ; 11.931 ;
; DIN[2]     ; LIUSHUI[3]  ; 12.189 ; 11.715 ; 11.943 ; 12.113 ;
; DIN[2]     ; LIUSHUI[4]  ; 12.086 ; 12.158 ; 12.480 ; 11.907 ;
; DIN[2]     ; LIUSHUI[5]  ; 12.458 ; 11.868 ; 12.166 ; 12.200 ;
; DIN[2]     ; LIUSHUI[6]  ; 12.115 ; 12.133 ; 12.474 ; 11.898 ;
; DIN[3]     ; H           ; 10.253 ;        ;        ; 10.136 ;
; DIN[3]     ; LED[0]      ; 13.824 ; 13.575 ; 13.824 ; 13.567 ;
; DIN[3]     ; LED[1]      ; 13.458 ; 13.269 ; 13.466 ; 13.269 ;
; DIN[3]     ; LED[2]      ; 14.148 ; 14.559 ; 14.469 ; 14.314 ;
; DIN[3]     ; LED[3]      ; 13.110 ; 13.369 ; 13.104 ; 13.371 ;
; DIN[3]     ; LED[4]      ; 13.232 ; 13.200 ; 12.987 ; 13.515 ;
; DIN[3]     ; LED[5]      ; 13.506 ; 13.427 ; 13.261 ; 13.668 ;
; DIN[3]     ; LED[6]      ; 13.040 ; 13.017 ; 12.795 ; 13.251 ;
; DIN[3]     ; LIUSHUI[0]  ; 12.484 ; 12.546 ; 12.710 ; 12.301 ;
; DIN[3]     ; LIUSHUI[1]  ; 14.016 ; 13.734 ; 13.771 ; 14.076 ;
; DIN[3]     ; LIUSHUI[2]  ; 12.860 ; 12.862 ; 13.117 ; 12.617 ;
; DIN[3]     ; LIUSHUI[3]  ; 12.874 ; 12.445 ; 12.629 ; 12.803 ;
; DIN[3]     ; LIUSHUI[4]  ; 12.816 ; 12.838 ; 13.063 ; 12.593 ;
; DIN[3]     ; LIUSHUI[5]  ; 13.097 ; 12.598 ; 12.852 ; 12.919 ;
; DIN[3]     ; LIUSHUI[6]  ; 12.845 ; 12.829 ; 13.116 ; 12.584 ;
; DIN[4]     ; H           ; 9.143  ;        ;        ; 9.074  ;
; DIN[4]     ; LED[0]      ; 13.745 ; 13.496 ; 13.795 ; 13.546 ;
; DIN[4]     ; LED[1]      ; 13.379 ; 13.190 ; 13.429 ; 13.240 ;
; DIN[4]     ; LED[2]      ; 14.069 ; 14.246 ; 14.119 ; 14.345 ;
; DIN[4]     ; LED[3]      ; 13.031 ; 13.290 ; 13.081 ; 13.340 ;
; DIN[4]     ; LED[4]      ; 12.919 ; 13.121 ; 13.018 ; 13.171 ;
; DIN[4]     ; LED[5]      ; 13.193 ; 13.348 ; 13.292 ; 13.398 ;
; DIN[4]     ; LED[6]      ; 12.727 ; 12.938 ; 12.826 ; 12.988 ;
; DIN[4]     ; LIUSHUI[0]  ; 12.405 ; 12.233 ; 12.455 ; 12.332 ;
; DIN[4]     ; LIUSHUI[1]  ; 13.703 ; 13.655 ; 13.802 ; 13.705 ;
; DIN[4]     ; LIUSHUI[2]  ; 12.781 ; 12.549 ; 12.831 ; 12.648 ;
; DIN[4]     ; LIUSHUI[3]  ; 12.561 ; 12.366 ; 12.660 ; 12.416 ;
; DIN[4]     ; LIUSHUI[4]  ; 12.737 ; 12.525 ; 12.787 ; 12.624 ;
; DIN[4]     ; LIUSHUI[5]  ; 12.784 ; 12.519 ; 12.883 ; 12.569 ;
; DIN[4]     ; LIUSHUI[6]  ; 12.766 ; 12.516 ; 12.816 ; 12.615 ;
; DIN[5]     ; H           ; 10.136 ;        ;        ; 9.979  ;
; DIN[5]     ; LED[0]      ; 13.769 ; 13.512 ; 13.980 ; 13.723 ;
; DIN[5]     ; LED[1]      ; 13.411 ; 13.214 ; 13.622 ; 13.425 ;
; DIN[5]     ; LED[2]      ; 14.297 ; 14.259 ; 14.312 ; 14.470 ;
; DIN[5]     ; LED[3]      ; 13.049 ; 13.316 ; 13.260 ; 13.527 ;
; DIN[5]     ; LED[4]      ; 12.932 ; 13.349 ; 13.143 ; 13.364 ;
; DIN[5]     ; LED[5]      ; 13.206 ; 13.576 ; 13.417 ; 13.591 ;
; DIN[5]     ; LED[6]      ; 12.740 ; 13.139 ; 12.951 ; 13.181 ;
; DIN[5]     ; LIUSHUI[0]  ; 12.611 ; 12.246 ; 12.648 ; 12.457 ;
; DIN[5]     ; LIUSHUI[1]  ; 13.716 ; 13.883 ; 13.927 ; 13.898 ;
; DIN[5]     ; LIUSHUI[2]  ; 12.997 ; 12.562 ; 13.024 ; 12.773 ;
; DIN[5]     ; LIUSHUI[3]  ; 12.574 ; 12.594 ; 12.785 ; 12.609 ;
; DIN[5]     ; LIUSHUI[4]  ; 12.965 ; 12.538 ; 12.980 ; 12.749 ;
; DIN[5]     ; LIUSHUI[5]  ; 12.797 ; 12.747 ; 13.008 ; 12.762 ;
; DIN[5]     ; LIUSHUI[6]  ; 12.994 ; 12.529 ; 13.009 ; 12.740 ;
; DIN[6]     ; LED[0]      ; 13.932 ; 13.683 ; 14.177 ; 13.928 ;
; DIN[6]     ; LED[1]      ; 13.566 ; 13.377 ; 13.811 ; 13.622 ;
; DIN[6]     ; LED[2]      ; 14.256 ; 14.433 ; 14.501 ; 14.678 ;
; DIN[6]     ; LED[3]      ; 13.218 ; 13.477 ; 13.463 ; 13.722 ;
; DIN[6]     ; LED[4]      ; 13.106 ; 13.308 ; 13.351 ; 13.553 ;
; DIN[6]     ; LED[5]      ; 13.380 ; 13.535 ; 13.625 ; 13.780 ;
; DIN[6]     ; LED[6]      ; 12.914 ; 13.125 ; 13.159 ; 13.370 ;
; DIN[6]     ; LIUSHUI[0]  ; 12.592 ; 12.420 ; 12.837 ; 12.665 ;
; DIN[6]     ; LIUSHUI[1]  ; 13.890 ; 13.842 ; 14.135 ; 14.087 ;
; DIN[6]     ; LIUSHUI[2]  ; 12.968 ; 12.736 ; 13.213 ; 12.981 ;
; DIN[6]     ; LIUSHUI[3]  ; 12.748 ; 12.553 ; 12.993 ; 12.798 ;
; DIN[6]     ; LIUSHUI[4]  ; 12.924 ; 12.712 ; 13.169 ; 12.957 ;
; DIN[6]     ; LIUSHUI[5]  ; 12.971 ; 12.706 ; 13.216 ; 12.951 ;
; DIN[6]     ; LIUSHUI[6]  ; 12.953 ; 12.703 ; 13.198 ; 12.948 ;
; DIN[7]     ; H           ;        ; 9.056  ; 9.581  ;        ;
; DIN[7]     ; LED[0]      ; 13.777 ; 13.528 ; 14.178 ; 13.929 ;
; DIN[7]     ; LED[1]      ; 13.411 ; 13.222 ; 13.812 ; 13.623 ;
; DIN[7]     ; LED[2]      ; 14.101 ; 14.327 ; 14.502 ; 14.679 ;
; DIN[7]     ; LED[3]      ; 13.063 ; 13.322 ; 13.464 ; 13.723 ;
; DIN[7]     ; LED[4]      ; 13.000 ; 13.153 ; 13.352 ; 13.554 ;
; DIN[7]     ; LED[5]      ; 13.274 ; 13.380 ; 13.626 ; 13.781 ;
; DIN[7]     ; LED[6]      ; 12.808 ; 12.970 ; 13.160 ; 13.371 ;
; DIN[7]     ; LIUSHUI[0]  ; 12.437 ; 12.314 ; 12.838 ; 12.666 ;
; DIN[7]     ; LIUSHUI[1]  ; 13.784 ; 13.687 ; 14.136 ; 14.088 ;
; DIN[7]     ; LIUSHUI[2]  ; 12.813 ; 12.630 ; 13.214 ; 12.982 ;
; DIN[7]     ; LIUSHUI[3]  ; 12.642 ; 12.398 ; 12.994 ; 12.799 ;
; DIN[7]     ; LIUSHUI[4]  ; 12.769 ; 12.606 ; 13.170 ; 12.958 ;
; DIN[7]     ; LIUSHUI[5]  ; 12.865 ; 12.551 ; 13.217 ; 12.952 ;
; DIN[7]     ; LIUSHUI[6]  ; 12.798 ; 12.597 ; 13.199 ; 12.949 ;
+------------+-------------+--------+--------+--------+--------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                   ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                          ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------+
; 128.97 MHz ; 128.97 MHz      ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ;                                                ;
; 821.02 MHz ; 402.09 MHz      ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                           ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; -1.235 ; -10.443       ;
; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; -0.218 ; -0.218        ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                            ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; -0.167 ; -0.167        ;
; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 0.019  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                              ;
+-----------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+---------+---------------+
; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; -1.487  ; -1.504        ;
; CLK                                                                                                 ; 24.917  ; 0.000         ;
; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; 499.718 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst13|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                     ; To Node                                                                                              ; Launch Clock                                                                                        ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.235  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.167      ;
; -1.227  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|inst1                                                                                     ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.209      ; 2.128      ;
; -1.109  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.041      ;
; -1.070  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 2.002      ;
; -0.983  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 1.915      ;
; -0.944  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 1.876      ;
; -0.892  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|inst1                                                                                     ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.209      ; 2.293      ;
; -0.857  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 1.789      ;
; -0.818  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 1.750      ;
; -0.735  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.240      ; 2.167      ;
; -0.731  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 1.663      ;
; -0.696  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.240      ; 2.128      ;
; -0.692  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 1.624      ;
; -0.609  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.240      ; 2.041      ;
; -0.570  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.240      ; 2.002      ;
; -0.566  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 1.498      ;
; -0.483  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.240      ; 1.915      ;
; -0.444  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.240      ; 1.876      ;
; -0.357  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.240      ; 1.789      ;
; -0.318  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.240      ; 1.750      ;
; -0.231  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.240      ; 1.663      ;
; -0.211  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.240      ; 1.143      ;
; -0.192  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.240      ; 1.624      ;
; 0.349   ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.240      ; 1.083      ;
; 497.687 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]           ; SPK0:inst2|inst1                                                                                     ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.104     ; 2.211      ;
; 497.730 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]           ; SPK0:inst2|inst1                                                                                     ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.104     ; 2.168      ;
; 497.815 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]           ; SPK0:inst2|inst1                                                                                     ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.104     ; 2.083      ;
; 497.851 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]           ; SPK0:inst2|inst1                                                                                     ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.104     ; 2.047      ;
; 497.938 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]           ; SPK0:inst2|inst1                                                                                     ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.104     ; 1.960      ;
; 497.977 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]           ; SPK0:inst2|inst1                                                                                     ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.104     ; 1.921      ;
; 498.064 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]           ; SPK0:inst2|inst1                                                                                     ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.104     ; 1.834      ;
; 498.108 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]           ; SPK0:inst2|inst1                                                                                     ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.104     ; 1.790      ;
; 498.191 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]           ; SPK0:inst2|inst1                                                                                     ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.104     ; 1.707      ;
; 498.235 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]          ; SPK0:inst2|inst1                                                                                     ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.104     ; 1.663      ;
; 498.622 ; SPK0:inst2|inst1                                                                                              ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.039     ; 1.341      ;
; 498.622 ; SPK0:inst2|inst1                                                                                              ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.039     ; 1.341      ;
; 498.622 ; SPK0:inst2|inst1                                                                                              ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.039     ; 1.341      ;
; 498.622 ; SPK0:inst2|inst1                                                                                              ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.039     ; 1.341      ;
; 498.622 ; SPK0:inst2|inst1                                                                                              ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.039     ; 1.341      ;
; 498.622 ; SPK0:inst2|inst1                                                                                              ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.039     ; 1.341      ;
; 498.622 ; SPK0:inst2|inst1                                                                                              ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.039     ; 1.341      ;
; 498.622 ; SPK0:inst2|inst1                                                                                              ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.039     ; 1.341      ;
; 498.622 ; SPK0:inst2|inst1                                                                                              ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.039     ; 1.341      ;
; 498.622 ; SPK0:inst2|inst1                                                                                              ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.039     ; 1.341      ;
; 498.622 ; SPK0:inst2|inst1                                                                                              ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.039     ; 1.341      ;
; 992.246 ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.397     ; 7.359      ;
; 992.269 ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.397     ; 7.336      ;
; 992.278 ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.397     ; 7.327      ;
; 992.298 ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.397     ; 7.307      ;
; 992.307 ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.397     ; 7.298      ;
; 992.317 ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.397     ; 7.288      ;
; 992.331 ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.397     ; 7.274      ;
; 992.550 ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.397     ; 7.055      ;
; 992.623 ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.397     ; 6.982      ;
; 992.769 ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.397     ; 6.836      ;
; 992.819 ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.397     ; 6.786      ;
; 997.679 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 2.250      ;
; 997.805 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 2.124      ;
; 997.807 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 2.122      ;
; 997.844 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 2.085      ;
; 997.865 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.071     ; 2.066      ;
; 997.886 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 2.043      ;
; 997.887 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 2.042      ;
; 997.912 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.071     ; 2.019      ;
; 997.930 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.999      ;
; 997.931 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.998      ;
; 997.933 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.996      ;
; 997.951 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.071     ; 1.980      ;
; 997.970 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.959      ;
; 997.972 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.957      ;
; 997.986 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.071     ; 1.945      ;
; 997.991 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.071     ; 1.940      ;
; 997.991 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.071     ; 1.940      ;
; 998.008 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.921      ;
; 998.012 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.917      ;
; 998.013 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.916      ;
; 998.020 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.909      ;
; 998.034 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.071     ; 1.897      ;
; 998.038 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.071     ; 1.893      ;
; 998.056 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.873      ;
; 998.056 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.873      ;
; 998.057 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.872      ;
; 998.059 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.870      ;
; 998.073 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.071     ; 1.858      ;
; 998.077 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.071     ; 1.854      ;
; 998.095 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.834      ;
; 998.096 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.833      ;
; 998.098 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.831      ;
; 998.112 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.071     ; 1.819      ;
; 998.113 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.071     ; 1.818      ;
; 998.117 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.071     ; 1.814      ;
; 998.117 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.071     ; 1.814      ;
; 998.124 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.071     ; 1.807      ;
; 998.134 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.795      ;
; 998.134 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.795      ;
; 998.138 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.791      ;
; 998.139 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.790      ;
; 998.146 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.783      ;
; 998.146 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.783      ;
; 998.160 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.071     ; 1.771      ;
+---------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'                                                                                                                                                 ;
+--------+-----------+---------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                                                                                        ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.218 ; inst9     ; inst9   ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.470     ; 0.770      ;
+--------+-----------+---------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst13|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                                             ; Launch Clock                                                                                        ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.167 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.615      ; 0.973      ;
; 0.131  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.615      ; 1.271      ;
; 0.146  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.615      ; 1.286      ;
; 0.253  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.615      ; 1.393      ;
; 0.268  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.615      ; 1.408      ;
; 0.365  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.615      ; 1.005      ;
; 0.375  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.615      ; 1.515      ;
; 0.390  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.615      ; 1.530      ;
; 0.497  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.615      ; 1.637      ;
; 0.512  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.615      ; 1.652      ;
; 0.605  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]  ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_address_reg0 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.275      ;
; 0.612  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]  ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_address_reg0 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.282      ;
; 0.619  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.615      ; 1.759      ;
; 0.634  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]  ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_address_reg0 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.304      ;
; 0.634  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]                ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.615      ; 1.774      ;
; 0.647  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]  ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_address_reg0 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.317      ;
; 0.647  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.615      ; 1.287      ;
; 0.663  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.951      ;
; 0.664  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]                ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.665  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.665  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.665  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.665  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.666  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.666  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.669  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.669  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.685  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]  ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_address_reg0 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.355      ;
; 0.688  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.974      ;
; 0.690  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.691  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.977      ;
; 0.691  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.977      ;
; 0.692  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.978      ;
; 0.694  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]  ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_address_reg0 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.364      ;
; 0.694  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.980      ;
; 0.694  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.980      ;
; 0.711  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.997      ;
; 0.754  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.615      ; 1.394      ;
; 0.769  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.615      ; 1.409      ;
; 0.790  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|inst1                                                                                                    ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.581      ; 1.896      ;
; 0.809  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]  ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_address_reg0 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.479      ;
; 0.876  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.615      ; 1.516      ;
; 0.891  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.615      ; 1.531      ;
; 0.947  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]  ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_address_reg0 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.617      ;
; 0.984  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.272      ;
; 0.984  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.272      ;
; 0.985  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.273      ;
; 0.986  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.274      ;
; 0.986  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.274      ;
; 0.989  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]                ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.277      ;
; 0.989  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.277      ;
; 0.990  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.278      ;
; 0.990  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.278      ;
; 0.998  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.615      ; 1.638      ;
; 0.999  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.287      ;
; 0.999  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]                ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.287      ;
; 1.003  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.291      ;
; 1.003  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.291      ;
; 1.009  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.295      ;
; 1.009  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.295      ;
; 1.010  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.296      ;
; 1.011  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.297      ;
; 1.011  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.297      ;
; 1.013  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.615      ; 1.653      ;
; 1.015  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.301      ;
; 1.015  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.301      ;
; 1.024  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.310      ;
; 1.028  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.314      ;
; 1.028  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.314      ;
; 1.079  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.367      ;
; 1.084  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.372      ;
; 1.084  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.372      ;
; 1.085  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.373      ;
; 1.103  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.389      ;
; 1.106  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.394      ;
; 1.107  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.395      ;
; 1.108  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.396      ;
; 1.108  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.396      ;
; 1.109  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.395      ;
; 1.110  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.396      ;
; 1.111  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.399      ;
; 1.112  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]                ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.400      ;
; 1.112  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.400      ;
; 1.120  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.615      ; 1.760      ;
; 1.121  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.409      ;
; 1.125  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]                ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.413      ;
; 1.125  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.413      ;
; 1.131  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.417      ;
; 1.132  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.418      ;
; 1.133  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.419      ;
; 1.133  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.419      ;
; 1.135  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.615      ; 1.775      ;
; 1.137  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.423      ;
; 1.146  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.432      ;
; 1.150  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.436      ;
; 1.201  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.489      ;
; 1.206  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.494      ;
; 1.206  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.494      ;
; 1.225  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.511      ;
; 1.228  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.516      ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'                                                                                                                                                 ;
+-------+-----------+---------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                                        ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.019 ; inst9     ; inst9   ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.470      ; 0.684      ;
+-------+-----------+---------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'                                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                               ; Clock Edge ; Target                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst9                                                                         ;
; -0.017 ; 0.199        ; 0.216          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst9                                                                         ;
; 0.253  ; 0.253        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst9|clk                                                                     ;
; 0.324  ; 0.324        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita10~0|combout ;
; 0.420  ; 0.604        ; 0.184          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst9                                                                         ;
; 0.437  ; 0.437        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita0|cout       ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita10|cin       ;
; 0.437  ; 0.437        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita10|cout      ;
; 0.437  ; 0.437        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita10~0|cin     ;
; 0.437  ; 0.437        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita1|cin        ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita1|cout       ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita2|cin        ;
; 0.437  ; 0.437        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita2|cout       ;
; 0.437  ; 0.437        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita3|cin        ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita3|cout       ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita4|cin        ;
; 0.437  ; 0.437        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita4|cout       ;
; 0.437  ; 0.437        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita5|cin        ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita5|cout       ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita6|cin        ;
; 0.437  ; 0.437        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita6|cout       ;
; 0.437  ; 0.437        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita7|cin        ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita7|cout       ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita8|cin        ;
; 0.437  ; 0.437        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita8|cout       ;
; 0.437  ; 0.437        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita9|cin        ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita9|cout       ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita0|cout       ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita10|cin       ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita10|cout      ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita10~0|cin     ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita1|cin        ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita1|cout       ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita2|cin        ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita2|cout       ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita3|cin        ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita3|cout       ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita4|cin        ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita4|cout       ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita5|cin        ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita5|cout       ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita6|cin        ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita6|cout       ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita7|cin        ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita7|cout       ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita8|cin        ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita8|cout       ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita9|cin        ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita9|cout       ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita0|dataa      ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita10~0|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|q          ;
; 0.553  ; 0.553        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst9|clk                                                                     ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita0|dataa      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; 24.917 ; 24.917       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0]           ;
; 24.917 ; 24.917       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst13|altpll_component|auto_generated|pll1|observablevcoout ;
; 24.949 ; 24.949       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                                  ;
; 24.966 ; 24.966       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst13|altpll_component|auto_generated|pll1|inclk[0]         ;
; 25.000 ; 25.000       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                                  ;
; 25.000 ; 25.000       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                                  ;
; 25.034 ; 25.034       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst13|altpll_component|auto_generated|pll1|inclk[0]         ;
; 25.051 ; 25.051       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                                  ;
; 25.082 ; 25.082       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0]           ;
; 25.082 ; 25.082       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst13|altpll_component|auto_generated|pll1|observablevcoout ;
; 46.000 ; 50.000       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                          ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst13|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                                                              ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]                 ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]                ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]                 ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]                 ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]                 ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]                 ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]                 ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]                 ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]                 ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]                 ;
; 499.718 ; 499.934      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]                 ;
; 499.719 ; 499.935      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]                 ;
; 499.719 ; 499.935      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]                 ;
; 499.719 ; 499.935      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]                 ;
; 499.719 ; 499.935      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]                 ;
; 499.719 ; 499.935      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]                 ;
; 499.719 ; 499.935      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]                 ;
; 499.719 ; 499.935      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]                 ;
; 499.719 ; 499.935      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]                 ;
; 499.727 ; 499.957      ; 0.230          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 499.727 ; 499.957      ; 0.230          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg       ;
; 499.729 ; 499.959      ; 0.230          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 499.764 ; 499.948      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SPK0:inst2|inst1                                                                                                    ;
; 499.801 ; 500.031      ; 0.230          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 499.802 ; 500.032      ; 0.230          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 499.802 ; 500.032      ; 0.230          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg       ;
; 499.832 ; 500.048      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SPK0:inst2|inst1                                                                                                    ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]                 ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]                 ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]                 ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]                 ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]                 ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]                 ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]                 ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]                 ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]                 ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]                ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]                 ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]                 ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]                 ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]                 ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]                 ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]                 ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]                 ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]                 ;
; 499.878 ; 500.062      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]                 ;
; 499.965 ; 499.965      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst13|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                            ;
; 499.965 ; 499.965      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst13|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                              ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst1|clk                                                                                                     ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                              ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[10]|clk                                             ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                              ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                              ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                              ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                              ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                              ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                                              ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                                              ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[8]|clk                                              ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[9]|clk                                              ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst8|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                             ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                             ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                             ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                             ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                             ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                             ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                                             ;
; 499.989 ; 499.989      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                                             ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst1|clk                                                                                                     ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                              ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[10]|clk                                             ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                              ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                              ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                              ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                              ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                              ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                                              ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                                              ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[8]|clk                                              ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[9]|clk                                              ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                             ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                             ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                             ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                             ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                             ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                             ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                                             ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                                             ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst8|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
; 500.033 ; 500.033      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst13|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                            ;
; 500.033 ; 500.033      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst13|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                              ;
; 995.799 ; 1000.000     ; 4.201          ; Min Period       ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 995.799 ; 1000.000     ; 4.201          ; Min Period       ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 995.799 ; 1000.000     ; 4.201          ; Min Period       ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg       ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]                 ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]                 ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]                 ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]                 ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]                 ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; CLK_en    ; CLK        ; 2.613 ; 2.873 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
; CLR0      ; CLK        ; 2.338 ; 2.582 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
; DIN[*]    ; CLK        ; 6.572 ; 6.363 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[0]   ; CLK        ; 6.283 ; 6.078 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[1]   ; CLK        ; 6.572 ; 6.357 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[2]   ; CLK        ; 5.813 ; 5.959 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[3]   ; CLK        ; 6.545 ; 6.363 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[4]   ; CLK        ; 5.797 ; 5.858 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[5]   ; CLK        ; 6.429 ; 6.203 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[6]   ; CLK        ; 6.058 ; 6.143 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[7]   ; CLK        ; 6.067 ; 6.025 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
; wren      ; CLK        ; 1.489 ; 1.753 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+-----------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-----------+------------+--------+--------+------------+----------------------------------------------------+
; CLK_en    ; CLK        ; -1.681 ; -1.949 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
; CLR0      ; CLK        ; -1.641 ; -1.923 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
; DIN[*]    ; CLK        ; -4.084 ; -4.110 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[0]   ; CLK        ; -4.903 ; -4.791 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[1]   ; CLK        ; -4.208 ; -4.145 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[2]   ; CLK        ; -4.084 ; -4.110 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[3]   ; CLK        ; -4.398 ; -4.374 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[4]   ; CLK        ; -4.450 ; -4.451 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[5]   ; CLK        ; -4.768 ; -4.840 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[6]   ; CLK        ; -4.894 ; -5.017 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[7]   ; CLK        ; -4.666 ; -4.943 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
; wren      ; CLK        ; -0.878 ; -1.132 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                              ;
+-----------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                     ;
+-----------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; SPK       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 8.726 ; 8.414 ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ;
+-----------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                      ;
+-----------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                     ;
+-----------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; SPK       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 8.166 ; 7.866 ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ;
+-----------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; DIN[0]     ; H           ; 9.779  ;        ;        ; 9.315  ;
; DIN[0]     ; LED[0]      ; 14.917 ; 14.456 ; 14.821 ; 14.479 ;
; DIN[0]     ; LED[1]      ; 14.577 ; 14.161 ; 14.543 ; 14.165 ;
; DIN[0]     ; LED[2]      ; 15.035 ; 15.355 ; 15.058 ; 15.273 ;
; DIN[0]     ; LED[3]      ; 14.056 ; 14.445 ; 14.013 ; 14.468 ;
; DIN[0]     ; LED[4]      ; 13.993 ; 14.239 ; 13.928 ; 14.262 ;
; DIN[0]     ; LED[5]      ; 14.158 ; 14.533 ; 14.181 ; 14.458 ;
; DIN[0]     ; LED[6]      ; 13.718 ; 14.096 ; 13.721 ; 14.063 ;
; DIN[0]     ; LIUSHUI[0]  ; 13.453 ; 13.265 ; 13.448 ; 13.211 ;
; DIN[0]     ; LIUSHUI[1]  ; 14.760 ; 14.777 ; 14.773 ; 14.751 ;
; DIN[0]     ; LIUSHUI[2]  ; 13.907 ; 13.538 ; 13.930 ; 13.523 ;
; DIN[0]     ; LIUSHUI[3]  ; 13.700 ; 13.463 ; 13.723 ; 13.420 ;
; DIN[0]     ; LIUSHUI[4]  ; 13.913 ; 13.484 ; 13.812 ; 13.482 ;
; DIN[0]     ; LIUSHUI[5]  ; 13.991 ; 13.540 ; 13.909 ; 13.563 ;
; DIN[0]     ; LIUSHUI[6]  ; 13.906 ; 13.464 ; 13.862 ; 13.462 ;
; DIN[1]     ; H           ; 10.068 ;        ;        ; 9.594  ;
; DIN[1]     ; LED[0]      ; 15.206 ; 14.736 ; 15.037 ; 14.657 ;
; DIN[1]     ; LED[1]      ; 14.866 ; 14.450 ; 14.721 ; 14.353 ;
; DIN[1]     ; LED[2]      ; 15.313 ; 15.644 ; 15.236 ; 15.475 ;
; DIN[1]     ; LED[3]      ; 14.345 ; 14.696 ; 14.201 ; 14.646 ;
; DIN[1]     ; LED[4]      ; 14.282 ; 14.500 ; 14.116 ; 14.440 ;
; DIN[1]     ; LED[5]      ; 14.430 ; 14.822 ; 14.359 ; 14.653 ;
; DIN[1]     ; LED[6]      ; 14.007 ; 14.385 ; 13.909 ; 14.241 ;
; DIN[1]     ; LIUSHUI[0]  ; 13.742 ; 13.554 ; 13.636 ; 13.389 ;
; DIN[1]     ; LIUSHUI[1]  ; 15.042 ; 15.066 ; 14.961 ; 14.929 ;
; DIN[1]     ; LIUSHUI[2]  ; 14.129 ; 13.827 ; 14.108 ; 13.711 ;
; DIN[1]     ; LIUSHUI[3]  ; 13.933 ; 13.752 ; 13.901 ; 13.608 ;
; DIN[1]     ; LIUSHUI[4]  ; 14.202 ; 13.773 ; 14.033 ; 13.660 ;
; DIN[1]     ; LIUSHUI[5]  ; 14.280 ; 13.818 ; 14.111 ; 13.741 ;
; DIN[1]     ; LIUSHUI[6]  ; 14.195 ; 13.753 ; 14.040 ; 13.650 ;
; DIN[2]     ; H           ; 9.288  ;        ;        ; 8.937  ;
; DIN[2]     ; LED[0]      ; 14.683 ; 14.303 ; 14.829 ; 14.449 ;
; DIN[2]     ; LED[1]      ; 14.367 ; 13.999 ; 14.513 ; 14.145 ;
; DIN[2]     ; LED[2]      ; 14.882 ; 15.121 ; 15.028 ; 15.267 ;
; DIN[2]     ; LED[3]      ; 13.847 ; 14.292 ; 13.993 ; 14.438 ;
; DIN[2]     ; LED[4]      ; 13.762 ; 14.086 ; 13.908 ; 14.232 ;
; DIN[2]     ; LED[5]      ; 14.005 ; 14.299 ; 14.151 ; 14.445 ;
; DIN[2]     ; LED[6]      ; 13.555 ; 13.887 ; 13.701 ; 14.033 ;
; DIN[2]     ; LIUSHUI[0]  ; 13.282 ; 13.035 ; 13.428 ; 13.181 ;
; DIN[2]     ; LIUSHUI[1]  ; 14.607 ; 14.575 ; 14.753 ; 14.721 ;
; DIN[2]     ; LIUSHUI[2]  ; 13.754 ; 13.357 ; 13.900 ; 13.503 ;
; DIN[2]     ; LIUSHUI[3]  ; 13.547 ; 13.254 ; 13.693 ; 13.400 ;
; DIN[2]     ; LIUSHUI[4]  ; 13.679 ; 13.306 ; 13.825 ; 13.452 ;
; DIN[2]     ; LIUSHUI[5]  ; 13.757 ; 13.387 ; 13.903 ; 13.533 ;
; DIN[2]     ; LIUSHUI[6]  ; 13.686 ; 13.296 ; 13.832 ; 13.442 ;
; DIN[3]     ; H           ; 10.041 ;        ;        ; 9.600  ;
; DIN[3]     ; LED[0]      ; 15.179 ; 14.709 ; 14.651 ; 14.247 ;
; DIN[3]     ; LED[1]      ; 14.839 ; 14.423 ; 14.311 ; 13.961 ;
; DIN[3]     ; LED[2]      ; 15.286 ; 15.617 ; 14.824 ; 15.089 ;
; DIN[3]     ; LED[3]      ; 14.318 ; 14.669 ; 13.790 ; 14.190 ;
; DIN[3]     ; LED[4]      ; 14.255 ; 14.473 ; 13.727 ; 14.011 ;
; DIN[3]     ; LED[5]      ; 14.403 ; 14.795 ; 13.941 ; 14.267 ;
; DIN[3]     ; LED[6]      ; 13.980 ; 14.358 ; 13.515 ; 13.830 ;
; DIN[3]     ; LIUSHUI[0]  ; 13.715 ; 13.527 ; 13.253 ; 12.999 ;
; DIN[3]     ; LIUSHUI[1]  ; 15.015 ; 15.039 ; 14.553 ; 14.511 ;
; DIN[3]     ; LIUSHUI[2]  ; 14.102 ; 13.800 ; 13.640 ; 13.272 ;
; DIN[3]     ; LIUSHUI[3]  ; 13.906 ; 13.725 ; 13.444 ; 13.197 ;
; DIN[3]     ; LIUSHUI[4]  ; 14.175 ; 13.746 ; 13.647 ; 13.284 ;
; DIN[3]     ; LIUSHUI[5]  ; 14.253 ; 13.791 ; 13.725 ; 13.329 ;
; DIN[3]     ; LIUSHUI[6]  ; 14.168 ; 13.726 ; 13.640 ; 13.264 ;
; DIN[4]     ; H           ; 8.900  ;        ;        ; 8.557  ;
; DIN[4]     ; LED[0]      ; 14.572 ; 14.230 ; 14.518 ; 14.176 ;
; DIN[4]     ; LED[1]      ; 14.294 ; 13.916 ; 14.240 ; 13.862 ;
; DIN[4]     ; LED[2]      ; 14.809 ; 15.024 ; 14.755 ; 14.970 ;
; DIN[4]     ; LED[3]      ; 13.764 ; 14.219 ; 13.710 ; 14.165 ;
; DIN[4]     ; LED[4]      ; 13.679 ; 14.013 ; 13.625 ; 13.959 ;
; DIN[4]     ; LED[5]      ; 13.932 ; 14.209 ; 13.878 ; 14.155 ;
; DIN[4]     ; LED[6]      ; 13.472 ; 13.814 ; 13.418 ; 13.760 ;
; DIN[4]     ; LIUSHUI[0]  ; 13.199 ; 12.962 ; 13.145 ; 12.908 ;
; DIN[4]     ; LIUSHUI[1]  ; 14.524 ; 14.502 ; 14.470 ; 14.448 ;
; DIN[4]     ; LIUSHUI[2]  ; 13.681 ; 13.274 ; 13.627 ; 13.220 ;
; DIN[4]     ; LIUSHUI[3]  ; 13.474 ; 13.171 ; 13.420 ; 13.117 ;
; DIN[4]     ; LIUSHUI[4]  ; 13.563 ; 13.233 ; 13.509 ; 13.179 ;
; DIN[4]     ; LIUSHUI[5]  ; 13.660 ; 13.314 ; 13.606 ; 13.260 ;
; DIN[4]     ; LIUSHUI[6]  ; 13.613 ; 13.213 ; 13.559 ; 13.159 ;
; DIN[5]     ; H           ; 9.925  ;        ;        ; 9.440  ;
; DIN[5]     ; LED[0]      ; 15.063 ; 14.593 ; 14.879 ; 14.499 ;
; DIN[5]     ; LED[1]      ; 14.723 ; 14.307 ; 14.563 ; 14.195 ;
; DIN[5]     ; LED[2]      ; 15.170 ; 15.501 ; 15.078 ; 15.317 ;
; DIN[5]     ; LED[3]      ; 14.202 ; 14.553 ; 14.043 ; 14.488 ;
; DIN[5]     ; LED[4]      ; 14.139 ; 14.357 ; 13.958 ; 14.282 ;
; DIN[5]     ; LED[5]      ; 14.287 ; 14.679 ; 14.201 ; 14.495 ;
; DIN[5]     ; LED[6]      ; 13.864 ; 14.242 ; 13.751 ; 14.083 ;
; DIN[5]     ; LIUSHUI[0]  ; 13.599 ; 13.411 ; 13.478 ; 13.231 ;
; DIN[5]     ; LIUSHUI[1]  ; 14.899 ; 14.923 ; 14.803 ; 14.771 ;
; DIN[5]     ; LIUSHUI[2]  ; 13.986 ; 13.684 ; 13.950 ; 13.553 ;
; DIN[5]     ; LIUSHUI[3]  ; 13.790 ; 13.609 ; 13.743 ; 13.450 ;
; DIN[5]     ; LIUSHUI[4]  ; 14.059 ; 13.630 ; 13.875 ; 13.502 ;
; DIN[5]     ; LIUSHUI[5]  ; 14.137 ; 13.675 ; 13.953 ; 13.583 ;
; DIN[5]     ; LIUSHUI[6]  ; 14.052 ; 13.610 ; 13.882 ; 13.492 ;
; DIN[6]     ; LED[0]      ; 14.928 ; 14.548 ; 15.013 ; 14.633 ;
; DIN[6]     ; LED[1]      ; 14.612 ; 14.244 ; 14.697 ; 14.329 ;
; DIN[6]     ; LED[2]      ; 15.127 ; 15.366 ; 15.212 ; 15.451 ;
; DIN[6]     ; LED[3]      ; 14.092 ; 14.537 ; 14.177 ; 14.622 ;
; DIN[6]     ; LED[4]      ; 14.007 ; 14.331 ; 14.092 ; 14.416 ;
; DIN[6]     ; LED[5]      ; 14.250 ; 14.544 ; 14.335 ; 14.629 ;
; DIN[6]     ; LED[6]      ; 13.800 ; 14.132 ; 13.885 ; 14.217 ;
; DIN[6]     ; LIUSHUI[0]  ; 13.527 ; 13.280 ; 13.612 ; 13.365 ;
; DIN[6]     ; LIUSHUI[1]  ; 14.852 ; 14.820 ; 14.937 ; 14.905 ;
; DIN[6]     ; LIUSHUI[2]  ; 13.999 ; 13.602 ; 14.084 ; 13.687 ;
; DIN[6]     ; LIUSHUI[3]  ; 13.792 ; 13.499 ; 13.877 ; 13.584 ;
; DIN[6]     ; LIUSHUI[4]  ; 13.924 ; 13.551 ; 14.009 ; 13.636 ;
; DIN[6]     ; LIUSHUI[5]  ; 14.002 ; 13.632 ; 14.087 ; 13.717 ;
; DIN[6]     ; LIUSHUI[6]  ; 13.931 ; 13.541 ; 14.016 ; 13.626 ;
; DIN[7]     ; H           ;        ; 8.709  ; 9.243  ;        ;
; DIN[7]     ; LED[0]      ; 14.792 ; 14.450 ; 14.444 ; 14.034 ;
; DIN[7]     ; LED[1]      ; 14.514 ; 14.136 ; 14.098 ; 13.788 ;
; DIN[7]     ; LED[2]      ; 15.029 ; 15.244 ; 14.613 ; 14.896 ;
; DIN[7]     ; LED[3]      ; 13.984 ; 14.439 ; 13.636 ; 14.023 ;
; DIN[7]     ; LED[4]      ; 13.899 ; 14.233 ; 13.551 ; 13.817 ;
; DIN[7]     ; LED[5]      ; 14.152 ; 14.429 ; 13.736 ; 14.081 ;
; DIN[7]     ; LED[6]      ; 13.692 ; 14.034 ; 13.344 ; 13.618 ;
; DIN[7]     ; LIUSHUI[0]  ; 13.419 ; 13.182 ; 13.071 ; 12.766 ;
; DIN[7]     ; LIUSHUI[1]  ; 14.744 ; 14.722 ; 14.396 ; 14.306 ;
; DIN[7]     ; LIUSHUI[2]  ; 13.901 ; 13.494 ; 13.485 ; 13.146 ;
; DIN[7]     ; LIUSHUI[3]  ; 13.694 ; 13.391 ; 13.278 ; 13.043 ;
; DIN[7]     ; LIUSHUI[4]  ; 13.783 ; 13.453 ; 13.435 ; 13.037 ;
; DIN[7]     ; LIUSHUI[5]  ; 13.880 ; 13.534 ; 13.532 ; 13.118 ;
; DIN[7]     ; LIUSHUI[6]  ; 13.833 ; 13.433 ; 13.417 ; 13.085 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; DIN[0]     ; H           ; 9.449  ;        ;        ; 9.000  ;
; DIN[0]     ; LED[0]      ; 13.184 ; 12.757 ; 12.929 ; 12.502 ;
; DIN[0]     ; LED[1]      ; 12.835 ; 12.485 ; 12.580 ; 12.230 ;
; DIN[0]     ; LED[2]      ; 13.333 ; 13.590 ; 13.078 ; 13.335 ;
; DIN[0]     ; LED[3]      ; 12.330 ; 12.753 ; 12.075 ; 12.498 ;
; DIN[0]     ; LED[4]      ; 12.260 ; 12.580 ; 12.005 ; 12.325 ;
; DIN[0]     ; LED[5]      ; 12.473 ; 12.811 ; 12.218 ; 12.556 ;
; DIN[0]     ; LED[6]      ; 12.058 ; 12.410 ; 11.803 ; 12.155 ;
; DIN[0]     ; LIUSHUI[0]  ; 11.936 ; 11.618 ; 11.681 ; 11.363 ;
; DIN[0]     ; LIUSHUI[1]  ; 13.187 ; 13.084 ; 12.932 ; 12.829 ;
; DIN[0]     ; LIUSHUI[2]  ; 12.293 ; 11.910 ; 12.038 ; 11.655 ;
; DIN[0]     ; LIUSHUI[3]  ; 12.039 ; 11.778 ; 11.784 ; 11.523 ;
; DIN[0]     ; LIUSHUI[4]  ; 12.259 ; 11.890 ; 12.004 ; 11.635 ;
; DIN[0]     ; LIUSHUI[5]  ; 12.281 ; 11.899 ; 12.026 ; 11.644 ;
; DIN[0]     ; LIUSHUI[6]  ; 12.276 ; 11.884 ; 12.021 ; 11.629 ;
; DIN[1]     ; H           ; 9.727  ;        ;        ; 9.267  ;
; DIN[1]     ; LED[0]      ; 12.570 ; 12.148 ; 12.252 ; 11.825 ;
; DIN[1]     ; LED[1]      ; 12.220 ; 11.875 ; 11.903 ; 11.553 ;
; DIN[1]     ; LED[2]      ; 12.709 ; 13.313 ; 12.710 ; 12.658 ;
; DIN[1]     ; LED[3]      ; 11.721 ; 12.139 ; 11.398 ; 11.821 ;
; DIN[1]     ; LED[4]      ; 11.983 ; 11.956 ; 11.328 ; 11.921 ;
; DIN[1]     ; LED[5]      ; 12.145 ; 12.187 ; 11.541 ; 12.140 ;
; DIN[1]     ; LED[6]      ; 11.736 ; 11.786 ; 11.126 ; 11.675 ;
; DIN[1]     ; LIUSHUI[0]  ; 11.312 ; 11.322 ; 11.209 ; 10.686 ;
; DIN[1]     ; LIUSHUI[1]  ; 12.854 ; 12.460 ; 12.255 ; 12.490 ;
; DIN[1]     ; LIUSHUI[2]  ; 11.669 ; 11.574 ; 11.578 ; 10.978 ;
; DIN[1]     ; LIUSHUI[3]  ; 11.730 ; 11.154 ; 11.107 ; 11.154 ;
; DIN[1]     ; LIUSHUI[4]  ; 11.635 ; 11.579 ; 11.622 ; 10.958 ;
; DIN[1]     ; LIUSHUI[5]  ; 12.004 ; 11.275 ; 11.349 ; 11.276 ;
; DIN[1]     ; LIUSHUI[6]  ; 11.652 ; 11.566 ; 11.614 ; 10.952 ;
; DIN[2]     ; H           ; 9.000  ;        ;        ; 8.659  ;
; DIN[2]     ; LED[0]      ; 12.446 ; 12.024 ; 12.217 ; 11.790 ;
; DIN[2]     ; LED[1]      ; 12.096 ; 11.751 ; 11.868 ; 11.518 ;
; DIN[2]     ; LED[2]      ; 12.585 ; 12.951 ; 12.675 ; 12.623 ;
; DIN[2]     ; LED[3]      ; 11.597 ; 12.015 ; 11.363 ; 11.786 ;
; DIN[2]     ; LED[4]      ; 11.621 ; 11.832 ; 11.293 ; 11.886 ;
; DIN[2]     ; LED[5]      ; 11.834 ; 12.063 ; 11.506 ; 12.105 ;
; DIN[2]     ; LED[6]      ; 11.419 ; 11.662 ; 11.091 ; 11.640 ;
; DIN[2]     ; LIUSHUI[0]  ; 11.188 ; 10.979 ; 11.174 ; 10.651 ;
; DIN[2]     ; LIUSHUI[1]  ; 12.548 ; 12.336 ; 12.220 ; 12.455 ;
; DIN[2]     ; LIUSHUI[2]  ; 11.545 ; 11.271 ; 11.543 ; 10.943 ;
; DIN[2]     ; LIUSHUI[3]  ; 11.400 ; 11.030 ; 11.072 ; 11.119 ;
; DIN[2]     ; LIUSHUI[4]  ; 11.511 ; 11.251 ; 11.587 ; 10.923 ;
; DIN[2]     ; LIUSHUI[5]  ; 11.642 ; 11.151 ; 11.314 ; 11.241 ;
; DIN[2]     ; LIUSHUI[6]  ; 11.528 ; 11.245 ; 11.579 ; 10.917 ;
; DIN[3]     ; H           ; 9.724  ;        ;        ; 9.294  ;
; DIN[3]     ; LED[0]      ; 13.156 ; 12.729 ; 12.796 ; 12.369 ;
; DIN[3]     ; LED[1]      ; 12.807 ; 12.457 ; 12.447 ; 12.097 ;
; DIN[3]     ; LED[2]      ; 13.319 ; 13.562 ; 13.213 ; 13.202 ;
; DIN[3]     ; LED[3]      ; 12.302 ; 12.725 ; 11.942 ; 12.365 ;
; DIN[3]     ; LED[4]      ; 12.232 ; 12.566 ; 11.872 ; 12.471 ;
; DIN[3]     ; LED[5]      ; 12.445 ; 12.797 ; 12.085 ; 12.677 ;
; DIN[3]     ; LED[6]      ; 12.030 ; 12.396 ; 11.670 ; 12.240 ;
; DIN[3]     ; LIUSHUI[0]  ; 11.922 ; 11.590 ; 11.786 ; 11.230 ;
; DIN[3]     ; LIUSHUI[1]  ; 13.159 ; 13.070 ; 12.799 ; 12.984 ;
; DIN[3]     ; LIUSHUI[2]  ; 12.279 ; 11.882 ; 12.167 ; 11.522 ;
; DIN[3]     ; LIUSHUI[3]  ; 12.011 ; 11.764 ; 11.651 ; 11.708 ;
; DIN[3]     ; LIUSHUI[4]  ; 12.245 ; 11.862 ; 12.132 ; 11.502 ;
; DIN[3]     ; LIUSHUI[5]  ; 12.253 ; 11.885 ; 11.893 ; 11.779 ;
; DIN[3]     ; LIUSHUI[6]  ; 12.262 ; 11.856 ; 12.101 ; 11.496 ;
; DIN[4]     ; H           ; 8.665  ;        ;        ; 8.338  ;
; DIN[4]     ; LED[0]      ; 12.873 ; 12.446 ; 12.826 ; 12.404 ;
; DIN[4]     ; LED[1]      ; 12.524 ; 12.174 ; 12.476 ; 12.131 ;
; DIN[4]     ; LED[2]      ; 13.022 ; 13.279 ; 12.965 ; 13.273 ;
; DIN[4]     ; LED[3]      ; 12.019 ; 12.442 ; 11.977 ; 12.395 ;
; DIN[4]     ; LED[4]      ; 11.949 ; 12.269 ; 11.943 ; 12.212 ;
; DIN[4]     ; LED[5]      ; 12.162 ; 12.500 ; 12.156 ; 12.443 ;
; DIN[4]     ; LED[6]      ; 11.747 ; 12.099 ; 11.741 ; 12.042 ;
; DIN[4]     ; LIUSHUI[0]  ; 11.625 ; 11.307 ; 11.568 ; 11.301 ;
; DIN[4]     ; LIUSHUI[1]  ; 12.876 ; 12.773 ; 12.870 ; 12.716 ;
; DIN[4]     ; LIUSHUI[2]  ; 11.982 ; 11.599 ; 11.925 ; 11.593 ;
; DIN[4]     ; LIUSHUI[3]  ; 11.728 ; 11.467 ; 11.722 ; 11.410 ;
; DIN[4]     ; LIUSHUI[4]  ; 11.948 ; 11.579 ; 11.891 ; 11.573 ;
; DIN[4]     ; LIUSHUI[5]  ; 11.970 ; 11.588 ; 11.964 ; 11.531 ;
; DIN[4]     ; LIUSHUI[6]  ; 11.965 ; 11.573 ; 11.908 ; 11.567 ;
; DIN[5]     ; H           ; 9.613  ;        ;        ; 9.140  ;
; DIN[5]     ; LED[0]      ; 12.875 ; 12.448 ; 12.959 ; 12.532 ;
; DIN[5]     ; LED[1]      ; 12.526 ; 12.176 ; 12.610 ; 12.260 ;
; DIN[5]     ; LED[2]      ; 13.333 ; 13.281 ; 13.127 ; 13.365 ;
; DIN[5]     ; LED[3]      ; 12.021 ; 12.444 ; 12.105 ; 12.528 ;
; DIN[5]     ; LED[4]      ; 11.951 ; 12.544 ; 12.035 ; 12.374 ;
; DIN[5]     ; LED[5]      ; 12.164 ; 12.763 ; 12.248 ; 12.605 ;
; DIN[5]     ; LED[6]      ; 11.749 ; 12.298 ; 11.833 ; 12.204 ;
; DIN[5]     ; LIUSHUI[0]  ; 11.832 ; 11.309 ; 11.730 ; 11.393 ;
; DIN[5]     ; LIUSHUI[1]  ; 12.878 ; 13.113 ; 12.962 ; 12.878 ;
; DIN[5]     ; LIUSHUI[2]  ; 12.201 ; 11.601 ; 12.087 ; 11.685 ;
; DIN[5]     ; LIUSHUI[3]  ; 11.730 ; 11.777 ; 11.814 ; 11.572 ;
; DIN[5]     ; LIUSHUI[4]  ; 12.245 ; 11.581 ; 12.053 ; 11.665 ;
; DIN[5]     ; LIUSHUI[5]  ; 11.972 ; 11.899 ; 12.056 ; 11.693 ;
; DIN[5]     ; LIUSHUI[6]  ; 12.237 ; 11.575 ; 12.070 ; 11.659 ;
; DIN[6]     ; LED[0]      ; 13.032 ; 12.605 ; 13.155 ; 12.728 ;
; DIN[6]     ; LED[1]      ; 12.683 ; 12.333 ; 12.806 ; 12.456 ;
; DIN[6]     ; LED[2]      ; 13.181 ; 13.438 ; 13.304 ; 13.561 ;
; DIN[6]     ; LED[3]      ; 12.178 ; 12.601 ; 12.301 ; 12.724 ;
; DIN[6]     ; LED[4]      ; 12.108 ; 12.428 ; 12.231 ; 12.551 ;
; DIN[6]     ; LED[5]      ; 12.321 ; 12.659 ; 12.444 ; 12.782 ;
; DIN[6]     ; LED[6]      ; 11.906 ; 12.258 ; 12.029 ; 12.381 ;
; DIN[6]     ; LIUSHUI[0]  ; 11.784 ; 11.466 ; 11.907 ; 11.589 ;
; DIN[6]     ; LIUSHUI[1]  ; 13.035 ; 12.932 ; 13.158 ; 13.055 ;
; DIN[6]     ; LIUSHUI[2]  ; 12.141 ; 11.758 ; 12.264 ; 11.881 ;
; DIN[6]     ; LIUSHUI[3]  ; 11.887 ; 11.626 ; 12.010 ; 11.749 ;
; DIN[6]     ; LIUSHUI[4]  ; 12.107 ; 11.738 ; 12.230 ; 11.861 ;
; DIN[6]     ; LIUSHUI[5]  ; 12.129 ; 11.747 ; 12.252 ; 11.870 ;
; DIN[6]     ; LIUSHUI[6]  ; 12.124 ; 11.732 ; 12.247 ; 11.855 ;
; DIN[7]     ; H           ;        ; 8.434  ; 8.961  ;        ;
; DIN[7]     ; LED[0]      ; 12.922 ; 12.500 ; 13.163 ; 12.736 ;
; DIN[7]     ; LED[1]      ; 12.572 ; 12.227 ; 12.814 ; 12.464 ;
; DIN[7]     ; LED[2]      ; 13.061 ; 13.369 ; 13.312 ; 13.569 ;
; DIN[7]     ; LED[3]      ; 12.073 ; 12.491 ; 12.309 ; 12.732 ;
; DIN[7]     ; LED[4]      ; 12.039 ; 12.308 ; 12.239 ; 12.559 ;
; DIN[7]     ; LED[5]      ; 12.252 ; 12.539 ; 12.452 ; 12.790 ;
; DIN[7]     ; LED[6]      ; 11.837 ; 12.138 ; 12.037 ; 12.389 ;
; DIN[7]     ; LIUSHUI[0]  ; 11.664 ; 11.397 ; 11.915 ; 11.597 ;
; DIN[7]     ; LIUSHUI[1]  ; 12.966 ; 12.812 ; 13.166 ; 13.063 ;
; DIN[7]     ; LIUSHUI[2]  ; 12.021 ; 11.689 ; 12.272 ; 11.889 ;
; DIN[7]     ; LIUSHUI[3]  ; 11.818 ; 11.506 ; 12.018 ; 11.757 ;
; DIN[7]     ; LIUSHUI[4]  ; 11.987 ; 11.669 ; 12.238 ; 11.869 ;
; DIN[7]     ; LIUSHUI[5]  ; 12.060 ; 11.627 ; 12.260 ; 11.878 ;
; DIN[7]     ; LIUSHUI[6]  ; 12.004 ; 11.663 ; 12.255 ; 11.863 ;
+------------+-------------+--------+--------+--------+--------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                           ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+
; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; -0.591 ; -4.877        ;
; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 0.432  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                           ;
+-----------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+-------+---------------+
; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 0.014 ; 0.000         ;
; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; 0.027 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                              ;
+-----------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------+---------+---------------+
; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; -1.000  ; -1.000        ;
; CLK                                                                                                 ; 24.597  ; 0.000         ;
; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; 499.734 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst13|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                     ; To Node                                                                                              ; Launch Clock                                                                                        ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.591  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.088     ; 1.045      ;
; -0.563  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|inst1                                                                                     ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.056     ; 1.049      ;
; -0.527  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.088     ; 0.981      ;
; -0.523  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.088     ; 0.977      ;
; -0.459  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.088     ; 0.913      ;
; -0.455  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.088     ; 0.909      ;
; -0.391  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.088     ; 0.845      ;
; -0.387  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.088     ; 0.841      ;
; -0.323  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.088     ; 0.777      ;
; -0.319  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.088     ; 0.773      ;
; -0.255  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.088     ; 0.709      ;
; -0.094  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|inst1                                                                                     ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.056     ; 1.080      ;
; -0.084  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.088     ; 0.538      ;
; -0.067  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 1.021      ;
; -0.063  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 1.017      ;
; 0.001   ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.953      ;
; 0.005   ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.949      ;
; 0.069   ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.885      ;
; 0.073   ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.881      ;
; 0.137   ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.817      ;
; 0.141   ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.813      ;
; 0.205   ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.749      ;
; 0.209   ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.745      ;
; 0.487   ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.467      ;
; 498.885 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]           ; SPK0:inst2|inst1                                                                                     ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.004     ; 1.098      ;
; 498.955 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]           ; SPK0:inst2|inst1                                                                                     ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.004     ; 1.028      ;
; 498.971 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]           ; SPK0:inst2|inst1                                                                                     ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.004     ; 1.012      ;
; 499.020 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]           ; SPK0:inst2|inst1                                                                                     ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.004     ; 0.963      ;
; 499.039 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]           ; SPK0:inst2|inst1                                                                                     ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.004     ; 0.944      ;
; 499.088 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]           ; SPK0:inst2|inst1                                                                                     ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.004     ; 0.895      ;
; 499.107 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]           ; SPK0:inst2|inst1                                                                                     ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.004     ; 0.876      ;
; 499.157 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]           ; SPK0:inst2|inst1                                                                                     ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.004     ; 0.826      ;
; 499.175 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]           ; SPK0:inst2|inst1                                                                                     ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.004     ; 0.808      ;
; 499.244 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]          ; SPK0:inst2|inst1                                                                                     ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.004     ; 0.739      ;
; 499.321 ; SPK0:inst2|inst1                                                                                              ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.071     ; 0.595      ;
; 499.321 ; SPK0:inst2|inst1                                                                                              ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.071     ; 0.595      ;
; 499.321 ; SPK0:inst2|inst1                                                                                              ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.071     ; 0.595      ;
; 499.321 ; SPK0:inst2|inst1                                                                                              ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.071     ; 0.595      ;
; 499.321 ; SPK0:inst2|inst1                                                                                              ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.071     ; 0.595      ;
; 499.321 ; SPK0:inst2|inst1                                                                                              ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.071     ; 0.595      ;
; 499.321 ; SPK0:inst2|inst1                                                                                              ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.071     ; 0.595      ;
; 499.321 ; SPK0:inst2|inst1                                                                                              ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.071     ; 0.595      ;
; 499.321 ; SPK0:inst2|inst1                                                                                              ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.071     ; 0.595      ;
; 499.321 ; SPK0:inst2|inst1                                                                                              ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.071     ; 0.595      ;
; 499.321 ; SPK0:inst2|inst1                                                                                              ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.071     ; 0.595      ;
; 996.599 ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.214     ; 3.174      ;
; 996.601 ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.214     ; 3.172      ;
; 996.604 ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.214     ; 3.169      ;
; 996.607 ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.214     ; 3.166      ;
; 996.640 ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.214     ; 3.133      ;
; 996.658 ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.214     ; 3.115      ;
; 996.663 ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.214     ; 3.110      ;
; 996.715 ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.214     ; 3.058      ;
; 996.717 ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.214     ; 3.056      ;
; 996.782 ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.214     ; 2.991      ;
; 996.813 ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.214     ; 2.960      ;
; 998.857 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.094      ;
; 998.921 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.030      ;
; 998.925 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.026      ;
; 998.927 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.024      ;
; 998.972 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.979      ;
; 998.978 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.973      ;
; 998.982 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.969      ;
; 998.989 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.962      ;
; 998.989 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.962      ;
; 998.991 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.960      ;
; 998.992 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.959      ;
; 998.993 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.958      ;
; 998.995 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.956      ;
; 999.002 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.949      ;
; 999.027 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.924      ;
; 999.040 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.911      ;
; 999.040 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.911      ;
; 999.043 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.908      ;
; 999.046 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.905      ;
; 999.047 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.904      ;
; 999.050 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.901      ;
; 999.056 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.895      ;
; 999.057 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.894      ;
; 999.057 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.894      ;
; 999.057 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.894      ;
; 999.059 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.892      ;
; 999.060 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.891      ;
; 999.060 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.891      ;
; 999.061 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.890      ;
; 999.063 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.888      ;
; 999.070 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.881      ;
; 999.070 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.881      ;
; 999.095 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.856      ;
; 999.095 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.856      ;
; 999.107 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.844      ;
; 999.108 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.843      ;
; 999.108 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.843      ;
; 999.110 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.841      ;
; 999.111 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.840      ;
; 999.114 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.837      ;
; 999.114 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.837      ;
; 999.115 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.836      ;
; 999.118 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]           ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.833      ;
; 999.124 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]           ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 0.827      ;
+---------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'                                                                                                                                                ;
+-------+-----------+---------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                                        ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.432 ; inst9     ; inst9   ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.216     ; 0.359      ;
+-------+-----------+---------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'                                                                                                                                                 ;
+-------+-----------+---------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                                        ; Latch Clock                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.014 ; inst9     ; inst9   ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.216      ; 0.314      ;
+-------+-----------+---------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst13|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                             ; Launch Clock                                                                                        ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.027 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 0.423      ;
; 0.176 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 0.572      ;
; 0.179 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 0.575      ;
; 0.237 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]  ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_address_reg0 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.582      ;
; 0.240 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]  ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_address_reg0 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.585      ;
; 0.242 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 0.638      ;
; 0.245 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 0.641      ;
; 0.252 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]  ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_address_reg0 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.597      ;
; 0.254 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]  ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_address_reg0 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.599      ;
; 0.273 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]  ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_address_reg0 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.618      ;
; 0.273 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]                ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.273 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.274 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.274 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.274 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.274 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.274 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.274 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.275 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.275 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.282 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]  ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_address_reg0 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.627      ;
; 0.285 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.286 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.286 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.287 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.287 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.287 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.288 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.295 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.308 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 0.704      ;
; 0.311 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 0.707      ;
; 0.353 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]  ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_address_reg0 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.698      ;
; 0.374 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 0.770      ;
; 0.377 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 0.773      ;
; 0.414 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]  ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_address_reg0 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.759      ;
; 0.422 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.423 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]                ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.423 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.423 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.423 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.432 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.432 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.433 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.433 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.434 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.435 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.435 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.435 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]                ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.436 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.436 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.436 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.440 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 0.836      ;
; 0.443 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]                ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 0.839      ;
; 0.444 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.445 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.445 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.446 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.447 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.448 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.449 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.471 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|inst1                                                                                                    ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 0.902      ;
; 0.485 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.625      ;
; 0.486 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.486 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.486 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.488 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.628      ;
; 0.489 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.629      ;
; 0.489 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]                ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.629      ;
; 0.489 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.629      ;
; 0.497 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.498 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.498 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.499 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.499 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.499 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.500 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.501 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.501 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.502 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]                ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.502 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.510 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.511 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.512 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.652      ;
; 0.513 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.514 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.551 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.691      ;
; 0.552 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.692      ;
; 0.552 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.692      ;
; 0.554 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.694      ;
; 0.555 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.695      ;
; 0.555 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]                ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.695      ;
; 0.563 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.703      ;
; 0.564 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.704      ;
; 0.564 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.704      ;
; 0.565 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.705      ;
; 0.566 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.706      ;
; 0.567 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.707      ;
; 0.568 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]                ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.575 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]                 ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.117      ; 0.471      ;
; 0.576 ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]  ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]                 ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.716      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'                                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                               ; Clock Edge ; Target                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst9                                                                         ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst9                                                                         ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst9                                                                         ;
; 0.362  ; 0.362        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst9|clk                                                                     ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita0|cout       ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita10|cin       ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita10|cout      ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita10~0|cin     ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita1|cin        ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita1|cout       ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita2|cin        ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita2|cout       ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita3|cin        ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita3|cout       ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita4|cin        ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita4|cout       ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita5|cin        ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita5|cout       ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita6|cin        ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita6|cout       ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita7|cin        ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita7|cout       ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita8|cin        ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita8|cout       ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita9|cin        ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita9|cout       ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita0|dataa      ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita10~0|combout ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita10~0|combout ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita0|cout       ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita10|cin       ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita10|cout      ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita10~0|cin     ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita1|cin        ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita1|cout       ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita2|cin        ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita2|cout       ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita3|cin        ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita3|cout       ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita4|cin        ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita4|cout       ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita5|cin        ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita5|cout       ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita6|cin        ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita6|cout       ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita7|cin        ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita7|cout       ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita8|cin        ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita8|cout       ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita9|cin        ;
; 0.494  ; 0.494        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita9|cout       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|q          ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita0|dataa      ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst9|clk                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; 24.597 ; 24.597       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0]           ;
; 24.597 ; 24.597       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst13|altpll_component|auto_generated|pll1|observablevcoout ;
; 24.623 ; 24.623       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                                  ;
; 24.625 ; 24.625       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst13|altpll_component|auto_generated|pll1|inclk[0]         ;
; 25.000 ; 25.000       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                                  ;
; 25.000 ; 25.000       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                                  ;
; 25.374 ; 25.374       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst13|altpll_component|auto_generated|pll1|inclk[0]         ;
; 25.377 ; 25.377       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                                  ;
; 25.401 ; 25.401       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0]           ;
; 25.401 ; 25.401       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst13|altpll_component|auto_generated|pll1|observablevcoout ;
; 46.000 ; 50.000       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                          ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst13|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                                                              ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; 499.734 ; 499.964      ; 0.230          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 499.734 ; 499.964      ; 0.230          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg       ;
; 499.736 ; 499.966      ; 0.230          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 499.758 ; 499.974      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SPK0:inst2|inst1                                                                                                    ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]                 ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]                 ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]                 ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]                 ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]                 ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]                 ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]                 ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]                 ;
; 499.798 ; 500.014      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]                 ;
; 499.798 ; 500.014      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]                ;
; 499.798 ; 500.014      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]                 ;
; 499.798 ; 500.014      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]                 ;
; 499.798 ; 500.014      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]                 ;
; 499.798 ; 500.014      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]                 ;
; 499.798 ; 500.014      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]                 ;
; 499.798 ; 500.014      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]                 ;
; 499.798 ; 500.014      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]                 ;
; 499.798 ; 500.014      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]                 ;
; 499.798 ; 500.014      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]                 ;
; 499.799 ; 499.983      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]                 ;
; 499.799 ; 499.983      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]                ;
; 499.799 ; 499.983      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]                 ;
; 499.799 ; 499.983      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]                 ;
; 499.799 ; 499.983      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]                 ;
; 499.799 ; 499.983      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]                 ;
; 499.799 ; 499.983      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]                 ;
; 499.799 ; 499.983      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]                 ;
; 499.799 ; 499.983      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]                 ;
; 499.799 ; 499.983      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]                 ;
; 499.799 ; 499.983      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]                 ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]                 ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]                 ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]                 ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]                 ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]                 ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]                 ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]                 ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]                 ;
; 499.803 ; 500.033      ; 0.230          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 499.803 ; 500.033      ; 0.230          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 499.803 ; 500.033      ; 0.230          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|RAM:inst8|altsyncram:altsyncram_component|altsyncram_0tg1:auto_generated|ram_block1a0~porta_we_reg       ;
; 499.842 ; 500.026      ; 0.184          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SPK0:inst2|inst1                                                                                                    ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                             ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                             ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                             ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                             ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                             ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                             ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                                             ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                                             ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst8|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
; 499.979 ; 499.979      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst1|clk                                                                                                     ;
; 499.979 ; 499.979      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                              ;
; 499.979 ; 499.979      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[10]|clk                                             ;
; 499.979 ; 499.979      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                              ;
; 499.979 ; 499.979      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                              ;
; 499.979 ; 499.979      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                              ;
; 499.979 ; 499.979      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                              ;
; 499.979 ; 499.979      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                              ;
; 499.979 ; 499.979      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                                              ;
; 499.979 ; 499.979      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                                              ;
; 499.979 ; 499.979      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[8]|clk                                              ;
; 499.979 ; 499.979      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[9]|clk                                              ;
; 499.999 ; 499.999      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst13|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                            ;
; 499.999 ; 499.999      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst13|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                              ;
; 500.001 ; 500.001      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst13|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                            ;
; 500.001 ; 500.001      ; 0.000          ; Low Pulse Width  ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst13|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                              ;
; 500.020 ; 500.020      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst1|clk                                                                                                     ;
; 500.020 ; 500.020      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                              ;
; 500.020 ; 500.020      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[10]|clk                                             ;
; 500.020 ; 500.020      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                              ;
; 500.020 ; 500.020      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                              ;
; 500.020 ; 500.020      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                              ;
; 500.020 ; 500.020      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                              ;
; 500.020 ; 500.020      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                              ;
; 500.020 ; 500.020      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                                              ;
; 500.020 ; 500.020      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                                              ;
; 500.020 ; 500.020      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[8]|clk                                              ;
; 500.020 ; 500.020      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|inst|lpm_counter_component|auto_generated|counter_reg_bit[9]|clk                                              ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                             ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                             ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                             ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                             ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                             ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                             ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                                             ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst7|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                                             ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst6|inst8|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[0]                 ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[1]                 ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[2]                 ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[3]                 ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[4]                 ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[5]                 ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[6]                 ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst13|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PROM:inst6|CNT8B:inst7|lpm_counter:lpm_counter_component|cntr_5ri:auto_generated|counter_reg_bit[7]                 ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; CLK_en    ; CLK        ; 1.502 ; 1.792 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
; CLR0      ; CLK        ; 1.330 ; 1.635 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
; DIN[*]    ; CLK        ; 3.301 ; 4.014 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[0]   ; CLK        ; 3.201 ; 3.868 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[1]   ; CLK        ; 3.297 ; 4.006 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[2]   ; CLK        ; 3.074 ; 3.661 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[3]   ; CLK        ; 3.301 ; 4.014 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[4]   ; CLK        ; 3.111 ; 3.739 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[5]   ; CLK        ; 3.245 ; 3.940 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[6]   ; CLK        ; 3.208 ; 3.819 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[7]   ; CLK        ; 3.138 ; 3.865 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
; wren      ; CLK        ; 0.947 ; 1.287 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+-----------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-----------+------------+--------+--------+------------+----------------------------------------------------+
; CLK_en    ; CLK        ; -1.033 ; -1.347 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
; CLR0      ; CLK        ; -0.980 ; -1.318 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
; DIN[*]    ; CLK        ; -2.202 ; -2.830 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[0]   ; CLK        ; -2.543 ; -3.198 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[1]   ; CLK        ; -2.245 ; -2.879 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[2]   ; CLK        ; -2.202 ; -2.830 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[3]   ; CLK        ; -2.347 ; -3.009 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[4]   ; CLK        ; -2.383 ; -3.052 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[5]   ; CLK        ; -2.560 ; -3.142 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[6]   ; CLK        ; -2.626 ; -3.198 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[7]   ; CLK        ; -2.615 ; -3.135 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
; wren      ; CLK        ; -0.620 ; -0.964 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                              ;
+-----------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                     ;
+-----------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; SPK       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 4.160 ; 4.345 ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ;
+-----------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                      ;
+-----------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                     ;
+-----------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; SPK       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 3.906 ; 4.085 ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ;
+-----------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; DIN[0]     ; H           ; 4.728 ;       ;       ; 5.465 ;
; DIN[0]     ; LED[0]      ; 7.159 ; 7.378 ; 7.816 ; 7.979 ;
; DIN[0]     ; LED[1]      ; 7.042 ; 7.164 ; 7.666 ; 7.770 ;
; DIN[0]     ; LED[2]      ; 7.801 ; 7.537 ; 8.402 ; 8.189 ;
; DIN[0]     ; LED[3]      ; 7.100 ; 7.016 ; 7.720 ; 7.617 ;
; DIN[0]     ; LED[4]      ; 7.047 ; 6.959 ; 7.690 ; 7.560 ;
; DIN[0]     ; LED[5]      ; 7.193 ; 7.018 ; 7.794 ; 7.668 ;
; DIN[0]     ; LED[6]      ; 6.934 ; 6.848 ; 7.542 ; 7.461 ;
; DIN[0]     ; LIUSHUI[0]  ; 6.537 ; 6.649 ; 7.153 ; 7.279 ;
; DIN[0]     ; LIUSHUI[1]  ; 7.463 ; 7.635 ; 8.063 ; 8.236 ;
; DIN[0]     ; LIUSHUI[2]  ; 6.777 ; 6.813 ; 7.378 ; 7.425 ;
; DIN[0]     ; LIUSHUI[3]  ; 6.709 ; 6.748 ; 7.310 ; 7.367 ;
; DIN[0]     ; LIUSHUI[4]  ; 6.701 ; 6.785 ; 7.370 ; 7.386 ;
; DIN[0]     ; LIUSHUI[5]  ; 6.733 ; 6.844 ; 7.385 ; 7.445 ;
; DIN[0]     ; LIUSHUI[6]  ; 6.737 ; 6.776 ; 7.362 ; 7.379 ;
; DIN[1]     ; H           ; 4.855 ;       ;       ; 5.603 ;
; DIN[1]     ; LED[0]      ; 7.193 ; 7.390 ; 7.954 ; 8.086 ;
; DIN[1]     ; LED[1]      ; 7.054 ; 7.167 ; 7.804 ; 7.908 ;
; DIN[1]     ; LED[2]      ; 7.813 ; 7.566 ; 8.513 ; 8.327 ;
; DIN[1]     ; LED[3]      ; 7.104 ; 7.028 ; 7.858 ; 7.718 ;
; DIN[1]     ; LED[4]      ; 7.067 ; 6.971 ; 7.828 ; 7.657 ;
; DIN[1]     ; LED[5]      ; 7.205 ; 7.045 ; 7.907 ; 7.806 ;
; DIN[1]     ; LED[6]      ; 6.946 ; 6.860 ; 7.680 ; 7.599 ;
; DIN[1]     ; LIUSHUI[0]  ; 6.532 ; 6.661 ; 7.291 ; 7.417 ;
; DIN[1]     ; LIUSHUI[1]  ; 7.453 ; 7.647 ; 8.187 ; 8.373 ;
; DIN[1]     ; LIUSHUI[2]  ; 6.789 ; 6.803 ; 7.453 ; 7.563 ;
; DIN[1]     ; LIUSHUI[3]  ; 6.721 ; 6.744 ; 7.385 ; 7.505 ;
; DIN[1]     ; LIUSHUI[4]  ; 6.747 ; 6.797 ; 7.508 ; 7.521 ;
; DIN[1]     ; LIUSHUI[5]  ; 6.762 ; 6.856 ; 7.523 ; 7.556 ;
; DIN[1]     ; LIUSHUI[6]  ; 6.749 ; 6.766 ; 7.500 ; 7.517 ;
; DIN[2]     ; H           ; 4.538 ;       ;       ; 5.247 ;
; DIN[2]     ; LED[0]      ; 7.087 ; 7.284 ; 7.674 ; 7.871 ;
; DIN[2]     ; LED[1]      ; 6.948 ; 7.061 ; 7.535 ; 7.648 ;
; DIN[2]     ; LED[2]      ; 7.707 ; 7.460 ; 8.294 ; 8.047 ;
; DIN[2]     ; LED[3]      ; 6.998 ; 6.922 ; 7.585 ; 7.509 ;
; DIN[2]     ; LED[4]      ; 6.961 ; 6.865 ; 7.548 ; 7.452 ;
; DIN[2]     ; LED[5]      ; 7.099 ; 6.939 ; 7.686 ; 7.526 ;
; DIN[2]     ; LED[6]      ; 6.840 ; 6.754 ; 7.427 ; 7.341 ;
; DIN[2]     ; LIUSHUI[0]  ; 6.426 ; 6.555 ; 7.013 ; 7.142 ;
; DIN[2]     ; LIUSHUI[1]  ; 7.347 ; 7.541 ; 7.934 ; 8.128 ;
; DIN[2]     ; LIUSHUI[2]  ; 6.683 ; 6.697 ; 7.270 ; 7.284 ;
; DIN[2]     ; LIUSHUI[3]  ; 6.615 ; 6.638 ; 7.202 ; 7.225 ;
; DIN[2]     ; LIUSHUI[4]  ; 6.641 ; 6.691 ; 7.228 ; 7.278 ;
; DIN[2]     ; LIUSHUI[5]  ; 6.656 ; 6.750 ; 7.243 ; 7.337 ;
; DIN[2]     ; LIUSHUI[6]  ; 6.643 ; 6.660 ; 7.230 ; 7.247 ;
; DIN[3]     ; H           ; 4.859 ;       ;       ; 5.611 ;
; DIN[3]     ; LED[0]      ; 7.139 ; 7.271 ; 7.962 ; 8.094 ;
; DIN[3]     ; LED[1]      ; 6.989 ; 7.058 ; 7.812 ; 7.916 ;
; DIN[3]     ; LED[2]      ; 7.663 ; 7.512 ; 8.521 ; 8.335 ;
; DIN[3]     ; LED[3]      ; 7.043 ; 6.903 ; 7.866 ; 7.726 ;
; DIN[3]     ; LED[4]      ; 7.013 ; 6.808 ; 7.836 ; 7.665 ;
; DIN[3]     ; LED[5]      ; 7.057 ; 6.991 ; 7.915 ; 7.814 ;
; DIN[3]     ; LED[6]      ; 6.865 ; 6.784 ; 7.688 ; 7.607 ;
; DIN[3]     ; LIUSHUI[0]  ; 6.441 ; 6.602 ; 7.299 ; 7.425 ;
; DIN[3]     ; LIUSHUI[1]  ; 7.337 ; 7.558 ; 8.195 ; 8.381 ;
; DIN[3]     ; LIUSHUI[2]  ; 6.626 ; 6.748 ; 7.461 ; 7.571 ;
; DIN[3]     ; LIUSHUI[3]  ; 6.558 ; 6.690 ; 7.393 ; 7.513 ;
; DIN[3]     ; LIUSHUI[4]  ; 6.693 ; 6.671 ; 7.516 ; 7.529 ;
; DIN[3]     ; LIUSHUI[5]  ; 6.708 ; 6.706 ; 7.531 ; 7.564 ;
; DIN[3]     ; LIUSHUI[6]  ; 6.685 ; 6.667 ; 7.508 ; 7.525 ;
; DIN[4]     ; H           ; 4.392 ;       ;       ; 5.100 ;
; DIN[4]     ; LED[0]      ; 7.010 ; 7.229 ; 7.697 ; 7.916 ;
; DIN[4]     ; LED[1]      ; 6.893 ; 7.015 ; 7.580 ; 7.702 ;
; DIN[4]     ; LED[2]      ; 7.652 ; 7.388 ; 8.339 ; 8.075 ;
; DIN[4]     ; LED[3]      ; 6.951 ; 6.867 ; 7.638 ; 7.554 ;
; DIN[4]     ; LED[4]      ; 6.898 ; 6.810 ; 7.585 ; 7.497 ;
; DIN[4]     ; LED[5]      ; 7.044 ; 6.869 ; 7.731 ; 7.556 ;
; DIN[4]     ; LED[6]      ; 6.785 ; 6.699 ; 7.472 ; 7.386 ;
; DIN[4]     ; LIUSHUI[0]  ; 6.388 ; 6.500 ; 7.075 ; 7.187 ;
; DIN[4]     ; LIUSHUI[1]  ; 7.314 ; 7.486 ; 8.001 ; 8.173 ;
; DIN[4]     ; LIUSHUI[2]  ; 6.628 ; 6.664 ; 7.315 ; 7.351 ;
; DIN[4]     ; LIUSHUI[3]  ; 6.560 ; 6.599 ; 7.247 ; 7.286 ;
; DIN[4]     ; LIUSHUI[4]  ; 6.552 ; 6.636 ; 7.239 ; 7.323 ;
; DIN[4]     ; LIUSHUI[5]  ; 6.584 ; 6.695 ; 7.271 ; 7.382 ;
; DIN[4]     ; LIUSHUI[6]  ; 6.588 ; 6.627 ; 7.275 ; 7.314 ;
; DIN[5]     ; H           ; 4.803 ;       ;       ; 5.537 ;
; DIN[5]     ; LED[0]      ; 7.127 ; 7.324 ; 7.888 ; 8.020 ;
; DIN[5]     ; LED[1]      ; 6.988 ; 7.101 ; 7.738 ; 7.842 ;
; DIN[5]     ; LED[2]      ; 7.747 ; 7.500 ; 8.447 ; 8.261 ;
; DIN[5]     ; LED[3]      ; 7.038 ; 6.962 ; 7.792 ; 7.652 ;
; DIN[5]     ; LED[4]      ; 7.001 ; 6.905 ; 7.762 ; 7.591 ;
; DIN[5]     ; LED[5]      ; 7.139 ; 6.979 ; 7.841 ; 7.740 ;
; DIN[5]     ; LED[6]      ; 6.880 ; 6.794 ; 7.614 ; 7.533 ;
; DIN[5]     ; LIUSHUI[0]  ; 6.466 ; 6.595 ; 7.225 ; 7.351 ;
; DIN[5]     ; LIUSHUI[1]  ; 7.387 ; 7.581 ; 8.121 ; 8.307 ;
; DIN[5]     ; LIUSHUI[2]  ; 6.723 ; 6.737 ; 7.387 ; 7.497 ;
; DIN[5]     ; LIUSHUI[3]  ; 6.655 ; 6.678 ; 7.319 ; 7.439 ;
; DIN[5]     ; LIUSHUI[4]  ; 6.681 ; 6.731 ; 7.442 ; 7.455 ;
; DIN[5]     ; LIUSHUI[5]  ; 6.696 ; 6.790 ; 7.457 ; 7.490 ;
; DIN[5]     ; LIUSHUI[6]  ; 6.683 ; 6.700 ; 7.434 ; 7.451 ;
; DIN[6]     ; LED[0]      ; 7.197 ; 7.394 ; 7.796 ; 7.993 ;
; DIN[6]     ; LED[1]      ; 7.058 ; 7.171 ; 7.657 ; 7.770 ;
; DIN[6]     ; LED[2]      ; 7.817 ; 7.570 ; 8.416 ; 8.169 ;
; DIN[6]     ; LED[3]      ; 7.108 ; 7.032 ; 7.707 ; 7.631 ;
; DIN[6]     ; LED[4]      ; 7.071 ; 6.975 ; 7.670 ; 7.574 ;
; DIN[6]     ; LED[5]      ; 7.209 ; 7.049 ; 7.808 ; 7.648 ;
; DIN[6]     ; LED[6]      ; 6.950 ; 6.864 ; 7.549 ; 7.463 ;
; DIN[6]     ; LIUSHUI[0]  ; 6.536 ; 6.665 ; 7.135 ; 7.264 ;
; DIN[6]     ; LIUSHUI[1]  ; 7.457 ; 7.651 ; 8.056 ; 8.250 ;
; DIN[6]     ; LIUSHUI[2]  ; 6.793 ; 6.807 ; 7.392 ; 7.406 ;
; DIN[6]     ; LIUSHUI[3]  ; 6.725 ; 6.748 ; 7.324 ; 7.347 ;
; DIN[6]     ; LIUSHUI[4]  ; 6.751 ; 6.801 ; 7.350 ; 7.400 ;
; DIN[6]     ; LIUSHUI[5]  ; 6.766 ; 6.860 ; 7.365 ; 7.459 ;
; DIN[6]     ; LIUSHUI[6]  ; 6.753 ; 6.770 ; 7.352 ; 7.369 ;
; DIN[7]     ; H           ;       ; 4.634 ; 5.116 ;       ;
; DIN[7]     ; LED[0]      ; 6.985 ; 7.237 ; 7.823 ; 8.042 ;
; DIN[7]     ; LED[1]      ; 6.901 ; 7.014 ; 7.706 ; 7.828 ;
; DIN[7]     ; LED[2]      ; 7.660 ; 7.358 ; 8.465 ; 8.201 ;
; DIN[7]     ; LED[3]      ; 6.951 ; 6.875 ; 7.764 ; 7.680 ;
; DIN[7]     ; LED[4]      ; 6.865 ; 6.818 ; 7.711 ; 7.623 ;
; DIN[7]     ; LED[5]      ; 7.052 ; 6.837 ; 7.857 ; 7.682 ;
; DIN[7]     ; LED[6]      ; 6.793 ; 6.707 ; 7.598 ; 7.512 ;
; DIN[7]     ; LIUSHUI[0]  ; 6.355 ; 6.508 ; 7.201 ; 7.313 ;
; DIN[7]     ; LIUSHUI[1]  ; 7.281 ; 7.494 ; 8.127 ; 8.299 ;
; DIN[7]     ; LIUSHUI[2]  ; 6.636 ; 6.631 ; 7.441 ; 7.477 ;
; DIN[7]     ; LIUSHUI[3]  ; 6.568 ; 6.566 ; 7.373 ; 7.412 ;
; DIN[7]     ; LIUSHUI[4]  ; 6.539 ; 6.644 ; 7.365 ; 7.449 ;
; DIN[7]     ; LIUSHUI[5]  ; 6.554 ; 6.703 ; 7.397 ; 7.508 ;
; DIN[7]     ; LIUSHUI[6]  ; 6.596 ; 6.594 ; 7.401 ; 7.440 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; DIN[0]     ; H           ; 4.578 ;       ;       ; 5.288 ;
; DIN[0]     ; LED[0]      ; 6.294 ; 6.458 ; 6.996 ; 7.160 ;
; DIN[0]     ; LED[1]      ; 6.131 ; 6.280 ; 6.833 ; 6.982 ;
; DIN[0]     ; LED[2]      ; 6.872 ; 6.682 ; 7.574 ; 7.384 ;
; DIN[0]     ; LED[3]      ; 6.210 ; 6.097 ; 6.912 ; 6.799 ;
; DIN[0]     ; LED[4]      ; 6.205 ; 6.051 ; 6.907 ; 6.753 ;
; DIN[0]     ; LED[5]      ; 6.319 ; 6.144 ; 7.021 ; 6.846 ;
; DIN[0]     ; LED[6]      ; 6.084 ; 5.956 ; 6.786 ; 6.658 ;
; DIN[0]     ; LIUSHUI[0]  ; 5.734 ; 5.830 ; 6.436 ; 6.532 ;
; DIN[0]     ; LIUSHUI[1]  ; 6.654 ; 6.739 ; 7.356 ; 7.441 ;
; DIN[0]     ; LIUSHUI[2]  ; 5.890 ; 5.993 ; 6.592 ; 6.695 ;
; DIN[0]     ; LIUSHUI[3]  ; 5.836 ; 5.876 ; 6.538 ; 6.578 ;
; DIN[0]     ; LIUSHUI[4]  ; 5.876 ; 5.971 ; 6.578 ; 6.673 ;
; DIN[0]     ; LIUSHUI[5]  ; 5.912 ; 5.954 ; 6.614 ; 6.656 ;
; DIN[0]     ; LIUSHUI[6]  ; 5.883 ; 5.979 ; 6.585 ; 6.681 ;
; DIN[1]     ; H           ; 4.699 ;       ;       ; 5.421 ;
; DIN[1]     ; LED[0]      ; 5.942 ; 6.106 ; 6.710 ; 6.867 ;
; DIN[1]     ; LED[1]      ; 5.779 ; 5.928 ; 6.549 ; 6.691 ;
; DIN[1]     ; LED[2]      ; 6.520 ; 6.494 ; 7.387 ; 7.061 ;
; DIN[1]     ; LED[3]      ; 5.858 ; 5.745 ; 6.616 ; 6.510 ;
; DIN[1]     ; LED[4]      ; 6.012 ; 5.699 ; 6.584 ; 6.564 ;
; DIN[1]     ; LED[5]      ; 6.051 ; 5.792 ; 6.698 ; 6.698 ;
; DIN[1]     ; LED[6]      ; 5.821 ; 5.604 ; 6.463 ; 6.431 ;
; DIN[1]     ; LIUSHUI[0]  ; 5.382 ; 5.632 ; 6.219 ; 6.209 ;
; DIN[1]     ; LIUSHUI[1]  ; 6.392 ; 6.387 ; 7.033 ; 7.314 ;
; DIN[1]     ; LIUSHUI[2]  ; 5.538 ; 5.770 ; 6.371 ; 6.372 ;
; DIN[1]     ; LIUSHUI[3]  ; 5.587 ; 5.524 ; 6.215 ; 6.437 ;
; DIN[1]     ; LIUSHUI[4]  ; 5.524 ; 5.718 ; 6.454 ; 6.350 ;
; DIN[1]     ; LIUSHUI[5]  ; 5.724 ; 5.602 ; 6.291 ; 6.469 ;
; DIN[1]     ; LIUSHUI[6]  ; 5.531 ; 5.718 ; 6.444 ; 6.358 ;
; DIN[2]     ; H           ; 4.401 ;       ;       ; 5.095 ;
; DIN[2]     ; LED[0]      ; 5.899 ; 6.063 ; 6.661 ; 6.818 ;
; DIN[2]     ; LED[1]      ; 5.736 ; 5.885 ; 6.500 ; 6.642 ;
; DIN[2]     ; LED[2]      ; 6.477 ; 6.451 ; 7.291 ; 7.012 ;
; DIN[2]     ; LED[3]      ; 5.815 ; 5.702 ; 6.567 ; 6.461 ;
; DIN[2]     ; LED[4]      ; 5.969 ; 5.656 ; 6.535 ; 6.470 ;
; DIN[2]     ; LED[5]      ; 6.008 ; 5.749 ; 6.649 ; 6.563 ;
; DIN[2]     ; LED[6]      ; 5.778 ; 5.561 ; 6.414 ; 6.375 ;
; DIN[2]     ; LIUSHUI[0]  ; 5.339 ; 5.589 ; 6.153 ; 6.160 ;
; DIN[2]     ; LIUSHUI[1]  ; 6.349 ; 6.344 ; 6.984 ; 7.158 ;
; DIN[2]     ; LIUSHUI[2]  ; 5.495 ; 5.727 ; 6.309 ; 6.323 ;
; DIN[2]     ; LIUSHUI[3]  ; 5.544 ; 5.481 ; 6.166 ; 6.295 ;
; DIN[2]     ; LIUSHUI[4]  ; 5.481 ; 5.675 ; 6.295 ; 6.301 ;
; DIN[2]     ; LIUSHUI[5]  ; 5.681 ; 5.559 ; 6.242 ; 6.373 ;
; DIN[2]     ; LIUSHUI[6]  ; 5.488 ; 5.675 ; 6.302 ; 6.309 ;
; DIN[3]     ; H           ; 4.709 ;       ;       ; 5.446 ;
; DIN[3]     ; LED[0]      ; 6.208 ; 6.372 ; 6.973 ; 7.137 ;
; DIN[3]     ; LED[1]      ; 6.045 ; 6.194 ; 6.810 ; 6.959 ;
; DIN[3]     ; LED[2]      ; 6.786 ; 6.698 ; 7.551 ; 7.379 ;
; DIN[3]     ; LED[3]      ; 6.124 ; 6.011 ; 6.889 ; 6.776 ;
; DIN[3]     ; LED[4]      ; 6.232 ; 5.965 ; 6.902 ; 6.730 ;
; DIN[3]     ; LED[5]      ; 6.319 ; 6.058 ; 7.016 ; 6.823 ;
; DIN[3]     ; LED[6]      ; 6.089 ; 5.870 ; 6.781 ; 6.635 ;
; DIN[3]     ; LIUSHUI[0]  ; 5.648 ; 5.900 ; 6.413 ; 6.527 ;
; DIN[3]     ; LIUSHUI[1]  ; 6.660 ; 6.653 ; 7.351 ; 7.418 ;
; DIN[3]     ; LIUSHUI[2]  ; 5.804 ; 6.009 ; 6.569 ; 6.690 ;
; DIN[3]     ; LIUSHUI[3]  ; 5.855 ; 5.790 ; 6.533 ; 6.555 ;
; DIN[3]     ; LIUSHUI[4]  ; 5.790 ; 5.986 ; 6.555 ; 6.668 ;
; DIN[3]     ; LIUSHUI[5]  ; 5.928 ; 5.868 ; 6.609 ; 6.633 ;
; DIN[3]     ; LIUSHUI[6]  ; 5.797 ; 5.977 ; 6.562 ; 6.676 ;
; DIN[4]     ; H           ; 4.280 ;       ;       ; 4.975 ;
; DIN[4]     ; LED[0]      ; 6.244 ; 6.408 ; 6.868 ; 7.032 ;
; DIN[4]     ; LED[1]      ; 6.081 ; 6.230 ; 6.705 ; 6.854 ;
; DIN[4]     ; LED[2]      ; 6.822 ; 6.629 ; 7.446 ; 7.274 ;
; DIN[4]     ; LED[3]      ; 6.160 ; 6.047 ; 6.784 ; 6.671 ;
; DIN[4]     ; LED[4]      ; 6.152 ; 6.001 ; 6.797 ; 6.625 ;
; DIN[4]     ; LED[5]      ; 6.266 ; 6.094 ; 6.911 ; 6.718 ;
; DIN[4]     ; LED[6]      ; 6.031 ; 5.906 ; 6.676 ; 6.530 ;
; DIN[4]     ; LIUSHUI[0]  ; 5.684 ; 5.777 ; 6.308 ; 6.422 ;
; DIN[4]     ; LIUSHUI[1]  ; 6.601 ; 6.689 ; 7.246 ; 7.313 ;
; DIN[4]     ; LIUSHUI[2]  ; 5.840 ; 5.940 ; 6.464 ; 6.585 ;
; DIN[4]     ; LIUSHUI[3]  ; 5.783 ; 5.826 ; 6.428 ; 6.450 ;
; DIN[4]     ; LIUSHUI[4]  ; 5.826 ; 5.918 ; 6.450 ; 6.563 ;
; DIN[4]     ; LIUSHUI[5]  ; 5.859 ; 5.904 ; 6.504 ; 6.528 ;
; DIN[4]     ; LIUSHUI[6]  ; 5.833 ; 5.926 ; 6.457 ; 6.571 ;
; DIN[5]     ; H           ; 4.654 ;       ;       ; 5.375 ;
; DIN[5]     ; LED[0]      ; 6.257 ; 6.421 ; 6.839 ; 7.003 ;
; DIN[5]     ; LED[1]      ; 6.094 ; 6.243 ; 6.676 ; 6.825 ;
; DIN[5]     ; LED[2]      ; 6.835 ; 6.704 ; 7.417 ; 7.391 ;
; DIN[5]     ; LED[3]      ; 6.173 ; 6.060 ; 6.755 ; 6.642 ;
; DIN[5]     ; LED[4]      ; 6.227 ; 6.014 ; 6.909 ; 6.596 ;
; DIN[5]     ; LED[5]      ; 6.341 ; 6.107 ; 6.948 ; 6.689 ;
; DIN[5]     ; LED[6]      ; 6.106 ; 5.919 ; 6.718 ; 6.501 ;
; DIN[5]     ; LIUSHUI[0]  ; 5.697 ; 5.852 ; 6.279 ; 6.529 ;
; DIN[5]     ; LIUSHUI[1]  ; 6.676 ; 6.702 ; 7.289 ; 7.284 ;
; DIN[5]     ; LIUSHUI[2]  ; 5.853 ; 6.015 ; 6.435 ; 6.667 ;
; DIN[5]     ; LIUSHUI[3]  ; 5.858 ; 5.839 ; 6.484 ; 6.421 ;
; DIN[5]     ; LIUSHUI[4]  ; 5.839 ; 5.993 ; 6.421 ; 6.615 ;
; DIN[5]     ; LIUSHUI[5]  ; 5.934 ; 5.917 ; 6.621 ; 6.499 ;
; DIN[5]     ; LIUSHUI[6]  ; 5.846 ; 6.001 ; 6.428 ; 6.615 ;
; DIN[6]     ; LED[0]      ; 6.371 ; 6.535 ; 6.949 ; 7.113 ;
; DIN[6]     ; LED[1]      ; 6.208 ; 6.357 ; 6.786 ; 6.935 ;
; DIN[6]     ; LED[2]      ; 6.949 ; 6.765 ; 7.527 ; 7.337 ;
; DIN[6]     ; LED[3]      ; 6.287 ; 6.174 ; 6.865 ; 6.752 ;
; DIN[6]     ; LED[4]      ; 6.288 ; 6.128 ; 6.860 ; 6.706 ;
; DIN[6]     ; LED[5]      ; 6.402 ; 6.221 ; 6.974 ; 6.799 ;
; DIN[6]     ; LED[6]      ; 6.167 ; 6.033 ; 6.739 ; 6.611 ;
; DIN[6]     ; LIUSHUI[0]  ; 5.811 ; 5.913 ; 6.389 ; 6.485 ;
; DIN[6]     ; LIUSHUI[1]  ; 6.737 ; 6.816 ; 7.309 ; 7.394 ;
; DIN[6]     ; LIUSHUI[2]  ; 5.967 ; 6.076 ; 6.545 ; 6.648 ;
; DIN[6]     ; LIUSHUI[3]  ; 5.919 ; 5.953 ; 6.491 ; 6.531 ;
; DIN[6]     ; LIUSHUI[4]  ; 5.953 ; 6.054 ; 6.531 ; 6.626 ;
; DIN[6]     ; LIUSHUI[5]  ; 5.995 ; 6.031 ; 6.567 ; 6.609 ;
; DIN[6]     ; LIUSHUI[6]  ; 5.960 ; 6.062 ; 6.538 ; 6.634 ;
; DIN[7]     ; H           ;       ; 4.491 ; 4.973 ;       ;
; DIN[7]     ; LED[0]      ; 6.393 ; 6.557 ; 6.950 ; 7.114 ;
; DIN[7]     ; LED[1]      ; 6.230 ; 6.379 ; 6.787 ; 6.936 ;
; DIN[7]     ; LED[2]      ; 6.971 ; 6.781 ; 7.528 ; 7.322 ;
; DIN[7]     ; LED[3]      ; 6.309 ; 6.196 ; 6.866 ; 6.753 ;
; DIN[7]     ; LED[4]      ; 6.304 ; 6.150 ; 6.845 ; 6.707 ;
; DIN[7]     ; LED[5]      ; 6.418 ; 6.243 ; 6.959 ; 6.800 ;
; DIN[7]     ; LED[6]      ; 6.183 ; 6.055 ; 6.724 ; 6.612 ;
; DIN[7]     ; LIUSHUI[0]  ; 5.833 ; 5.929 ; 6.390 ; 6.470 ;
; DIN[7]     ; LIUSHUI[1]  ; 6.753 ; 6.838 ; 7.294 ; 7.395 ;
; DIN[7]     ; LIUSHUI[2]  ; 5.989 ; 6.092 ; 6.546 ; 6.633 ;
; DIN[7]     ; LIUSHUI[3]  ; 5.935 ; 5.975 ; 6.476 ; 6.532 ;
; DIN[7]     ; LIUSHUI[4]  ; 5.975 ; 6.070 ; 6.532 ; 6.611 ;
; DIN[7]     ; LIUSHUI[5]  ; 6.011 ; 6.053 ; 6.552 ; 6.610 ;
; DIN[7]     ; LIUSHUI[6]  ; 5.982 ; 6.078 ; 6.539 ; 6.619 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                ;
+------------------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                                                                ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                     ; -1.632  ; -0.167 ; N/A      ; N/A     ; -1.487              ;
;  CLK                                                                                                 ; N/A     ; N/A    ; N/A      ; N/A     ; 24.597              ;
;  SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; -0.368  ; 0.014  ; N/A      ; N/A     ; -1.487              ;
;  inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; -1.632  ; -0.167 ; N/A      ; N/A     ; 499.718             ;
; Design-wide TNS                                                                                      ; -14.971 ; -0.167 ; 0.0      ; 0.0     ; -1.504              ;
;  CLK                                                                                                 ; N/A     ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; -0.368  ; 0.000  ; N/A      ; N/A     ; -1.504              ;
;  inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; -14.603 ; -0.167 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+
; CLK_en    ; CLK        ; 2.970 ; 3.153 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
; CLR0      ; CLK        ; 2.679 ; 2.824 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
; DIN[*]    ; CLK        ; 7.239 ; 7.270 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[0]   ; CLK        ; 6.937 ; 6.960 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[1]   ; CLK        ; 7.239 ; 7.270 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[2]   ; CLK        ; 6.426 ; 6.680 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[3]   ; CLK        ; 7.212 ; 7.262 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[4]   ; CLK        ; 6.444 ; 6.649 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[5]   ; CLK        ; 7.089 ; 7.097 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[6]   ; CLK        ; 6.664 ; 6.879 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[7]   ; CLK        ; 6.691 ; 6.892 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
; wren      ; CLK        ; 1.721 ; 1.930 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+-----------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-----------+------------+--------+--------+------------+----------------------------------------------------+
; CLK_en    ; CLK        ; -1.033 ; -1.347 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
; CLR0      ; CLK        ; -0.980 ; -1.318 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
; DIN[*]    ; CLK        ; -2.202 ; -2.830 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[0]   ; CLK        ; -2.543 ; -3.198 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[1]   ; CLK        ; -2.245 ; -2.879 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[2]   ; CLK        ; -2.202 ; -2.830 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[3]   ; CLK        ; -2.347 ; -3.009 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[4]   ; CLK        ; -2.383 ; -3.052 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[5]   ; CLK        ; -2.560 ; -3.142 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[6]   ; CLK        ; -2.626 ; -3.198 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
;  DIN[7]   ; CLK        ; -2.615 ; -3.135 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
; wren      ; CLK        ; -0.620 ; -0.964 ; Rise       ; inst13|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                              ;
+-----------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                     ;
+-----------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; SPK       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 9.174 ; 9.012 ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ;
+-----------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                      ;
+-----------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                     ;
+-----------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; SPK       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 3.906 ; 4.085 ; Rise       ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ;
+-----------+-----------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; DIN[0]     ; H           ; 10.325 ;        ;        ; 10.181 ;
; DIN[0]     ; LED[0]      ; 15.731 ; 15.445 ; 15.725 ; 15.633 ;
; DIN[0]     ; LED[1]      ; 15.382 ; 15.060 ; 15.516 ; 15.245 ;
; DIN[0]     ; LED[2]      ; 16.036 ; 16.258 ; 16.224 ; 16.254 ;
; DIN[0]     ; LED[3]      ; 15.004 ; 15.240 ; 15.085 ; 15.428 ;
; DIN[0]     ; LED[4]      ; 14.891 ; 15.046 ; 14.919 ; 15.234 ;
; DIN[0]     ; LED[5]      ; 15.120 ; 15.332 ; 15.308 ; 15.337 ;
; DIN[0]     ; LED[6]      ; 14.624 ; 14.887 ; 14.756 ; 15.018 ;
; DIN[0]     ; LIUSHUI[0]  ; 14.109 ; 14.114 ; 14.253 ; 14.228 ;
; DIN[0]     ; LIUSHUI[1]  ; 15.441 ; 15.606 ; 15.612 ; 15.745 ;
; DIN[0]     ; LIUSHUI[2]  ; 14.654 ; 14.409 ; 14.842 ; 14.485 ;
; DIN[0]     ; LIUSHUI[3]  ; 14.466 ; 14.315 ; 14.654 ; 14.360 ;
; DIN[0]     ; LIUSHUI[4]  ; 14.657 ; 14.326 ; 14.623 ; 14.514 ;
; DIN[0]     ; LIUSHUI[5]  ; 14.735 ; 14.422 ; 14.731 ; 14.610 ;
; DIN[0]     ; LIUSHUI[6]  ; 14.650 ; 14.261 ; 14.772 ; 14.418 ;
; DIN[1]     ; H           ; 10.627 ;        ;        ; 10.491 ;
; DIN[1]     ; LED[0]      ; 16.033 ; 15.711 ; 15.941 ; 15.754 ;
; DIN[1]     ; LED[1]      ; 15.684 ; 15.362 ; 15.637 ; 15.366 ;
; DIN[1]     ; LED[2]      ; 16.266 ; 16.560 ; 16.345 ; 16.468 ;
; DIN[1]     ; LED[3]      ; 15.306 ; 15.491 ; 15.214 ; 15.549 ;
; DIN[1]     ; LED[4]      ; 15.193 ; 15.247 ; 15.101 ; 15.355 ;
; DIN[1]     ; LED[5]      ; 15.350 ; 15.634 ; 15.429 ; 15.542 ;
; DIN[1]     ; LED[6]      ; 14.926 ; 15.189 ; 14.877 ; 15.139 ;
; DIN[1]     ; LIUSHUI[0]  ; 14.411 ; 14.416 ; 14.387 ; 14.349 ;
; DIN[1]     ; LIUSHUI[1]  ; 15.743 ; 15.908 ; 15.746 ; 15.866 ;
; DIN[1]     ; LIUSHUI[2]  ; 14.815 ; 14.711 ; 14.963 ; 14.619 ;
; DIN[1]     ; LIUSHUI[3]  ; 14.630 ; 14.617 ; 14.775 ; 14.525 ;
; DIN[1]     ; LIUSHUI[4]  ; 14.959 ; 14.590 ; 14.867 ; 14.635 ;
; DIN[1]     ; LIUSHUI[5]  ; 15.037 ; 14.652 ; 14.945 ; 14.731 ;
; DIN[1]     ; LIUSHUI[6]  ; 14.952 ; 14.563 ; 14.893 ; 14.552 ;
; DIN[2]     ; H           ; 9.814  ;        ;        ; 9.745  ;
; DIN[2]     ; LED[0]      ; 15.438 ; 15.251 ; 15.703 ; 15.516 ;
; DIN[2]     ; LED[1]      ; 15.134 ; 14.863 ; 15.399 ; 15.128 ;
; DIN[2]     ; LED[2]      ; 15.842 ; 15.965 ; 16.107 ; 16.230 ;
; DIN[2]     ; LED[3]      ; 14.711 ; 15.046 ; 14.976 ; 15.311 ;
; DIN[2]     ; LED[4]      ; 14.598 ; 14.852 ; 14.863 ; 15.117 ;
; DIN[2]     ; LED[5]      ; 14.926 ; 15.039 ; 15.191 ; 15.304 ;
; DIN[2]     ; LED[6]      ; 14.374 ; 14.636 ; 14.639 ; 14.901 ;
; DIN[2]     ; LIUSHUI[0]  ; 13.884 ; 13.846 ; 14.149 ; 14.111 ;
; DIN[2]     ; LIUSHUI[1]  ; 15.243 ; 15.363 ; 15.508 ; 15.628 ;
; DIN[2]     ; LIUSHUI[2]  ; 14.460 ; 14.116 ; 14.725 ; 14.381 ;
; DIN[2]     ; LIUSHUI[3]  ; 14.272 ; 14.022 ; 14.537 ; 14.287 ;
; DIN[2]     ; LIUSHUI[4]  ; 14.364 ; 14.132 ; 14.629 ; 14.397 ;
; DIN[2]     ; LIUSHUI[5]  ; 14.442 ; 14.228 ; 14.707 ; 14.493 ;
; DIN[2]     ; LIUSHUI[6]  ; 14.390 ; 14.049 ; 14.655 ; 14.314 ;
; DIN[3]     ; H           ; 10.600 ;        ;        ; 10.483 ;
; DIN[3]     ; LED[0]      ; 16.006 ; 15.684 ; 15.838 ; 15.547 ;
; DIN[3]     ; LED[1]      ; 15.657 ; 15.335 ; 15.489 ; 15.239 ;
; DIN[3]     ; LED[2]      ; 16.239 ; 16.533 ; 16.143 ; 16.365 ;
; DIN[3]     ; LED[3]      ; 15.279 ; 15.464 ; 15.111 ; 15.296 ;
; DIN[3]     ; LED[4]      ; 15.166 ; 15.220 ; 14.998 ; 15.124 ;
; DIN[3]     ; LED[5]      ; 15.323 ; 15.607 ; 15.227 ; 15.439 ;
; DIN[3]     ; LED[6]      ; 14.899 ; 15.162 ; 14.741 ; 14.994 ;
; DIN[3]     ; LIUSHUI[0]  ; 14.384 ; 14.389 ; 14.288 ; 14.221 ;
; DIN[3]     ; LIUSHUI[1]  ; 15.716 ; 15.881 ; 15.620 ; 15.713 ;
; DIN[3]     ; LIUSHUI[2]  ; 14.788 ; 14.684 ; 14.691 ; 14.516 ;
; DIN[3]     ; LIUSHUI[3]  ; 14.603 ; 14.590 ; 14.507 ; 14.422 ;
; DIN[3]     ; LIUSHUI[4]  ; 14.932 ; 14.563 ; 14.764 ; 14.467 ;
; DIN[3]     ; LIUSHUI[5]  ; 15.010 ; 14.625 ; 14.842 ; 14.529 ;
; DIN[3]     ; LIUSHUI[6]  ; 14.925 ; 14.536 ; 14.757 ; 14.440 ;
; DIN[4]     ; H           ; 9.400  ;        ;        ; 9.328  ;
; DIN[4]     ; LED[0]      ; 15.319 ; 15.227 ; 15.374 ; 15.282 ;
; DIN[4]     ; LED[1]      ; 15.110 ; 14.839 ; 15.165 ; 14.894 ;
; DIN[4]     ; LED[2]      ; 15.818 ; 15.848 ; 15.873 ; 15.903 ;
; DIN[4]     ; LED[3]      ; 14.679 ; 15.022 ; 14.734 ; 15.077 ;
; DIN[4]     ; LED[4]      ; 14.513 ; 14.828 ; 14.568 ; 14.883 ;
; DIN[4]     ; LED[5]      ; 14.902 ; 14.931 ; 14.957 ; 14.986 ;
; DIN[4]     ; LED[6]      ; 14.350 ; 14.612 ; 14.405 ; 14.667 ;
; DIN[4]     ; LIUSHUI[0]  ; 13.847 ; 13.822 ; 13.902 ; 13.877 ;
; DIN[4]     ; LIUSHUI[1]  ; 15.206 ; 15.339 ; 15.261 ; 15.394 ;
; DIN[4]     ; LIUSHUI[2]  ; 14.436 ; 14.079 ; 14.491 ; 14.134 ;
; DIN[4]     ; LIUSHUI[3]  ; 14.248 ; 13.954 ; 14.303 ; 14.009 ;
; DIN[4]     ; LIUSHUI[4]  ; 14.217 ; 14.108 ; 14.272 ; 14.163 ;
; DIN[4]     ; LIUSHUI[5]  ; 14.325 ; 14.204 ; 14.380 ; 14.259 ;
; DIN[4]     ; LIUSHUI[6]  ; 14.366 ; 14.012 ; 14.421 ; 14.067 ;
; DIN[5]     ; H           ; 10.477 ;        ;        ; 10.318 ;
; DIN[5]     ; LED[0]      ; 15.883 ; 15.561 ; 15.760 ; 15.573 ;
; DIN[5]     ; LED[1]      ; 15.534 ; 15.212 ; 15.456 ; 15.185 ;
; DIN[5]     ; LED[2]      ; 16.116 ; 16.410 ; 16.164 ; 16.287 ;
; DIN[5]     ; LED[3]      ; 15.156 ; 15.341 ; 15.033 ; 15.368 ;
; DIN[5]     ; LED[4]      ; 15.043 ; 15.097 ; 14.920 ; 15.174 ;
; DIN[5]     ; LED[5]      ; 15.200 ; 15.484 ; 15.248 ; 15.361 ;
; DIN[5]     ; LED[6]      ; 14.776 ; 15.039 ; 14.696 ; 14.958 ;
; DIN[5]     ; LIUSHUI[0]  ; 14.261 ; 14.266 ; 14.206 ; 14.168 ;
; DIN[5]     ; LIUSHUI[1]  ; 15.593 ; 15.758 ; 15.565 ; 15.685 ;
; DIN[5]     ; LIUSHUI[2]  ; 14.665 ; 14.561 ; 14.782 ; 14.438 ;
; DIN[5]     ; LIUSHUI[3]  ; 14.480 ; 14.467 ; 14.594 ; 14.344 ;
; DIN[5]     ; LIUSHUI[4]  ; 14.809 ; 14.440 ; 14.686 ; 14.454 ;
; DIN[5]     ; LIUSHUI[5]  ; 14.887 ; 14.502 ; 14.764 ; 14.550 ;
; DIN[5]     ; LIUSHUI[6]  ; 14.802 ; 14.413 ; 14.712 ; 14.371 ;
; DIN[6]     ; LED[0]      ; 15.687 ; 15.500 ; 15.902 ; 15.715 ;
; DIN[6]     ; LED[1]      ; 15.383 ; 15.112 ; 15.598 ; 15.327 ;
; DIN[6]     ; LED[2]      ; 16.091 ; 16.214 ; 16.306 ; 16.429 ;
; DIN[6]     ; LED[3]      ; 14.960 ; 15.295 ; 15.175 ; 15.510 ;
; DIN[6]     ; LED[4]      ; 14.847 ; 15.101 ; 15.062 ; 15.316 ;
; DIN[6]     ; LED[5]      ; 15.175 ; 15.288 ; 15.390 ; 15.503 ;
; DIN[6]     ; LED[6]      ; 14.623 ; 14.885 ; 14.838 ; 15.100 ;
; DIN[6]     ; LIUSHUI[0]  ; 14.133 ; 14.095 ; 14.348 ; 14.310 ;
; DIN[6]     ; LIUSHUI[1]  ; 15.492 ; 15.612 ; 15.707 ; 15.827 ;
; DIN[6]     ; LIUSHUI[2]  ; 14.709 ; 14.365 ; 14.924 ; 14.580 ;
; DIN[6]     ; LIUSHUI[3]  ; 14.521 ; 14.271 ; 14.736 ; 14.486 ;
; DIN[6]     ; LIUSHUI[4]  ; 14.613 ; 14.381 ; 14.828 ; 14.596 ;
; DIN[6]     ; LIUSHUI[5]  ; 14.691 ; 14.477 ; 14.906 ; 14.692 ;
; DIN[6]     ; LIUSHUI[6]  ; 14.639 ; 14.298 ; 14.854 ; 14.513 ;
; DIN[7]     ; H           ;        ; 9.362  ; 9.894  ;        ;
; DIN[7]     ; LED[0]      ; 15.551 ; 15.459 ; 15.569 ; 15.401 ;
; DIN[7]     ; LED[1]      ; 15.342 ; 15.071 ; 15.284 ; 15.048 ;
; DIN[7]     ; LED[2]      ; 16.050 ; 16.080 ; 15.992 ; 16.098 ;
; DIN[7]     ; LED[3]      ; 14.911 ; 15.254 ; 14.891 ; 15.196 ;
; DIN[7]     ; LED[4]      ; 14.745 ; 15.060 ; 14.763 ; 15.002 ;
; DIN[7]     ; LED[5]      ; 15.134 ; 15.163 ; 15.076 ; 15.181 ;
; DIN[7]     ; LED[6]      ; 14.582 ; 14.844 ; 14.561 ; 14.786 ;
; DIN[7]     ; LIUSHUI[0]  ; 14.079 ; 14.054 ; 14.097 ; 13.996 ;
; DIN[7]     ; LIUSHUI[1]  ; 15.438 ; 15.571 ; 15.456 ; 15.513 ;
; DIN[7]     ; LIUSHUI[2]  ; 14.668 ; 14.311 ; 14.610 ; 14.329 ;
; DIN[7]     ; LIUSHUI[3]  ; 14.480 ; 14.186 ; 14.422 ; 14.204 ;
; DIN[7]     ; LIUSHUI[4]  ; 14.449 ; 14.340 ; 14.467 ; 14.282 ;
; DIN[7]     ; LIUSHUI[5]  ; 14.557 ; 14.436 ; 14.575 ; 14.378 ;
; DIN[7]     ; LIUSHUI[6]  ; 14.598 ; 14.244 ; 14.540 ; 14.262 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; DIN[0]     ; H           ; 4.578 ;       ;       ; 5.288 ;
; DIN[0]     ; LED[0]      ; 6.294 ; 6.458 ; 6.996 ; 7.160 ;
; DIN[0]     ; LED[1]      ; 6.131 ; 6.280 ; 6.833 ; 6.982 ;
; DIN[0]     ; LED[2]      ; 6.872 ; 6.682 ; 7.574 ; 7.384 ;
; DIN[0]     ; LED[3]      ; 6.210 ; 6.097 ; 6.912 ; 6.799 ;
; DIN[0]     ; LED[4]      ; 6.205 ; 6.051 ; 6.907 ; 6.753 ;
; DIN[0]     ; LED[5]      ; 6.319 ; 6.144 ; 7.021 ; 6.846 ;
; DIN[0]     ; LED[6]      ; 6.084 ; 5.956 ; 6.786 ; 6.658 ;
; DIN[0]     ; LIUSHUI[0]  ; 5.734 ; 5.830 ; 6.436 ; 6.532 ;
; DIN[0]     ; LIUSHUI[1]  ; 6.654 ; 6.739 ; 7.356 ; 7.441 ;
; DIN[0]     ; LIUSHUI[2]  ; 5.890 ; 5.993 ; 6.592 ; 6.695 ;
; DIN[0]     ; LIUSHUI[3]  ; 5.836 ; 5.876 ; 6.538 ; 6.578 ;
; DIN[0]     ; LIUSHUI[4]  ; 5.876 ; 5.971 ; 6.578 ; 6.673 ;
; DIN[0]     ; LIUSHUI[5]  ; 5.912 ; 5.954 ; 6.614 ; 6.656 ;
; DIN[0]     ; LIUSHUI[6]  ; 5.883 ; 5.979 ; 6.585 ; 6.681 ;
; DIN[1]     ; H           ; 4.699 ;       ;       ; 5.421 ;
; DIN[1]     ; LED[0]      ; 5.942 ; 6.106 ; 6.710 ; 6.867 ;
; DIN[1]     ; LED[1]      ; 5.779 ; 5.928 ; 6.549 ; 6.691 ;
; DIN[1]     ; LED[2]      ; 6.520 ; 6.494 ; 7.387 ; 7.061 ;
; DIN[1]     ; LED[3]      ; 5.858 ; 5.745 ; 6.616 ; 6.510 ;
; DIN[1]     ; LED[4]      ; 6.012 ; 5.699 ; 6.584 ; 6.564 ;
; DIN[1]     ; LED[5]      ; 6.051 ; 5.792 ; 6.698 ; 6.698 ;
; DIN[1]     ; LED[6]      ; 5.821 ; 5.604 ; 6.463 ; 6.431 ;
; DIN[1]     ; LIUSHUI[0]  ; 5.382 ; 5.632 ; 6.219 ; 6.209 ;
; DIN[1]     ; LIUSHUI[1]  ; 6.392 ; 6.387 ; 7.033 ; 7.314 ;
; DIN[1]     ; LIUSHUI[2]  ; 5.538 ; 5.770 ; 6.371 ; 6.372 ;
; DIN[1]     ; LIUSHUI[3]  ; 5.587 ; 5.524 ; 6.215 ; 6.437 ;
; DIN[1]     ; LIUSHUI[4]  ; 5.524 ; 5.718 ; 6.454 ; 6.350 ;
; DIN[1]     ; LIUSHUI[5]  ; 5.724 ; 5.602 ; 6.291 ; 6.469 ;
; DIN[1]     ; LIUSHUI[6]  ; 5.531 ; 5.718 ; 6.444 ; 6.358 ;
; DIN[2]     ; H           ; 4.401 ;       ;       ; 5.095 ;
; DIN[2]     ; LED[0]      ; 5.899 ; 6.063 ; 6.661 ; 6.818 ;
; DIN[2]     ; LED[1]      ; 5.736 ; 5.885 ; 6.500 ; 6.642 ;
; DIN[2]     ; LED[2]      ; 6.477 ; 6.451 ; 7.291 ; 7.012 ;
; DIN[2]     ; LED[3]      ; 5.815 ; 5.702 ; 6.567 ; 6.461 ;
; DIN[2]     ; LED[4]      ; 5.969 ; 5.656 ; 6.535 ; 6.470 ;
; DIN[2]     ; LED[5]      ; 6.008 ; 5.749 ; 6.649 ; 6.563 ;
; DIN[2]     ; LED[6]      ; 5.778 ; 5.561 ; 6.414 ; 6.375 ;
; DIN[2]     ; LIUSHUI[0]  ; 5.339 ; 5.589 ; 6.153 ; 6.160 ;
; DIN[2]     ; LIUSHUI[1]  ; 6.349 ; 6.344 ; 6.984 ; 7.158 ;
; DIN[2]     ; LIUSHUI[2]  ; 5.495 ; 5.727 ; 6.309 ; 6.323 ;
; DIN[2]     ; LIUSHUI[3]  ; 5.544 ; 5.481 ; 6.166 ; 6.295 ;
; DIN[2]     ; LIUSHUI[4]  ; 5.481 ; 5.675 ; 6.295 ; 6.301 ;
; DIN[2]     ; LIUSHUI[5]  ; 5.681 ; 5.559 ; 6.242 ; 6.373 ;
; DIN[2]     ; LIUSHUI[6]  ; 5.488 ; 5.675 ; 6.302 ; 6.309 ;
; DIN[3]     ; H           ; 4.709 ;       ;       ; 5.446 ;
; DIN[3]     ; LED[0]      ; 6.208 ; 6.372 ; 6.973 ; 7.137 ;
; DIN[3]     ; LED[1]      ; 6.045 ; 6.194 ; 6.810 ; 6.959 ;
; DIN[3]     ; LED[2]      ; 6.786 ; 6.698 ; 7.551 ; 7.379 ;
; DIN[3]     ; LED[3]      ; 6.124 ; 6.011 ; 6.889 ; 6.776 ;
; DIN[3]     ; LED[4]      ; 6.232 ; 5.965 ; 6.902 ; 6.730 ;
; DIN[3]     ; LED[5]      ; 6.319 ; 6.058 ; 7.016 ; 6.823 ;
; DIN[3]     ; LED[6]      ; 6.089 ; 5.870 ; 6.781 ; 6.635 ;
; DIN[3]     ; LIUSHUI[0]  ; 5.648 ; 5.900 ; 6.413 ; 6.527 ;
; DIN[3]     ; LIUSHUI[1]  ; 6.660 ; 6.653 ; 7.351 ; 7.418 ;
; DIN[3]     ; LIUSHUI[2]  ; 5.804 ; 6.009 ; 6.569 ; 6.690 ;
; DIN[3]     ; LIUSHUI[3]  ; 5.855 ; 5.790 ; 6.533 ; 6.555 ;
; DIN[3]     ; LIUSHUI[4]  ; 5.790 ; 5.986 ; 6.555 ; 6.668 ;
; DIN[3]     ; LIUSHUI[5]  ; 5.928 ; 5.868 ; 6.609 ; 6.633 ;
; DIN[3]     ; LIUSHUI[6]  ; 5.797 ; 5.977 ; 6.562 ; 6.676 ;
; DIN[4]     ; H           ; 4.280 ;       ;       ; 4.975 ;
; DIN[4]     ; LED[0]      ; 6.244 ; 6.408 ; 6.868 ; 7.032 ;
; DIN[4]     ; LED[1]      ; 6.081 ; 6.230 ; 6.705 ; 6.854 ;
; DIN[4]     ; LED[2]      ; 6.822 ; 6.629 ; 7.446 ; 7.274 ;
; DIN[4]     ; LED[3]      ; 6.160 ; 6.047 ; 6.784 ; 6.671 ;
; DIN[4]     ; LED[4]      ; 6.152 ; 6.001 ; 6.797 ; 6.625 ;
; DIN[4]     ; LED[5]      ; 6.266 ; 6.094 ; 6.911 ; 6.718 ;
; DIN[4]     ; LED[6]      ; 6.031 ; 5.906 ; 6.676 ; 6.530 ;
; DIN[4]     ; LIUSHUI[0]  ; 5.684 ; 5.777 ; 6.308 ; 6.422 ;
; DIN[4]     ; LIUSHUI[1]  ; 6.601 ; 6.689 ; 7.246 ; 7.313 ;
; DIN[4]     ; LIUSHUI[2]  ; 5.840 ; 5.940 ; 6.464 ; 6.585 ;
; DIN[4]     ; LIUSHUI[3]  ; 5.783 ; 5.826 ; 6.428 ; 6.450 ;
; DIN[4]     ; LIUSHUI[4]  ; 5.826 ; 5.918 ; 6.450 ; 6.563 ;
; DIN[4]     ; LIUSHUI[5]  ; 5.859 ; 5.904 ; 6.504 ; 6.528 ;
; DIN[4]     ; LIUSHUI[6]  ; 5.833 ; 5.926 ; 6.457 ; 6.571 ;
; DIN[5]     ; H           ; 4.654 ;       ;       ; 5.375 ;
; DIN[5]     ; LED[0]      ; 6.257 ; 6.421 ; 6.839 ; 7.003 ;
; DIN[5]     ; LED[1]      ; 6.094 ; 6.243 ; 6.676 ; 6.825 ;
; DIN[5]     ; LED[2]      ; 6.835 ; 6.704 ; 7.417 ; 7.391 ;
; DIN[5]     ; LED[3]      ; 6.173 ; 6.060 ; 6.755 ; 6.642 ;
; DIN[5]     ; LED[4]      ; 6.227 ; 6.014 ; 6.909 ; 6.596 ;
; DIN[5]     ; LED[5]      ; 6.341 ; 6.107 ; 6.948 ; 6.689 ;
; DIN[5]     ; LED[6]      ; 6.106 ; 5.919 ; 6.718 ; 6.501 ;
; DIN[5]     ; LIUSHUI[0]  ; 5.697 ; 5.852 ; 6.279 ; 6.529 ;
; DIN[5]     ; LIUSHUI[1]  ; 6.676 ; 6.702 ; 7.289 ; 7.284 ;
; DIN[5]     ; LIUSHUI[2]  ; 5.853 ; 6.015 ; 6.435 ; 6.667 ;
; DIN[5]     ; LIUSHUI[3]  ; 5.858 ; 5.839 ; 6.484 ; 6.421 ;
; DIN[5]     ; LIUSHUI[4]  ; 5.839 ; 5.993 ; 6.421 ; 6.615 ;
; DIN[5]     ; LIUSHUI[5]  ; 5.934 ; 5.917 ; 6.621 ; 6.499 ;
; DIN[5]     ; LIUSHUI[6]  ; 5.846 ; 6.001 ; 6.428 ; 6.615 ;
; DIN[6]     ; LED[0]      ; 6.371 ; 6.535 ; 6.949 ; 7.113 ;
; DIN[6]     ; LED[1]      ; 6.208 ; 6.357 ; 6.786 ; 6.935 ;
; DIN[6]     ; LED[2]      ; 6.949 ; 6.765 ; 7.527 ; 7.337 ;
; DIN[6]     ; LED[3]      ; 6.287 ; 6.174 ; 6.865 ; 6.752 ;
; DIN[6]     ; LED[4]      ; 6.288 ; 6.128 ; 6.860 ; 6.706 ;
; DIN[6]     ; LED[5]      ; 6.402 ; 6.221 ; 6.974 ; 6.799 ;
; DIN[6]     ; LED[6]      ; 6.167 ; 6.033 ; 6.739 ; 6.611 ;
; DIN[6]     ; LIUSHUI[0]  ; 5.811 ; 5.913 ; 6.389 ; 6.485 ;
; DIN[6]     ; LIUSHUI[1]  ; 6.737 ; 6.816 ; 7.309 ; 7.394 ;
; DIN[6]     ; LIUSHUI[2]  ; 5.967 ; 6.076 ; 6.545 ; 6.648 ;
; DIN[6]     ; LIUSHUI[3]  ; 5.919 ; 5.953 ; 6.491 ; 6.531 ;
; DIN[6]     ; LIUSHUI[4]  ; 5.953 ; 6.054 ; 6.531 ; 6.626 ;
; DIN[6]     ; LIUSHUI[5]  ; 5.995 ; 6.031 ; 6.567 ; 6.609 ;
; DIN[6]     ; LIUSHUI[6]  ; 5.960 ; 6.062 ; 6.538 ; 6.634 ;
; DIN[7]     ; H           ;       ; 4.491 ; 4.973 ;       ;
; DIN[7]     ; LED[0]      ; 6.393 ; 6.557 ; 6.950 ; 7.114 ;
; DIN[7]     ; LED[1]      ; 6.230 ; 6.379 ; 6.787 ; 6.936 ;
; DIN[7]     ; LED[2]      ; 6.971 ; 6.781 ; 7.528 ; 7.322 ;
; DIN[7]     ; LED[3]      ; 6.309 ; 6.196 ; 6.866 ; 6.753 ;
; DIN[7]     ; LED[4]      ; 6.304 ; 6.150 ; 6.845 ; 6.707 ;
; DIN[7]     ; LED[5]      ; 6.418 ; 6.243 ; 6.959 ; 6.800 ;
; DIN[7]     ; LED[6]      ; 6.183 ; 6.055 ; 6.724 ; 6.612 ;
; DIN[7]     ; LIUSHUI[0]  ; 5.833 ; 5.929 ; 6.390 ; 6.470 ;
; DIN[7]     ; LIUSHUI[1]  ; 6.753 ; 6.838 ; 7.294 ; 7.395 ;
; DIN[7]     ; LIUSHUI[2]  ; 5.989 ; 6.092 ; 6.546 ; 6.633 ;
; DIN[7]     ; LIUSHUI[3]  ; 5.935 ; 5.975 ; 6.476 ; 6.532 ;
; DIN[7]     ; LIUSHUI[4]  ; 5.975 ; 6.070 ; 6.532 ; 6.611 ;
; DIN[7]     ; LIUSHUI[5]  ; 6.011 ; 6.053 ; 6.552 ; 6.610 ;
; DIN[7]     ; LIUSHUI[6]  ; 5.982 ; 6.078 ; 6.539 ; 6.619 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; SPK           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; H             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LIUSHUI[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LIUSHUI[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LIUSHUI[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LIUSHUI[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LIUSHUI[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LIUSHUI[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LIUSHUI[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; DIN[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIN[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIN[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIN[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIN[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIN[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIN[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIN[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wren                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK_en                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLR0                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SPK           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; H             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; LED[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; LED[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; LED[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; LIUSHUI[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; LIUSHUI[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; LIUSHUI[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; LIUSHUI[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; LIUSHUI[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; LIUSHUI[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-009 s                 ; 3.48e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-009 s                ; 3.48e-009 s                ; Yes                       ; Yes                       ;
; LIUSHUI[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-007 V                  ; 2.35 V              ; -0.00333 V          ; 0.096 V                              ; 0.006 V                              ; 4.5e-010 s                  ; 3.85e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-007 V                 ; 2.35 V             ; -0.00333 V         ; 0.096 V                             ; 0.006 V                             ; 4.5e-010 s                 ; 3.85e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-007 V                  ; 2.34 V              ; -0.00726 V          ; 0.108 V                              ; 0.026 V                              ; 6.58e-010 s                 ; 8.2e-010 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-007 V                 ; 2.34 V             ; -0.00726 V         ; 0.108 V                             ; 0.026 V                             ; 6.58e-010 s                ; 8.2e-010 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SPK           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; H             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LED[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LED[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LED[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LIUSHUI[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LIUSHUI[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; LIUSHUI[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; LIUSHUI[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; LIUSHUI[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; LIUSHUI[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.173 V                              ; 2.38e-009 s                 ; 2.19e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.173 V                             ; 2.38e-009 s                ; 2.19e-009 s                ; No                        ; Yes                       ;
; LIUSHUI[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-008 V                   ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-010 s                  ; 2.2e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-008 V                  ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-010 s                 ; 2.2e-010 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-008 V                  ; 2.7 V               ; -0.012 V            ; 0.274 V                              ; 0.034 V                              ; 3.18e-010 s                 ; 4.96e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-008 V                 ; 2.7 V              ; -0.012 V           ; 0.274 V                             ; 0.034 V                             ; 3.18e-010 s                ; 4.96e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                          ; To Clock                                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; 143      ; 11       ; 10       ; 0        ;
; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; 11       ; 11       ; 1        ; 1        ;
; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 1        ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                          ; To Clock                                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; 143      ; 11       ; 10       ; 0        ;
; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst13|altpll_component|auto_generated|pll1|clk[0]                                                  ; 11       ; 11       ; 1        ; 1        ;
; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 1        ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 147   ; 147  ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 120   ; 120  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jun 02 17:01:36 2017
Info: Command: quartus_sta music -c music
Info: qsta_default_script.tcl version: #1
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'music.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 50.000 -waveform {0.000 25.000} -name CLK CLK
    Info: create_generated_clock -source {inst13|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 20 -duty_cycle 50.00 -name {inst13|altpll_component|auto_generated|pll1|clk[0]} {inst13|altpll_component|auto_generated|pll1|clk[0]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: Cell: inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita0  from: dataa  to: combout
    Info: Cell: inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info: Cell: inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info: Cell: inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info: Cell: inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info: Cell: inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info: Cell: inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info: Cell: inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info: Cell: inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info: Cell: inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info: Cell: inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita9  from: cin  to: combout
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -1.632
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.632       -14.603 inst13|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.368        -0.368 SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] 
Info: Worst-case hold slack is -0.033
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.033        -0.033 inst13|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.015         0.000 SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -1.487
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.487        -1.487 SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] 
    Info:    24.929         0.000 CLK 
    Info:   499.720         0.000 inst13|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: Cell: inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita0  from: dataa  to: combout
    Info: Cell: inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info: Cell: inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info: Cell: inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info: Cell: inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info: Cell: inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info: Cell: inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info: Cell: inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info: Cell: inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info: Cell: inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info: Cell: inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita9  from: cin  to: combout
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -1.235
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.235       -10.443 inst13|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.218        -0.218 SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] 
Info: Worst-case hold slack is -0.167
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.167        -0.167 inst13|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.019         0.000 SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -1.487
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.487        -1.504 SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] 
    Info:    24.917         0.000 CLK 
    Info:   499.718         0.000 inst13|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: Cell: inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita0  from: dataa  to: combout
    Info: Cell: inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info: Cell: inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info: Cell: inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info: Cell: inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info: Cell: inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info: Cell: inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info: Cell: inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info: Cell: inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info: Cell: inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info: Cell: inst2|inst|lpm_counter_component|auto_generated|counter_comb_bita9  from: cin  to: combout
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst13|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -0.591
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.591        -4.877 inst13|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.432         0.000 SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] 
Info: Worst-case hold slack is 0.014
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.014         0.000 SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] 
    Info:     0.027         0.000 inst13|altpll_component|auto_generated|pll1|clk[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -1.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.000        -1.000 SPK0:inst2|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] 
    Info:    24.597         0.000 CLK 
    Info:   499.734         0.000 inst13|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 248 megabytes
    Info: Processing ended: Fri Jun 02 17:01:45 2017
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09


