// Seed: 2450448998
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1;
  assign id_1 = 1;
  assign id_1 = ~id_1;
  reg id_2;
  always id_1 <= 1;
  always @(posedge id_1) begin : LABEL_0
    id_2 <= 1;
  end
  wire id_3;
  reg  id_4;
  assign id_4 = id_1 - 1 << 1'd0;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_2 = 0;
  assign id_2 = 1;
  always_latch
    if (1) begin : LABEL_0
      id_4 <= 1'b0;
    end
endmodule
