Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system.qsys --block-symbol-file --output-directory=/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading final-project/soc_system.qsys
Progress: Reading input file
Progress: Adding adc [altera_up_avalon_adc 18.0]
Progress: Parameterizing module adc
Progress: Adding adc_pll [altera_pll 23.1]
Progress: Parameterizing module adc_pll
Progress: Adding fpga_clk [clock_source 23.1]
Progress: Parameterizing module fpga_clk
Progress: Adding hps [altera_hps 23.1]
Progress: Parameterizing module hps
Progress: Adding jtag_master [altera_jtag_avalon_master 23.1]
Progress: Parameterizing module jtag_master
Progress: Adding keyboard_0 [keyboard 1.0]
Progress: Parameterizing module keyboard_0
Progress: Adding lcd_0 [lcd 1.0]
Progress: Parameterizing module lcd_0
Progress: Adding pwm_rgb_led_0 [pwm_rgb_led 1.0]
Progress: Parameterizing module pwm_rgb_led_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.adc_pll: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: soc_system.adc_pll: Able to implement PLL with user settings
Info: soc_system.hps: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps: HPS peripherial PLL counter settings: n = 0  m = 39
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system.qsys --synthesis=VHDL --output-directory=/home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading final-project/soc_system.qsys
Progress: Reading input file
Progress: Adding adc [altera_up_avalon_adc 18.0]
Progress: Parameterizing module adc
Progress: Adding adc_pll [altera_pll 23.1]
Progress: Parameterizing module adc_pll
Progress: Adding fpga_clk [clock_source 23.1]
Progress: Parameterizing module fpga_clk
Progress: Adding hps [altera_hps 23.1]
Progress: Parameterizing module hps
Progress: Adding jtag_master [altera_jtag_avalon_master 23.1]
Progress: Parameterizing module jtag_master
Progress: Adding keyboard_0 [keyboard 1.0]
Progress: Parameterizing module keyboard_0
Progress: Adding lcd_0 [lcd 1.0]
Progress: Parameterizing module lcd_0
Progress: Adding pwm_rgb_led_0 [pwm_rgb_led 1.0]
Progress: Parameterizing module pwm_rgb_led_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.adc_pll: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: soc_system.adc_pll: Able to implement PLL with user settings
Info: soc_system.hps: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
Info: Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux.src2 and rsp_mux_002.sink0
Info: adc: Starting Generation of ADC Controller for DE-series Board
Info: adc: /home/rdupu/Dropbox/Desktop/intelFPGA_lite/23.1std/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v /tmp/alt0067_6229308776011095359.dir/0145_sopcgen/soc_system_adc.v
Info: adc: "soc_system" instantiated altera_up_avalon_adc "adc"
Info: adc_pll: "soc_system" instantiated altera_pll "adc_pll"
Info: hps: "Running  for module: hps"
Info: hps: HPS Main PLL counter settings: n = 0  m = 63
Info: hps: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps: "soc_system" instantiated altera_hps "hps"
Info: jtag_master: "soc_system" instantiated altera_jtag_avalon_master "jtag_master"
Info: keyboard_0: "soc_system" instantiated keyboard "keyboard_0"
Info: pwm_rgb_led_0: "soc_system" instantiated pwm_rgb_led "pwm_rgb_led_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps" instantiated altera_hps_io "hps_io"
Info: jtag_phy_embedded_in_jtag_master: "jtag_master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "jtag_master" instantiated timing_adapter "timing_adt"
Info: fifo: "jtag_master" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "jtag_master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "jtag_master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "jtag_master" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "jtag_master" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "jtag_master" instantiated channel_adapter "p2b_adapter"
Info: jtag_master_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "jtag_master_master_translator"
Info: adc_adc_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "adc_adc_slave_translator"
Info: hps_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_h2f_lw_axi_master_agent"
Info: jtag_master_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "jtag_master_master_agent"
Info: adc_adc_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "adc_adc_slave_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: hps_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_h2f_lw_axi_master_wr_limiter"
Info: Reusing file /home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file /home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: adc_adc_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "adc_adc_slave_burst_adapter"
Info: Reusing file /home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file /home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
Info: Reusing file /home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file /home/rdupu/Dropbox/documents/git-repos/final-project-ryan-noah/quartus/final-project/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 37 modules, 106 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
