vendor_name = ModelSim
source_file = 1, C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vgaTestBench.sv
source_file = 1, C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/video_sync_generator.sv
source_file = 1, C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vgaTest.sv
source_file = 1, C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv
source_file = 1, C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/valido_tb.sv
source_file = 1, C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/valido.sv
source_file = 1, C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/TresenFila_tb.sv
source_file = 1, C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/TresenFila.sv
source_file = 1, C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/FSM_Gato.sv
source_file = 1, C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/cronometer_tb.sv
source_file = 1, C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/cronometer.sv
source_file = 1, C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_pll.qip
source_file = 1, C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_pll.v
source_file = 1, C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_pll/vga_pll_0002.v
source_file = 1, C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_pll/vga_pll_0002.qip
source_file = 1, C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_pll.sip
source_file = 1, C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/second_clk.qip
source_file = 1, C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/second_clk.v
source_file = 1, C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/second_clk/second_clk_0002.v
source_file = 1, C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/second_clk/second_clk_0002.qip
source_file = 1, C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/second_clk.sip
source_file = 1, C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/main.sv
source_file = 1, C:/Users/genne/OneDrive/Escritorio/laboratorio 3/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/db/tictac.cbx.xml
design_name = vga_controller
instance = comp, \H_Cont[0] , H_Cont[0], vga_controller, 1
instance = comp, \H_Cont[18] , H_Cont[18], vga_controller, 1
instance = comp, \H_Cont[17] , H_Cont[17], vga_controller, 1
instance = comp, \H_Cont[16] , H_Cont[16], vga_controller, 1
instance = comp, \H_Cont[15] , H_Cont[15], vga_controller, 1
instance = comp, \H_Cont[14] , H_Cont[14], vga_controller, 1
instance = comp, \H_Cont[13] , H_Cont[13], vga_controller, 1
instance = comp, \H_Cont[12] , H_Cont[12], vga_controller, 1
instance = comp, \H_Cont[11] , H_Cont[11], vga_controller, 1
instance = comp, \H_Cont[10] , H_Cont[10], vga_controller, 1
instance = comp, \H_Cont[9] , H_Cont[9], vga_controller, 1
instance = comp, \H_Cont[8] , H_Cont[8], vga_controller, 1
instance = comp, \H_Cont[7] , H_Cont[7], vga_controller, 1
instance = comp, \H_Cont[6] , H_Cont[6], vga_controller, 1
instance = comp, \H_Cont[5] , H_Cont[5], vga_controller, 1
instance = comp, \H_Cont[4] , H_Cont[4], vga_controller, 1
instance = comp, \H_Cont[3] , H_Cont[3], vga_controller, 1
instance = comp, \H_Cont[2] , H_Cont[2], vga_controller, 1
instance = comp, \H_Cont[1] , H_Cont[1], vga_controller, 1
instance = comp, \Add10~1 , Add10~1, vga_controller, 1
instance = comp, \Add10~5 , Add10~5, vga_controller, 1
instance = comp, \Add10~9 , Add10~9, vga_controller, 1
instance = comp, \Add10~13 , Add10~13, vga_controller, 1
instance = comp, \Add10~17 , Add10~17, vga_controller, 1
instance = comp, \Add10~21 , Add10~21, vga_controller, 1
instance = comp, \Add10~25 , Add10~25, vga_controller, 1
instance = comp, \Add10~29 , Add10~29, vga_controller, 1
instance = comp, \Add10~33 , Add10~33, vga_controller, 1
instance = comp, \Add10~37 , Add10~37, vga_controller, 1
instance = comp, \Add10~41 , Add10~41, vga_controller, 1
instance = comp, \Add10~45 , Add10~45, vga_controller, 1
instance = comp, \Add10~49 , Add10~49, vga_controller, 1
instance = comp, \Add10~53 , Add10~53, vga_controller, 1
instance = comp, \Add10~57 , Add10~57, vga_controller, 1
instance = comp, \Add10~61 , Add10~61, vga_controller, 1
instance = comp, \Add10~65 , Add10~65, vga_controller, 1
instance = comp, \Add10~69 , Add10~69, vga_controller, 1
instance = comp, \Add10~73 , Add10~73, vga_controller, 1
instance = comp, \oBLANK_n~output , oBLANK_n~output, vga_controller, 1
instance = comp, \oHS~output , oHS~output, vga_controller, 1
instance = comp, \oVS~output , oVS~output, vga_controller, 1
instance = comp, \oVGA_B[0]~output , oVGA_B[0]~output, vga_controller, 1
instance = comp, \oVGA_B[1]~output , oVGA_B[1]~output, vga_controller, 1
instance = comp, \oVGA_B[2]~output , oVGA_B[2]~output, vga_controller, 1
instance = comp, \oVGA_B[3]~output , oVGA_B[3]~output, vga_controller, 1
instance = comp, \oVGA_B[4]~output , oVGA_B[4]~output, vga_controller, 1
instance = comp, \oVGA_B[5]~output , oVGA_B[5]~output, vga_controller, 1
instance = comp, \oVGA_B[6]~output , oVGA_B[6]~output, vga_controller, 1
instance = comp, \oVGA_B[7]~output , oVGA_B[7]~output, vga_controller, 1
instance = comp, \oVGA_G[0]~output , oVGA_G[0]~output, vga_controller, 1
instance = comp, \oVGA_G[1]~output , oVGA_G[1]~output, vga_controller, 1
instance = comp, \oVGA_G[2]~output , oVGA_G[2]~output, vga_controller, 1
instance = comp, \oVGA_G[3]~output , oVGA_G[3]~output, vga_controller, 1
instance = comp, \oVGA_G[4]~output , oVGA_G[4]~output, vga_controller, 1
instance = comp, \oVGA_G[5]~output , oVGA_G[5]~output, vga_controller, 1
instance = comp, \oVGA_G[6]~output , oVGA_G[6]~output, vga_controller, 1
instance = comp, \oVGA_G[7]~output , oVGA_G[7]~output, vga_controller, 1
instance = comp, \oVGA_R[0]~output , oVGA_R[0]~output, vga_controller, 1
instance = comp, \oVGA_R[1]~output , oVGA_R[1]~output, vga_controller, 1
instance = comp, \oVGA_R[2]~output , oVGA_R[2]~output, vga_controller, 1
instance = comp, \oVGA_R[3]~output , oVGA_R[3]~output, vga_controller, 1
instance = comp, \oVGA_R[4]~output , oVGA_R[4]~output, vga_controller, 1
instance = comp, \oVGA_R[5]~output , oVGA_R[5]~output, vga_controller, 1
instance = comp, \oVGA_R[6]~output , oVGA_R[6]~output, vga_controller, 1
instance = comp, \oVGA_R[7]~output , oVGA_R[7]~output, vga_controller, 1
instance = comp, \iVGA_CLK~input , iVGA_CLK~input, vga_controller, 1
instance = comp, \iVGA_CLK~inputCLKENA0 , iVGA_CLK~inputCLKENA0, vga_controller, 1
instance = comp, \LTM_ins|Add1~33 , LTM_ins|Add1~33, vga_controller, 1
instance = comp, \iRST_n~input , iRST_n~input, vga_controller, 1
instance = comp, \LTM_ins|h_cnt[3] , LTM_ins|h_cnt[3], vga_controller, 1
instance = comp, \LTM_ins|h_cnt[5] , LTM_ins|h_cnt[5], vga_controller, 1
instance = comp, \LTM_ins|Equal0~1 , LTM_ins|Equal0~1, vga_controller, 1
instance = comp, \LTM_ins|Equal0~0 , LTM_ins|Equal0~0, vga_controller, 1
instance = comp, \LTM_ins|h_cnt[0] , LTM_ins|h_cnt[0], vga_controller, 1
instance = comp, \LTM_ins|Add1~29 , LTM_ins|Add1~29, vga_controller, 1
instance = comp, \LTM_ins|h_cnt[1] , LTM_ins|h_cnt[1], vga_controller, 1
instance = comp, \LTM_ins|Add1~41 , LTM_ins|Add1~41, vga_controller, 1
instance = comp, \LTM_ins|h_cnt[2] , LTM_ins|h_cnt[2], vga_controller, 1
instance = comp, \LTM_ins|Add1~37 , LTM_ins|Add1~37, vga_controller, 1
instance = comp, \LTM_ins|h_cnt[3]~DUPLICATE , LTM_ins|h_cnt[3]~DUPLICATE, vga_controller, 1
instance = comp, \LTM_ins|Add1~25 , LTM_ins|Add1~25, vga_controller, 1
instance = comp, \LTM_ins|h_cnt[4] , LTM_ins|h_cnt[4], vga_controller, 1
instance = comp, \LTM_ins|Add1~13 , LTM_ins|Add1~13, vga_controller, 1
instance = comp, \LTM_ins|h_cnt[5]~DUPLICATE , LTM_ins|h_cnt[5]~DUPLICATE, vga_controller, 1
instance = comp, \LTM_ins|Add1~9 , LTM_ins|Add1~9, vga_controller, 1
instance = comp, \LTM_ins|h_cnt[6] , LTM_ins|h_cnt[6], vga_controller, 1
instance = comp, \LTM_ins|Add1~5 , LTM_ins|Add1~5, vga_controller, 1
instance = comp, \LTM_ins|h_cnt[7]~DUPLICATE , LTM_ins|h_cnt[7]~DUPLICATE, vga_controller, 1
instance = comp, \LTM_ins|Add1~21 , LTM_ins|Add1~21, vga_controller, 1
instance = comp, \LTM_ins|h_cnt[8] , LTM_ins|h_cnt[8], vga_controller, 1
instance = comp, \LTM_ins|Add1~17 , LTM_ins|Add1~17, vga_controller, 1
instance = comp, \LTM_ins|h_cnt[9]~DUPLICATE , LTM_ins|h_cnt[9]~DUPLICATE, vga_controller, 1
instance = comp, \LTM_ins|Add1~1 , LTM_ins|Add1~1, vga_controller, 1
instance = comp, \LTM_ins|h_cnt[10] , LTM_ins|h_cnt[10], vga_controller, 1
instance = comp, \LTM_ins|cDEN~1 , LTM_ins|cDEN~1, vga_controller, 1
instance = comp, \LTM_ins|Add0~37 , LTM_ins|Add0~37, vga_controller, 1
instance = comp, \LTM_ins|Add0~9 , LTM_ins|Add0~9, vga_controller, 1
instance = comp, \LTM_ins|Add0~5 , LTM_ins|Add0~5, vga_controller, 1
instance = comp, \LTM_ins|v_cnt[3] , LTM_ins|v_cnt[3], vga_controller, 1
instance = comp, \LTM_ins|Add0~17 , LTM_ins|Add0~17, vga_controller, 1
instance = comp, \LTM_ins|v_cnt[4] , LTM_ins|v_cnt[4], vga_controller, 1
instance = comp, \LTM_ins|Add0~1 , LTM_ins|Add0~1, vga_controller, 1
instance = comp, \LTM_ins|v_cnt[5] , LTM_ins|v_cnt[5], vga_controller, 1
instance = comp, \LTM_ins|Add0~33 , LTM_ins|Add0~33, vga_controller, 1
instance = comp, \LTM_ins|v_cnt[6] , LTM_ins|v_cnt[6], vga_controller, 1
instance = comp, \LTM_ins|Add0~29 , LTM_ins|Add0~29, vga_controller, 1
instance = comp, \LTM_ins|v_cnt[7] , LTM_ins|v_cnt[7], vga_controller, 1
instance = comp, \LTM_ins|Add0~25 , LTM_ins|Add0~25, vga_controller, 1
instance = comp, \LTM_ins|v_cnt[8] , LTM_ins|v_cnt[8], vga_controller, 1
instance = comp, \LTM_ins|Add0~21 , LTM_ins|Add0~21, vga_controller, 1
instance = comp, \LTM_ins|v_cnt[9] , LTM_ins|v_cnt[9], vga_controller, 1
instance = comp, \LTM_ins|Equal1~0 , LTM_ins|Equal1~0, vga_controller, 1
instance = comp, \LTM_ins|Equal1~1 , LTM_ins|Equal1~1, vga_controller, 1
instance = comp, \LTM_ins|v_cnt[0] , LTM_ins|v_cnt[0], vga_controller, 1
instance = comp, \LTM_ins|Add0~13 , LTM_ins|Add0~13, vga_controller, 1
instance = comp, \LTM_ins|v_cnt[1] , LTM_ins|v_cnt[1], vga_controller, 1
instance = comp, \LTM_ins|v_cnt[2] , LTM_ins|v_cnt[2], vga_controller, 1
instance = comp, \LTM_ins|v_cnt[3]~DUPLICATE , LTM_ins|v_cnt[3]~DUPLICATE, vga_controller, 1
instance = comp, \LTM_ins|cDEN~0 , LTM_ins|cDEN~0, vga_controller, 1
instance = comp, \LTM_ins|LessThan5~0 , LTM_ins|LessThan5~0, vga_controller, 1
instance = comp, \LTM_ins|v_cnt[6]~DUPLICATE , LTM_ins|v_cnt[6]~DUPLICATE, vga_controller, 1
instance = comp, \LTM_ins|v_cnt[8]~DUPLICATE , LTM_ins|v_cnt[8]~DUPLICATE, vga_controller, 1
instance = comp, \LTM_ins|v_cnt[7]~DUPLICATE , LTM_ins|v_cnt[7]~DUPLICATE, vga_controller, 1
instance = comp, \LTM_ins|LessThan5~1 , LTM_ins|LessThan5~1, vga_controller, 1
instance = comp, \LTM_ins|cDEN~2 , LTM_ins|cDEN~2, vga_controller, 1
instance = comp, \LTM_ins|blank_n , LTM_ins|blank_n, vga_controller, 1
instance = comp, \mBLANK_n~feeder , mBLANK_n~feeder, vga_controller, 1
instance = comp, \oBLANK_n~reg0feeder , oBLANK_n~reg0feeder, vga_controller, 1
instance = comp, \oBLANK_n~reg0 , oBLANK_n~reg0, vga_controller, 1
instance = comp, \LTM_ins|h_cnt[7] , LTM_ins|h_cnt[7], vga_controller, 1
instance = comp, \LTM_ins|h_cnt[9] , LTM_ins|h_cnt[9], vga_controller, 1
instance = comp, \LTM_ins|LessThan0~0 , LTM_ins|LessThan0~0, vga_controller, 1
instance = comp, \LTM_ins|HS , LTM_ins|HS, vga_controller, 1
instance = comp, \oHS~reg0feeder , oHS~reg0feeder, vga_controller, 1
instance = comp, \oHS~reg0 , oHS~reg0, vga_controller, 1
instance = comp, \LTM_ins|v_cnt[2]~DUPLICATE , LTM_ins|v_cnt[2]~DUPLICATE, vga_controller, 1
instance = comp, \LTM_ins|LessThan1~0 , LTM_ins|LessThan1~0, vga_controller, 1
instance = comp, \LTM_ins|VS , LTM_ins|VS, vga_controller, 1
instance = comp, \oVS~reg0 , oVS~reg0, vga_controller, 1
instance = comp, \Add0~73 , Add0~73, vga_controller, 1
instance = comp, \ADDR_x[0] , ADDR_x[0], vga_controller, 1
instance = comp, \Add0~69 , Add0~69, vga_controller, 1
instance = comp, \ADDR_x[1] , ADDR_x[1], vga_controller, 1
instance = comp, \Add0~21 , Add0~21, vga_controller, 1
instance = comp, \ADDR_x[2] , ADDR_x[2], vga_controller, 1
instance = comp, \Add0~17 , Add0~17, vga_controller, 1
instance = comp, \ADDR_x[3] , ADDR_x[3], vga_controller, 1
instance = comp, \Add0~13 , Add0~13, vga_controller, 1
instance = comp, \ADDR_x[4] , ADDR_x[4], vga_controller, 1
instance = comp, \Add0~5 , Add0~5, vga_controller, 1
instance = comp, \ADDR_x[5] , ADDR_x[5], vga_controller, 1
instance = comp, \Add0~9 , Add0~9, vga_controller, 1
instance = comp, \ADDR_x[6] , ADDR_x[6], vga_controller, 1
instance = comp, \Add0~29 , Add0~29, vga_controller, 1
instance = comp, \ADDR_x[7] , ADDR_x[7], vga_controller, 1
instance = comp, \Add0~25 , Add0~25, vga_controller, 1
instance = comp, \ADDR_x[8] , ADDR_x[8], vga_controller, 1
instance = comp, \h_cond2~2 , h_cond2~2, vga_controller, 1
instance = comp, \Add0~1 , Add0~1, vga_controller, 1
instance = comp, \ADDR_x[9] , ADDR_x[9], vga_controller, 1
instance = comp, \Add0~33 , Add0~33, vga_controller, 1
instance = comp, \ADDR_x[10] , ADDR_x[10], vga_controller, 1
instance = comp, \Add0~65 , Add0~65, vga_controller, 1
instance = comp, \ADDR_x[11] , ADDR_x[11], vga_controller, 1
instance = comp, \Add0~61 , Add0~61, vga_controller, 1
instance = comp, \ADDR_x[12] , ADDR_x[12], vga_controller, 1
instance = comp, \Add0~57 , Add0~57, vga_controller, 1
instance = comp, \ADDR_x[13] , ADDR_x[13], vga_controller, 1
instance = comp, \LessThan11~2 , LessThan11~2, vga_controller, 1
instance = comp, \h_cond2~0 , h_cond2~0, vga_controller, 1
instance = comp, \h_cond2~1 , h_cond2~1, vga_controller, 1
instance = comp, \Add0~53 , Add0~53, vga_controller, 1
instance = comp, \ADDR_x[14] , ADDR_x[14], vga_controller, 1
instance = comp, \Add0~49 , Add0~49, vga_controller, 1
instance = comp, \ADDR_x[15] , ADDR_x[15], vga_controller, 1
instance = comp, \Add0~45 , Add0~45, vga_controller, 1
instance = comp, \ADDR_x[16] , ADDR_x[16], vga_controller, 1
instance = comp, \Add0~41 , Add0~41, vga_controller, 1
instance = comp, \ADDR_x[17] , ADDR_x[17], vga_controller, 1
instance = comp, \Add0~37 , Add0~37, vga_controller, 1
instance = comp, \ADDR_x[18] , ADDR_x[18], vga_controller, 1
instance = comp, \LessThan11~1 , LessThan11~1, vga_controller, 1
instance = comp, \h_cond2~3 , h_cond2~3, vga_controller, 1
instance = comp, \h_cond1~1 , h_cond1~1, vga_controller, 1
instance = comp, \h_cond1~0 , h_cond1~0, vga_controller, 1
instance = comp, \h_cond1~2 , h_cond1~2, vga_controller, 1
instance = comp, \ADDR_y[18]~0 , ADDR_y[18]~0, vga_controller, 1
instance = comp, \ADDR_y[10]~DUPLICATE , ADDR_y[10]~DUPLICATE, vga_controller, 1
instance = comp, \ADDR_y[0]~1 , ADDR_y[0]~1, vga_controller, 1
instance = comp, \ADDR_y[0]~DUPLICATE , ADDR_y[0]~DUPLICATE, vga_controller, 1
instance = comp, \Add1~21 , Add1~21, vga_controller, 1
instance = comp, \ADDR_y[1] , ADDR_y[1], vga_controller, 1
instance = comp, \Add1~17 , Add1~17, vga_controller, 1
instance = comp, \ADDR_y[2] , ADDR_y[2], vga_controller, 1
instance = comp, \Add1~13 , Add1~13, vga_controller, 1
instance = comp, \ADDR_y[3]~DUPLICATE , ADDR_y[3]~DUPLICATE, vga_controller, 1
instance = comp, \Add1~9 , Add1~9, vga_controller, 1
instance = comp, \ADDR_y[4]~DUPLICATE , ADDR_y[4]~DUPLICATE, vga_controller, 1
instance = comp, \Add1~1 , Add1~1, vga_controller, 1
instance = comp, \ADDR_y[5] , ADDR_y[5], vga_controller, 1
instance = comp, \Add1~5 , Add1~5, vga_controller, 1
instance = comp, \ADDR_y[6] , ADDR_y[6], vga_controller, 1
instance = comp, \Add1~69 , Add1~69, vga_controller, 1
instance = comp, \ADDR_y[7] , ADDR_y[7], vga_controller, 1
instance = comp, \Add1~65 , Add1~65, vga_controller, 1
instance = comp, \ADDR_y[8] , ADDR_y[8], vga_controller, 1
instance = comp, \Add1~61 , Add1~61, vga_controller, 1
instance = comp, \ADDR_y[9]~DUPLICATE , ADDR_y[9]~DUPLICATE, vga_controller, 1
instance = comp, \Add1~57 , Add1~57, vga_controller, 1
instance = comp, \ADDR_y[10] , ADDR_y[10], vga_controller, 1
instance = comp, \ADDR_y[9] , ADDR_y[9], vga_controller, 1
instance = comp, \Add1~53 , Add1~53, vga_controller, 1
instance = comp, \ADDR_y[11] , ADDR_y[11], vga_controller, 1
instance = comp, \Add1~49 , Add1~49, vga_controller, 1
instance = comp, \ADDR_y[12] , ADDR_y[12], vga_controller, 1
instance = comp, \LessThan5~1 , LessThan5~1, vga_controller, 1
instance = comp, \ADDR_y[8]~DUPLICATE , ADDR_y[8]~DUPLICATE, vga_controller, 1
instance = comp, \v_cond3~0 , v_cond3~0, vga_controller, 1
instance = comp, \ADDR_y[0] , ADDR_y[0], vga_controller, 1
instance = comp, \ADDR_y[4] , ADDR_y[4], vga_controller, 1
instance = comp, \ADDR_y[3] , ADDR_y[3], vga_controller, 1
instance = comp, \LessThan4~0 , LessThan4~0, vga_controller, 1
instance = comp, \Add1~45 , Add1~45, vga_controller, 1
instance = comp, \ADDR_y[13]~DUPLICATE , ADDR_y[13]~DUPLICATE, vga_controller, 1
instance = comp, \Add1~41 , Add1~41, vga_controller, 1
instance = comp, \ADDR_y[14] , ADDR_y[14], vga_controller, 1
instance = comp, \Add1~37 , Add1~37, vga_controller, 1
instance = comp, \ADDR_y[15] , ADDR_y[15], vga_controller, 1
instance = comp, \Add1~33 , Add1~33, vga_controller, 1
instance = comp, \ADDR_y[16] , ADDR_y[16], vga_controller, 1
instance = comp, \Add1~29 , Add1~29, vga_controller, 1
instance = comp, \ADDR_y[17] , ADDR_y[17], vga_controller, 1
instance = comp, \Add1~25 , Add1~25, vga_controller, 1
instance = comp, \ADDR_y[18] , ADDR_y[18], vga_controller, 1
instance = comp, \ADDR_y[13] , ADDR_y[13], vga_controller, 1
instance = comp, \LessThan5~0 , LessThan5~0, vga_controller, 1
instance = comp, \LessThan4~1 , LessThan4~1, vga_controller, 1
instance = comp, \LessThan5~2 , LessThan5~2, vga_controller, 1
instance = comp, \LessThan5~3 , LessThan5~3, vga_controller, 1
instance = comp, \print1~0 , print1~0, vga_controller, 1
instance = comp, \print1~feeder , print1~feeder, vga_controller, 1
instance = comp, \LessThan11~0 , LessThan11~0, vga_controller, 1
instance = comp, \LessThan11~3 , LessThan11~3, vga_controller, 1
instance = comp, \LessThan10~0 , LessThan10~0, vga_controller, 1
instance = comp, \v_cond4~0 , v_cond4~0, vga_controller, 1
instance = comp, \ADDR_y[6]~DUPLICATE , ADDR_y[6]~DUPLICATE, vga_controller, 1
instance = comp, \v_cond4~2 , v_cond4~2, vga_controller, 1
instance = comp, \v_cond4~1 , v_cond4~1, vga_controller, 1
instance = comp, \v_cond4~3 , v_cond4~3, vga_controller, 1
instance = comp, \v_cond3~1 , v_cond3~1, vga_controller, 1
instance = comp, \v_cond3~2 , v_cond3~2, vga_controller, 1
instance = comp, \print2~0 , print2~0, vga_controller, 1
instance = comp, \bgr_data~0 , bgr_data~0, vga_controller, 1
instance = comp, \bgr_data[2][0]~feeder , bgr_data[2][0]~feeder, vga_controller, 1
instance = comp, \bgr_data[2][0] , bgr_data[2][0], vga_controller, 1
instance = comp, \bgr_data[2][3]~1 , bgr_data[2][3]~1, vga_controller, 1
instance = comp, \bgr_data[2][3] , bgr_data[2][3], vga_controller, 1
instance = comp, \bgr_data[2][4] , bgr_data[2][4], vga_controller, 1
instance = comp, \bgr_data[2][7]~2 , bgr_data[2][7]~2, vga_controller, 1
instance = comp, \bgr_data[2][7] , bgr_data[2][7], vga_controller, 1
instance = comp, \bgr_data[1][0]~3 , bgr_data[1][0]~3, vga_controller, 1
instance = comp, \bgr_data[1][0] , bgr_data[1][0], vga_controller, 1
instance = comp, \bgr_data[1][2]~4 , bgr_data[1][2]~4, vga_controller, 1
instance = comp, \bgr_data[1][2] , bgr_data[1][2], vga_controller, 1
instance = comp, \bgr_data[1][3]~5 , bgr_data[1][3]~5, vga_controller, 1
instance = comp, \bgr_data[1][3] , bgr_data[1][3], vga_controller, 1
instance = comp, \bgr_data[1][4]~6 , bgr_data[1][4]~6, vga_controller, 1
instance = comp, \bgr_data[1][4] , bgr_data[1][4], vga_controller, 1
instance = comp, \bgr_data[1][6]~7 , bgr_data[1][6]~7, vga_controller, 1
instance = comp, \bgr_data[1][6] , bgr_data[1][6], vga_controller, 1
instance = comp, \bgr_data[1][7]~8 , bgr_data[1][7]~8, vga_controller, 1
instance = comp, \bgr_data[1][7] , bgr_data[1][7], vga_controller, 1
instance = comp, \bgr_data[0][0]~9 , bgr_data[0][0]~9, vga_controller, 1
instance = comp, \bgr_data[0][0] , bgr_data[0][0], vga_controller, 1
instance = comp, \bgr_data[0][1]~10 , bgr_data[0][1]~10, vga_controller, 1
instance = comp, \bgr_data[0][1] , bgr_data[0][1], vga_controller, 1
instance = comp, \bgr_data[0][2]~11 , bgr_data[0][2]~11, vga_controller, 1
instance = comp, \bgr_data[0][2] , bgr_data[0][2], vga_controller, 1
instance = comp, \bgr_data[0][3]~12 , bgr_data[0][3]~12, vga_controller, 1
instance = comp, \bgr_data[0][3] , bgr_data[0][3], vga_controller, 1
instance = comp, \bgr_data[0][4]~13 , bgr_data[0][4]~13, vga_controller, 1
instance = comp, \bgr_data[0][4] , bgr_data[0][4], vga_controller, 1
instance = comp, \bgr_data[0][5]~14 , bgr_data[0][5]~14, vga_controller, 1
instance = comp, \bgr_data[0][5] , bgr_data[0][5], vga_controller, 1
instance = comp, \bgr_data[0][6]~15 , bgr_data[0][6]~15, vga_controller, 1
instance = comp, \bgr_data[0][6] , bgr_data[0][6], vga_controller, 1
instance = comp, \bgr_data[0][7]~16 , bgr_data[0][7]~16, vga_controller, 1
instance = comp, \bgr_data[0][7] , bgr_data[0][7], vga_controller, 1
instance = comp, \matriz[0][0][0]~input , matriz[0][0][0]~input, vga_controller, 1
instance = comp, \matriz[0][0][1]~input , matriz[0][0][1]~input, vga_controller, 1
instance = comp, \matriz[0][1][0]~input , matriz[0][1][0]~input, vga_controller, 1
instance = comp, \matriz[0][1][1]~input , matriz[0][1][1]~input, vga_controller, 1
instance = comp, \matriz[0][2][0]~input , matriz[0][2][0]~input, vga_controller, 1
instance = comp, \matriz[0][2][1]~input , matriz[0][2][1]~input, vga_controller, 1
instance = comp, \matriz[1][0][0]~input , matriz[1][0][0]~input, vga_controller, 1
instance = comp, \matriz[1][0][1]~input , matriz[1][0][1]~input, vga_controller, 1
instance = comp, \matriz[1][1][0]~input , matriz[1][1][0]~input, vga_controller, 1
instance = comp, \matriz[1][1][1]~input , matriz[1][1][1]~input, vga_controller, 1
instance = comp, \matriz[1][2][0]~input , matriz[1][2][0]~input, vga_controller, 1
instance = comp, \matriz[1][2][1]~input , matriz[1][2][1]~input, vga_controller, 1
instance = comp, \matriz[2][0][0]~input , matriz[2][0][0]~input, vga_controller, 1
instance = comp, \matriz[2][0][1]~input , matriz[2][0][1]~input, vga_controller, 1
instance = comp, \matriz[2][1][0]~input , matriz[2][1][0]~input, vga_controller, 1
instance = comp, \matriz[2][1][1]~input , matriz[2][1][1]~input, vga_controller, 1
instance = comp, \matriz[2][2][0]~input , matriz[2][2][0]~input, vga_controller, 1
instance = comp, \matriz[2][2][1]~input , matriz[2][2][1]~input, vga_controller, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, vga_controller, 1
