$date
	Wed Oct 04 08:41:28 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ en $end
$scope module dff $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ en $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
1#
0"
1!
$end
#10
0!
0#
1"
#20
1#
0"
#30
1!
1"
#40
0"
