# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 297 \
    name p_ZL15pre_eligibility_0 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename p_ZL15pre_eligibility_0 \
    op interface \
    ports { p_ZL15pre_eligibility_0_address0 { O 3 vector } p_ZL15pre_eligibility_0_ce0 { O 1 bit } p_ZL15pre_eligibility_0_q0 { I 8 vector } p_ZL15pre_eligibility_0_address1 { O 3 vector } p_ZL15pre_eligibility_0_ce1 { O 1 bit } p_ZL15pre_eligibility_0_we1 { O 1 bit } p_ZL15pre_eligibility_0_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL15pre_eligibility_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 298 \
    name p_ZL15pre_eligibility_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename p_ZL15pre_eligibility_1 \
    op interface \
    ports { p_ZL15pre_eligibility_1_address0 { O 3 vector } p_ZL15pre_eligibility_1_ce0 { O 1 bit } p_ZL15pre_eligibility_1_q0 { I 8 vector } p_ZL15pre_eligibility_1_address1 { O 3 vector } p_ZL15pre_eligibility_1_ce1 { O 1 bit } p_ZL15pre_eligibility_1_we1 { O 1 bit } p_ZL15pre_eligibility_1_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL15pre_eligibility_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 299 \
    name p_ZL15pre_eligibility_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename p_ZL15pre_eligibility_2 \
    op interface \
    ports { p_ZL15pre_eligibility_2_address0 { O 3 vector } p_ZL15pre_eligibility_2_ce0 { O 1 bit } p_ZL15pre_eligibility_2_q0 { I 8 vector } p_ZL15pre_eligibility_2_address1 { O 3 vector } p_ZL15pre_eligibility_2_ce1 { O 1 bit } p_ZL15pre_eligibility_2_we1 { O 1 bit } p_ZL15pre_eligibility_2_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL15pre_eligibility_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 300 \
    name p_ZL15pre_eligibility_3 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename p_ZL15pre_eligibility_3 \
    op interface \
    ports { p_ZL15pre_eligibility_3_address0 { O 3 vector } p_ZL15pre_eligibility_3_ce0 { O 1 bit } p_ZL15pre_eligibility_3_q0 { I 8 vector } p_ZL15pre_eligibility_3_address1 { O 3 vector } p_ZL15pre_eligibility_3_ce1 { O 1 bit } p_ZL15pre_eligibility_3_we1 { O 1 bit } p_ZL15pre_eligibility_3_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL15pre_eligibility_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 301 \
    name p_ZL15pre_eligibility_4 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename p_ZL15pre_eligibility_4 \
    op interface \
    ports { p_ZL15pre_eligibility_4_address0 { O 3 vector } p_ZL15pre_eligibility_4_ce0 { O 1 bit } p_ZL15pre_eligibility_4_q0 { I 8 vector } p_ZL15pre_eligibility_4_address1 { O 3 vector } p_ZL15pre_eligibility_4_ce1 { O 1 bit } p_ZL15pre_eligibility_4_we1 { O 1 bit } p_ZL15pre_eligibility_4_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL15pre_eligibility_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 302 \
    name p_ZL15pre_eligibility_5 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename p_ZL15pre_eligibility_5 \
    op interface \
    ports { p_ZL15pre_eligibility_5_address0 { O 3 vector } p_ZL15pre_eligibility_5_ce0 { O 1 bit } p_ZL15pre_eligibility_5_q0 { I 8 vector } p_ZL15pre_eligibility_5_address1 { O 3 vector } p_ZL15pre_eligibility_5_ce1 { O 1 bit } p_ZL15pre_eligibility_5_we1 { O 1 bit } p_ZL15pre_eligibility_5_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL15pre_eligibility_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 303 \
    name p_ZL15pre_eligibility_6 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename p_ZL15pre_eligibility_6 \
    op interface \
    ports { p_ZL15pre_eligibility_6_address0 { O 3 vector } p_ZL15pre_eligibility_6_ce0 { O 1 bit } p_ZL15pre_eligibility_6_q0 { I 8 vector } p_ZL15pre_eligibility_6_address1 { O 3 vector } p_ZL15pre_eligibility_6_ce1 { O 1 bit } p_ZL15pre_eligibility_6_we1 { O 1 bit } p_ZL15pre_eligibility_6_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL15pre_eligibility_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 304 \
    name p_ZL15pre_eligibility_7 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename p_ZL15pre_eligibility_7 \
    op interface \
    ports { p_ZL15pre_eligibility_7_address0 { O 3 vector } p_ZL15pre_eligibility_7_ce0 { O 1 bit } p_ZL15pre_eligibility_7_q0 { I 8 vector } p_ZL15pre_eligibility_7_address1 { O 3 vector } p_ZL15pre_eligibility_7_ce1 { O 1 bit } p_ZL15pre_eligibility_7_we1 { O 1 bit } p_ZL15pre_eligibility_7_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL15pre_eligibility_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 305 \
    name p_ZL16post_eligibility_0 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename p_ZL16post_eligibility_0 \
    op interface \
    ports { p_ZL16post_eligibility_0_address0 { O 3 vector } p_ZL16post_eligibility_0_ce0 { O 1 bit } p_ZL16post_eligibility_0_q0 { I 8 vector } p_ZL16post_eligibility_0_address1 { O 3 vector } p_ZL16post_eligibility_0_ce1 { O 1 bit } p_ZL16post_eligibility_0_we1 { O 1 bit } p_ZL16post_eligibility_0_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL16post_eligibility_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 306 \
    name p_ZL16post_eligibility_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename p_ZL16post_eligibility_1 \
    op interface \
    ports { p_ZL16post_eligibility_1_address0 { O 3 vector } p_ZL16post_eligibility_1_ce0 { O 1 bit } p_ZL16post_eligibility_1_q0 { I 8 vector } p_ZL16post_eligibility_1_address1 { O 3 vector } p_ZL16post_eligibility_1_ce1 { O 1 bit } p_ZL16post_eligibility_1_we1 { O 1 bit } p_ZL16post_eligibility_1_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL16post_eligibility_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 307 \
    name p_ZL16post_eligibility_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename p_ZL16post_eligibility_2 \
    op interface \
    ports { p_ZL16post_eligibility_2_address0 { O 3 vector } p_ZL16post_eligibility_2_ce0 { O 1 bit } p_ZL16post_eligibility_2_q0 { I 8 vector } p_ZL16post_eligibility_2_address1 { O 3 vector } p_ZL16post_eligibility_2_ce1 { O 1 bit } p_ZL16post_eligibility_2_we1 { O 1 bit } p_ZL16post_eligibility_2_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL16post_eligibility_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 308 \
    name p_ZL16post_eligibility_3 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename p_ZL16post_eligibility_3 \
    op interface \
    ports { p_ZL16post_eligibility_3_address0 { O 3 vector } p_ZL16post_eligibility_3_ce0 { O 1 bit } p_ZL16post_eligibility_3_q0 { I 8 vector } p_ZL16post_eligibility_3_address1 { O 3 vector } p_ZL16post_eligibility_3_ce1 { O 1 bit } p_ZL16post_eligibility_3_we1 { O 1 bit } p_ZL16post_eligibility_3_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL16post_eligibility_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 309 \
    name p_ZL16post_eligibility_4 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename p_ZL16post_eligibility_4 \
    op interface \
    ports { p_ZL16post_eligibility_4_address0 { O 3 vector } p_ZL16post_eligibility_4_ce0 { O 1 bit } p_ZL16post_eligibility_4_q0 { I 8 vector } p_ZL16post_eligibility_4_address1 { O 3 vector } p_ZL16post_eligibility_4_ce1 { O 1 bit } p_ZL16post_eligibility_4_we1 { O 1 bit } p_ZL16post_eligibility_4_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL16post_eligibility_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 310 \
    name p_ZL16post_eligibility_5 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename p_ZL16post_eligibility_5 \
    op interface \
    ports { p_ZL16post_eligibility_5_address0 { O 3 vector } p_ZL16post_eligibility_5_ce0 { O 1 bit } p_ZL16post_eligibility_5_q0 { I 8 vector } p_ZL16post_eligibility_5_address1 { O 3 vector } p_ZL16post_eligibility_5_ce1 { O 1 bit } p_ZL16post_eligibility_5_we1 { O 1 bit } p_ZL16post_eligibility_5_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL16post_eligibility_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 311 \
    name p_ZL16post_eligibility_6 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename p_ZL16post_eligibility_6 \
    op interface \
    ports { p_ZL16post_eligibility_6_address0 { O 3 vector } p_ZL16post_eligibility_6_ce0 { O 1 bit } p_ZL16post_eligibility_6_q0 { I 8 vector } p_ZL16post_eligibility_6_address1 { O 3 vector } p_ZL16post_eligibility_6_ce1 { O 1 bit } p_ZL16post_eligibility_6_we1 { O 1 bit } p_ZL16post_eligibility_6_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL16post_eligibility_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 312 \
    name p_ZL16post_eligibility_7 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename p_ZL16post_eligibility_7 \
    op interface \
    ports { p_ZL16post_eligibility_7_address0 { O 3 vector } p_ZL16post_eligibility_7_ce0 { O 1 bit } p_ZL16post_eligibility_7_q0 { I 8 vector } p_ZL16post_eligibility_7_address1 { O 3 vector } p_ZL16post_eligibility_7_ce1 { O 1 bit } p_ZL16post_eligibility_7_we1 { O 1 bit } p_ZL16post_eligibility_7_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL16post_eligibility_7'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


