# RAGUL_T_RISCV_SOC_TAPEOUT_VSD
This repository documents my weekly progress in the RISC-V Reference SoC Tapeout Program, covering RTL design, verification, synthesis, DFT, physical design, STA, and tapeout using open-source EDA tools, while gaining hands-on experience in SoC and VLSI design flows.
