#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jan 23 00:26:17 2019
# Process ID: 8125
# Current directory: /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/fourier_bram_fifoDataIn_0_0_synth_1
# Command line: vivado -log fourier_bram_fifoDataIn_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fourier_bram_fifoDataIn_0_0.tcl
# Log file: /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/fourier_bram_fifoDataIn_0_0_synth_1/fourier_bram_fifoDataIn_0_0.vds
# Journal file: /home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/fourier_bram_fifoDataIn_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source fourier_bram_fifoDataIn_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/niklas/dev/uni/ABP/git/Vivado/I2S_receiver'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/niklas/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top fourier_bram_fifoDataIn_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8765 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1370.086 ; gain = 26.891 ; free physical = 383 ; free virtual = 3677
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fourier_bram_fifoDataIn_0_0' [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/bd/fourier_bram/ip/fourier_bram_fifoDataIn_0_0/synth/fourier_bram_fifoDataIn_0_0.vhd:67]
INFO: [Synth 8-3491] module 'fifoDataIn' declared at '/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/fifoDataIn.vhd:27' bound to instance 'U0' of component 'fifoDataIn' [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/bd/fourier_bram/ip/fourier_bram_fifoDataIn_0_0/synth/fourier_bram_fifoDataIn_0_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'fifoDataIn' [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/fifoDataIn.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'fifoDataIn' (1#1) [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/new/fifoDataIn.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'fourier_bram_fifoDataIn_0_0' (2#1) [/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.srcs/sources_1/bd/fourier_bram/ip/fourier_bram_fifoDataIn_0_0/synth/fourier_bram_fifoDataIn_0_0.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1415.836 ; gain = 72.641 ; free physical = 388 ; free virtual = 3682
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1415.836 ; gain = 72.641 ; free physical = 390 ; free virtual = 3684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1415.836 ; gain = 72.641 ; free physical = 390 ; free virtual = 3684
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1658.871 ; gain = 0.000 ; free physical = 158 ; free virtual = 3376
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1658.871 ; gain = 0.000 ; free physical = 158 ; free virtual = 3376
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1660.871 ; gain = 2.000 ; free physical = 154 ; free virtual = 3372
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.871 ; gain = 317.676 ; free physical = 291 ; free virtual = 3510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.871 ; gain = 317.676 ; free physical = 290 ; free virtual = 3510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.871 ; gain = 317.676 ; free physical = 290 ; free virtual = 3510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1660.871 ; gain = 317.676 ; free physical = 256 ; free virtual = 3477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design fourier_bram_fifoDataIn_0_0 has port o_dftData[24] driven by constant 0
INFO: [Synth 8-3917] design fourier_bram_fifoDataIn_0_0 has port o_dftData[23] driven by constant 0
INFO: [Synth 8-3917] design fourier_bram_fifoDataIn_0_0 has port o_dftData[22] driven by constant 0
INFO: [Synth 8-3917] design fourier_bram_fifoDataIn_0_0 has port o_dftData[21] driven by constant 0
INFO: [Synth 8-3917] design fourier_bram_fifoDataIn_0_0 has port o_dftData[20] driven by constant 0
INFO: [Synth 8-3917] design fourier_bram_fifoDataIn_0_0 has port o_dftData[19] driven by constant 0
INFO: [Synth 8-3917] design fourier_bram_fifoDataIn_0_0 has port o_dftData[18] driven by constant 0
INFO: [Synth 8-3917] design fourier_bram_fifoDataIn_0_0 has port o_dftData[17] driven by constant 0
INFO: [Synth 8-3917] design fourier_bram_fifoDataIn_0_0 has port o_dftData[16] driven by constant 0
INFO: [Synth 8-3917] design fourier_bram_fifoDataIn_0_0 has port o_dftData[15] driven by constant 0
WARNING: [Synth 8-3331] design fourier_bram_fifoDataIn_0_0 has unconnected port i_fifoData[8]
WARNING: [Synth 8-3331] design fourier_bram_fifoDataIn_0_0 has unconnected port i_fifoData[7]
WARNING: [Synth 8-3331] design fourier_bram_fifoDataIn_0_0 has unconnected port i_fifoData[6]
WARNING: [Synth 8-3331] design fourier_bram_fifoDataIn_0_0 has unconnected port i_fifoData[5]
WARNING: [Synth 8-3331] design fourier_bram_fifoDataIn_0_0 has unconnected port i_fifoData[4]
WARNING: [Synth 8-3331] design fourier_bram_fifoDataIn_0_0 has unconnected port i_fifoData[3]
WARNING: [Synth 8-3331] design fourier_bram_fifoDataIn_0_0 has unconnected port i_fifoData[2]
WARNING: [Synth 8-3331] design fourier_bram_fifoDataIn_0_0 has unconnected port i_fifoData[1]
WARNING: [Synth 8-3331] design fourier_bram_fifoDataIn_0_0 has unconnected port i_fifoData[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1660.871 ; gain = 317.676 ; free physical = 207 ; free virtual = 3429
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1718.871 ; gain = 375.676 ; free physical = 182 ; free virtual = 3243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1718.871 ; gain = 375.676 ; free physical = 180 ; free virtual = 3242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1728.887 ; gain = 385.691 ; free physical = 181 ; free virtual = 3242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1728.887 ; gain = 385.691 ; free physical = 164 ; free virtual = 3225
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1728.887 ; gain = 385.691 ; free physical = 164 ; free virtual = 3225
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1728.887 ; gain = 385.691 ; free physical = 164 ; free virtual = 3225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1728.887 ; gain = 385.691 ; free physical = 164 ; free virtual = 3225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1728.887 ; gain = 385.691 ; free physical = 164 ; free virtual = 3225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1728.887 ; gain = 385.691 ; free physical = 164 ; free virtual = 3225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1728.887 ; gain = 385.691 ; free physical = 164 ; free virtual = 3225
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1728.887 ; gain = 140.656 ; free physical = 237 ; free virtual = 3299
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1728.895 ; gain = 385.691 ; free physical = 248 ; free virtual = 3310
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1736.887 ; gain = 0.000 ; free physical = 160 ; free virtual = 3225
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1736.887 ; gain = 393.801 ; free physical = 216 ; free virtual = 3282
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1736.887 ; gain = 0.000 ; free physical = 216 ; free virtual = 3282
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/fourier_bram_fifoDataIn_0_0_synth_1/fourier_bram_fifoDataIn_0_0.dcp' has been generated.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1736.887 ; gain = 0.000 ; free physical = 205 ; free virtual = 3270
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/niklas/dev/uni/ABP/git/Vivado/FFT/FFT.runs/fourier_bram_fifoDataIn_0_0_synth_1/fourier_bram_fifoDataIn_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fourier_bram_fifoDataIn_0_0_utilization_synth.rpt -pb fourier_bram_fifoDataIn_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 23 00:26:50 2019...
