0.6
2018.3
Dec  6 2018
23:39:36
/home/czaras/Projekty/studia/IUP/fpga-projects-iup/sequence/sequence.srcs/sim_1/new/sim.vhd,1677853105,vhdl,,,,sim,,,,,,,,
/home/czaras/Projekty/studia/IUP/fpga-projects-iup/sequence/sequence.srcs/sources_1/new/top.vhd,1677852446,vhdl,,,,top,,,,,,,,
