[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/VoidFuncReturn/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/VoidFuncReturn/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<103> s<102> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:12> el<1:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:13>
n<> u<6> t<Module_nonansi_header> p<100> c<2> s<66> l<1:1> el<1:14>
n<> u<7> t<Function_data_type> p<8> l<3:10> el<3:14>
n<> u<8> t<Function_data_type_or_implicit> p<59> c<7> s<9> l<3:10> el<3:14>
n<add> u<9> t<StringConst> p<59> s<20> l<3:15> el<3:18>
n<> u<10> t<IntegerAtomType_Int> p<11> l<3:19> el<3:22>
n<> u<11> t<Data_type> p<12> c<10> l<3:19> el<3:22>
n<> u<12> t<Data_type_or_implicit> p<14> c<11> s<13> l<3:19> el<3:22>
n<a> u<13> t<StringConst> p<14> l<3:23> el<3:24>
n<> u<14> t<Tf_port_item> p<20> c<12> s<19> l<3:19> el<3:24>
n<> u<15> t<IntegerAtomType_Int> p<16> l<3:26> el<3:29>
n<> u<16> t<Data_type> p<17> c<15> l<3:26> el<3:29>
n<> u<17> t<Data_type_or_implicit> p<19> c<16> s<18> l<3:26> el<3:29>
n<b> u<18> t<StringConst> p<19> l<3:30> el<3:31>
n<> u<19> t<Tf_port_item> p<20> c<17> l<3:26> el<3:31>
n<> u<20> t<Tf_port_list> p<59> c<14> s<42> l<3:19> el<3:31>
n<> u<21> t<Dollar_keyword> p<38> s<22> l<4:1> el<4:2>
n<display> u<22> t<StringConst> p<38> s<37> l<4:2> el<4:9>
n<"%d+%d="> u<23> t<StringLiteral> p<24> l<4:10> el<4:18>
n<> u<24> t<Primary_literal> p<25> c<23> l<4:10> el<4:18>
n<> u<25> t<Primary> p<26> c<24> l<4:10> el<4:18>
n<> u<26> t<Expression> p<37> c<25> s<31> l<4:10> el<4:18>
n<a> u<27> t<StringConst> p<28> l<4:20> el<4:21>
n<> u<28> t<Primary_literal> p<29> c<27> l<4:20> el<4:21>
n<> u<29> t<Primary> p<30> c<28> l<4:20> el<4:21>
n<> u<30> t<Expression> p<31> c<29> l<4:20> el<4:21>
n<> u<31> t<Argument> p<37> c<30> s<36> l<4:20> el<4:21>
n<b> u<32> t<StringConst> p<33> l<4:23> el<4:24>
n<> u<33> t<Primary_literal> p<34> c<32> l<4:23> el<4:24>
n<> u<34> t<Primary> p<35> c<33> l<4:23> el<4:24>
n<> u<35> t<Expression> p<36> c<34> l<4:23> el<4:24>
n<> u<36> t<Argument> p<37> c<35> l<4:23> el<4:24>
n<> u<37> t<List_of_arguments> p<38> c<26> l<4:10> el<4:24>
n<> u<38> t<Subroutine_call> p<39> c<21> l<4:1> el<4:25>
n<> u<39> t<Subroutine_call_statement> p<40> c<38> l<4:1> el<4:26>
n<> u<40> t<Statement_item> p<41> c<39> l<4:1> el<4:26>
n<> u<41> t<Statement> p<42> c<40> l<4:1> el<4:26>
n<> u<42> t<Function_statement_or_null> p<59> c<41> s<57> l<4:1> el<4:26>
n<a> u<43> t<StringConst> p<44> l<5:8> el<5:9>
n<> u<44> t<Primary_literal> p<45> c<43> l<5:8> el<5:9>
n<> u<45> t<Primary> p<46> c<44> l<5:8> el<5:9>
n<> u<46> t<Expression> p<52> c<45> s<51> l<5:8> el<5:9>
n<b> u<47> t<StringConst> p<48> l<5:12> el<5:13>
n<> u<48> t<Primary_literal> p<49> c<47> l<5:12> el<5:13>
n<> u<49> t<Primary> p<50> c<48> l<5:12> el<5:13>
n<> u<50> t<Expression> p<52> c<49> l<5:12> el<5:13>
n<> u<51> t<BinOp_Plus> p<52> s<50> l<5:10> el<5:11>
n<> u<52> t<Expression> p<54> c<46> l<5:8> el<5:13>
n<> u<53> t<RETURN> p<54> s<52> l<5:1> el<5:7>
n<> u<54> t<Jump_statement> p<55> c<53> l<5:1> el<5:14>
n<> u<55> t<Statement_item> p<56> c<54> l<5:1> el<5:14>
n<> u<56> t<Statement> p<57> c<55> l<5:1> el<5:14>
n<> u<57> t<Function_statement_or_null> p<59> c<56> s<58> l<5:1> el<5:14>
n<> u<58> t<ENDFUNCTION> p<59> l<6:1> el<6:12>
n<> u<59> t<Function_body_declaration> p<60> c<8> l<3:10> el<6:12>
n<> u<60> t<Function_declaration> p<61> c<59> l<3:1> el<6:12>
n<> u<61> t<Package_or_generate_item_declaration> p<62> c<60> l<3:1> el<6:12>
n<> u<62> t<Module_or_generate_item_declaration> p<63> c<61> l<3:1> el<6:12>
n<> u<63> t<Module_common_item> p<64> c<62> l<3:1> el<6:12>
n<> u<64> t<Module_or_generate_item> p<65> c<63> l<3:1> el<6:12>
n<> u<65> t<Non_port_module_item> p<66> c<64> l<3:1> el<6:12>
n<> u<66> t<Module_item> p<100> c<65> s<98> l<3:1> el<6:12>
n<> u<67> t<Dollar_keyword> p<89> s<68> l<9:1> el<9:2>
n<display> u<68> t<StringConst> p<89> s<88> l<9:2> el<9:9>
n<"%d"> u<69> t<StringLiteral> p<70> l<9:10> el<9:14>
n<> u<70> t<Primary_literal> p<71> c<69> l<9:10> el<9:14>
n<> u<71> t<Primary> p<72> c<70> l<9:10> el<9:14>
n<> u<72> t<Expression> p<88> c<71> s<87> l<9:10> el<9:14>
n<add> u<73> t<StringConst> p<84> s<83> l<9:16> el<9:19>
n<45> u<74> t<IntConst> p<75> l<9:20> el<9:22>
n<> u<75> t<Primary_literal> p<76> c<74> l<9:20> el<9:22>
n<> u<76> t<Primary> p<77> c<75> l<9:20> el<9:22>
n<> u<77> t<Expression> p<83> c<76> s<82> l<9:20> el<9:22>
n<90> u<78> t<IntConst> p<79> l<9:24> el<9:26>
n<> u<79> t<Primary_literal> p<80> c<78> l<9:24> el<9:26>
n<> u<80> t<Primary> p<81> c<79> l<9:24> el<9:26>
n<> u<81> t<Expression> p<82> c<80> l<9:24> el<9:26>
n<> u<82> t<Argument> p<83> c<81> l<9:24> el<9:26>
n<> u<83> t<List_of_arguments> p<84> c<77> l<9:20> el<9:26>
n<> u<84> t<Complex_func_call> p<85> c<73> l<9:16> el<9:27>
n<> u<85> t<Primary> p<86> c<84> l<9:16> el<9:27>
n<> u<86> t<Expression> p<87> c<85> l<9:16> el<9:27>
n<> u<87> t<Argument> p<88> c<86> l<9:16> el<9:27>
n<> u<88> t<List_of_arguments> p<89> c<72> l<9:10> el<9:27>
n<> u<89> t<Subroutine_call> p<90> c<67> l<9:1> el<9:28>
n<> u<90> t<Subroutine_call_statement> p<91> c<89> l<9:1> el<9:29>
n<> u<91> t<Statement_item> p<92> c<90> l<9:1> el<9:29>
n<> u<92> t<Statement> p<93> c<91> l<9:1> el<9:29>
n<> u<93> t<Statement_or_null> p<94> c<92> l<9:1> el<9:29>
n<> u<94> t<Initial_construct> p<95> c<93> l<8:1> el<9:29>
n<> u<95> t<Module_common_item> p<96> c<94> l<8:1> el<9:29>
n<> u<96> t<Module_or_generate_item> p<97> c<95> l<8:1> el<9:29>
n<> u<97> t<Non_port_module_item> p<98> c<96> l<8:1> el<9:29>
n<> u<98> t<Module_item> p<100> c<97> s<99> l<8:1> el<9:29>
n<> u<99> t<ENDMODULE> p<100> l<11:1> el<11:10>
n<> u<100> t<Module_declaration> p<101> c<6> l<1:1> el<11:10>
n<> u<101> t<Description> p<102> c<100> l<1:1> el<11:10>
n<> u<102> t<Source_text> p<103> c<101> l<1:1> el<11:10>
n<> u<103> t<Top_level_rule> c<1> l<1:1> el<12:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/VoidFuncReturn/dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/VoidFuncReturn/dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/VoidFuncReturn/dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
begin                                                  1
constant                                               4
design                                                 1
func_call                                              1
function                                               1
initial                                                1
int_typespec                                           2
io_decl                                                2
module_inst                                            2
operation                                              1
ref_obj                                                6
return_stmt                                            1
sys_func_call                                          2
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
begin                                                  2
constant                                               4
design                                                 1
func_call                                              2
function                                               2
initial                                                2
int_typespec                                           2
io_decl                                                4
module_inst                                            2
operation                                              2
ref_obj                                               12
return_stmt                                            2
sys_func_call                                          4
=== UHDM Object Stats End ===
[ERR:UH0715] ${SURELOG_DIR}/tests/VoidFuncReturn/dut.sv:5:8: Void function "add" returns a value.

[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/VoidFuncReturn/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/VoidFuncReturn/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/VoidFuncReturn/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/VoidFuncReturn/dut.sv, line:1:1, endln:11:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_function: (work@top.add), line:3:1, endln:6:12
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/VoidFuncReturn/dut.sv, line:1:1, endln:11:10
    |vpiName:add
    |vpiFullName:work@top.add
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (a), line:3:23, endln:3:24
      |vpiParent:
      \_function: (work@top.add), line:3:1, endln:6:12
      |vpiDirection:1
      |vpiName:a
      |vpiTypedef:
      \_ref_obj: (work@top.add.a)
        |vpiParent:
        \_io_decl: (a), line:3:23, endln:3:24
        |vpiFullName:work@top.add.a
        |vpiActual:
        \_int_typespec: , line:3:19, endln:3:22
    |vpiIODecl:
    \_io_decl: (b), line:3:30, endln:3:31
      |vpiParent:
      \_function: (work@top.add), line:3:1, endln:6:12
      |vpiDirection:1
      |vpiName:b
      |vpiTypedef:
      \_ref_obj: (work@top.add.b)
        |vpiParent:
        \_io_decl: (b), line:3:30, endln:3:31
        |vpiFullName:work@top.add.b
        |vpiActual:
        \_int_typespec: , line:3:26, endln:3:29
    |vpiStmt:
    \_begin: (work@top.add), line:5:1, endln:5:14
      |vpiParent:
      \_function: (work@top.add), line:3:1, endln:6:12
      |vpiFullName:work@top.add
      |vpiStmt:
      \_sys_func_call: ($display), line:4:1, endln:4:25
        |vpiParent:
        \_begin: (work@top.add), line:5:1, endln:5:14
        |vpiArgument:
        \_constant: , line:4:10, endln:4:18
          |vpiParent:
          \_sys_func_call: ($display), line:4:1, endln:4:25
          |vpiDecompile:"%d+%d="
          |vpiSize:48
          |STRING:%d+%d=
          |vpiConstType:6
        |vpiArgument:
        \_ref_obj: (work@top.add.a), line:4:20, endln:4:21
          |vpiParent:
          \_sys_func_call: ($display), line:4:1, endln:4:25
          |vpiName:a
          |vpiFullName:work@top.add.a
          |vpiActual:
          \_io_decl: (a), line:3:23, endln:3:24
        |vpiArgument:
        \_ref_obj: (work@top.add.b), line:4:23, endln:4:24
          |vpiParent:
          \_sys_func_call: ($display), line:4:1, endln:4:25
          |vpiName:b
          |vpiFullName:work@top.add.b
          |vpiActual:
          \_io_decl: (b), line:3:30, endln:3:31
        |vpiName:$display
      |vpiStmt:
      \_return_stmt: , line:5:1, endln:5:7
        |vpiParent:
        \_begin: (work@top.add), line:5:1, endln:5:14
        |vpiCondition:
        \_operation: , line:5:8, endln:5:13
          |vpiParent:
          \_return_stmt: , line:5:1, endln:5:7
          |vpiOpType:24
          |vpiOperand:
          \_ref_obj: (work@top.add.a), line:5:8, endln:5:9
            |vpiParent:
            \_operation: , line:5:8, endln:5:13
            |vpiName:a
            |vpiFullName:work@top.add.a
            |vpiActual:
            \_io_decl: (a), line:3:23, endln:3:24
          |vpiOperand:
          \_ref_obj: (work@top.add.b), line:5:12, endln:5:13
            |vpiParent:
            \_operation: , line:5:8, endln:5:13
            |vpiName:b
            |vpiFullName:work@top.add.b
            |vpiActual:
            \_io_decl: (b), line:3:30, endln:3:31
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/VoidFuncReturn/dut.sv, line:1:1, endln:11:10
  |vpiProcess:
  \_initial: , line:8:1, endln:9:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/VoidFuncReturn/dut.sv, line:1:1, endln:11:10
    |vpiStmt:
    \_sys_func_call: ($display), line:9:1, endln:9:28
      |vpiParent:
      \_initial: , line:8:1, endln:9:29
      |vpiArgument:
      \_constant: , line:9:10, endln:9:14
        |vpiParent:
        \_sys_func_call: ($display), line:9:1, endln:9:28
        |vpiDecompile:"%d"
        |vpiSize:16
        |STRING:%d
        |vpiConstType:6
      |vpiArgument:
      \_func_call: (add), line:9:16, endln:9:27
        |vpiParent:
        \_sys_func_call: ($display), line:9:1, endln:9:28
        |vpiArgument:
        \_constant: , line:9:20, endln:9:22
          |vpiParent:
          \_func_call: (add), line:9:16, endln:9:27
          |vpiDecompile:45
          |vpiSize:64
          |UINT:45
          |vpiConstType:9
        |vpiArgument:
        \_constant: , line:9:24, endln:9:26
          |vpiParent:
          \_func_call: (add), line:9:16, endln:9:27
          |vpiDecompile:90
          |vpiSize:64
          |UINT:90
          |vpiConstType:9
        |vpiName:add
        |vpiFunction:
        \_function: (work@top.add), line:3:1, endln:6:12
      |vpiName:$display
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/VoidFuncReturn/dut.sv, line:1:1, endln:11:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (work@top.add), line:3:1, endln:6:12
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/VoidFuncReturn/dut.sv, line:1:1, endln:11:10
    |vpiName:add
    |vpiFullName:work@top.add
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (a), line:3:23, endln:3:24
      |vpiParent:
      \_function: (work@top.add), line:3:1, endln:6:12
      |vpiDirection:1
      |vpiName:a
      |vpiTypedef:
      \_ref_obj: (work@top.add.a)
        |vpiParent:
        \_io_decl: (a), line:3:23, endln:3:24
        |vpiFullName:work@top.add.a
        |vpiActual:
        \_int_typespec: , line:3:19, endln:3:22
    |vpiIODecl:
    \_io_decl: (b), line:3:30, endln:3:31
      |vpiParent:
      \_function: (work@top.add), line:3:1, endln:6:12
      |vpiDirection:1
      |vpiName:b
      |vpiTypedef:
      \_ref_obj: (work@top.add.b)
        |vpiParent:
        \_io_decl: (b), line:3:30, endln:3:31
        |vpiFullName:work@top.add.b
        |vpiActual:
        \_int_typespec: , line:3:26, endln:3:29
    |vpiStmt:
    \_begin: (work@top.add), line:5:1, endln:5:14
      |vpiParent:
      \_function: (work@top.add), line:3:1, endln:6:12
      |vpiFullName:work@top.add
      |vpiStmt:
      \_sys_func_call: ($display), line:4:1, endln:4:25
        |vpiParent:
        \_begin: (work@top.add), line:5:1, endln:5:14
        |vpiArgument:
        \_constant: , line:4:10, endln:4:18
        |vpiArgument:
        \_ref_obj: (work@top.add.a), line:4:20, endln:4:21
          |vpiParent:
          \_sys_func_call: ($display), line:4:1, endln:4:25
          |vpiName:a
          |vpiFullName:work@top.add.a
          |vpiActual:
          \_io_decl: (a), line:3:23, endln:3:24
        |vpiArgument:
        \_ref_obj: (work@top.add.b), line:4:23, endln:4:24
          |vpiParent:
          \_sys_func_call: ($display), line:4:1, endln:4:25
          |vpiName:b
          |vpiFullName:work@top.add.b
          |vpiActual:
          \_io_decl: (b), line:3:30, endln:3:31
        |vpiName:$display
      |vpiStmt:
      \_return_stmt: , line:5:1, endln:5:7
        |vpiParent:
        \_begin: (work@top.add), line:5:1, endln:5:14
        |vpiCondition:
        \_operation: , line:5:8, endln:5:13
          |vpiParent:
          \_return_stmt: , line:5:1, endln:5:7
          |vpiOpType:24
          |vpiOperand:
          \_ref_obj: (work@top.add.a), line:5:8, endln:5:9
            |vpiParent:
            \_operation: , line:5:8, endln:5:13
            |vpiName:a
            |vpiFullName:work@top.add.a
            |vpiActual:
            \_io_decl: (a), line:3:23, endln:3:24
          |vpiOperand:
          \_ref_obj: (work@top.add.b), line:5:12, endln:5:13
            |vpiParent:
            \_operation: , line:5:8, endln:5:13
            |vpiName:b
            |vpiFullName:work@top.add.b
            |vpiActual:
            \_io_decl: (b), line:3:30, endln:3:31
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/VoidFuncReturn/dut.sv, line:1:1, endln:11:10
  |vpiTopModule:1
  |vpiProcess:
  \_initial: , line:8:1, endln:9:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/VoidFuncReturn/dut.sv, line:1:1, endln:11:10
    |vpiStmt:
    \_sys_func_call: ($display), line:9:1, endln:9:28
      |vpiParent:
      \_initial: , line:8:1, endln:9:29
      |vpiArgument:
      \_constant: , line:9:10, endln:9:14
      |vpiArgument:
      \_func_call: (add), line:9:16, endln:9:27
        |vpiParent:
        \_sys_func_call: ($display), line:9:1, endln:9:28
        |vpiArgument:
        \_constant: , line:9:20, endln:9:22
        |vpiArgument:
        \_constant: , line:9:24, endln:9:26
        |vpiName:add
        |vpiFunction:
        \_function: (work@top.add), line:3:1, endln:6:12
      |vpiName:$display
\_weaklyReferenced:
\_int_typespec: , line:3:19, endln:3:22
  |vpiSigned:1
\_int_typespec: , line:3:26, endln:3:29
  |vpiSigned:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/VoidFuncReturn/dut.sv | ${SURELOG_DIR}/build/regression/VoidFuncReturn/roundtrip/dut_000.sv | 1 | 11 |