<stg><name>CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1</name>


<trans_list>

<trans id="763" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %y_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %n = alloca i32 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten9"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Weights, void @empty_8, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i11 0, i11 %indvar_flatten9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:5 %store_ln41 = store i3 0, i3 %n

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:6 %store_ln43 = store i9 0, i9 %y_1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.body4.i22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body4.i22:0 %indvar_flatten9_load = load i11 %indvar_flatten9

]]></Node>
<StgValue><ssdm name="indvar_flatten9_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body4.i22:1 %icmp_ln41 = icmp_eq  i11 %indvar_flatten9_load, i11 1280

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body4.i22:2 %add_ln41 = add i11 %indvar_flatten9_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4.i22:3 %br_ln41 = br i1 %icmp_ln41, void %for.inc45.i53, void %if.end.i.i.i.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc45.i53:0 %y_1_load = load i9 %y_1

]]></Node>
<StgValue><ssdm name="y_1_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i53:4 %icmp_ln43 = icmp_eq  i9 %y_1_load, i9 320

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc45.i53:5 %select_ln41 = select i1 %icmp_ln43, i9 0, i9 %y_1_load

]]></Node>
<StgValue><ssdm name="select_ln41"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="9">
<![CDATA[
for.inc45.i53:126 %zext_ln43_1 = zext i9 %select_ln41

]]></Node>
<StgValue><ssdm name="zext_ln43_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="13" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="2" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i53:134 %urem_ln43 = urem i9 %select_ln41, i9 3

]]></Node>
<StgValue><ssdm name="urem_ln43"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i53:145 %add_ln49 = add i9 %select_ln41, i9 1

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="19" op_0_bw="9">
<![CDATA[
for.inc45.i53:146 %zext_ln49_1 = zext i9 %add_ln49

]]></Node>
<StgValue><ssdm name="zext_ln49_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc45.i53:147 %mul_ln49_20 = mul i19 %zext_ln49_1, i19 683

]]></Node>
<StgValue><ssdm name="mul_ln49_20"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i53:148 %tmp_150 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln49_20, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i53:149 %zext_ln49 = zext i8 %tmp_150

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:150 %OutPadConv1_addr_1 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:151 %OutPadConv1_1_addr_1 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_addr_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:152 %OutPadConv1_2_addr_1 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_addr_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:153 %OutPadConv1_load_1 = load i9 %OutPadConv1_addr_1

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:154 %OutPadConv1_1_load_1 = load i9 %OutPadConv1_1_addr_1

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:155 %OutPadConv1_2_load_1 = load i9 %OutPadConv1_2_addr_1

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i53:224 %add_ln49_10 = add i10 %zext_ln43_1, i10 325

]]></Node>
<StgValue><ssdm name="add_ln49_10"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="21" op_0_bw="10">
<![CDATA[
for.inc45.i53:225 %zext_ln49_8 = zext i10 %add_ln49_10

]]></Node>
<StgValue><ssdm name="zext_ln49_8"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45.i53:226 %mul_ln49_23 = mul i21 %zext_ln49_8, i21 1366

]]></Node>
<StgValue><ssdm name="mul_ln49_23"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i53:241 %add_ln49_12 = add i10 %zext_ln43_1, i10 326

]]></Node>
<StgValue><ssdm name="add_ln49_12"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="21" op_0_bw="10">
<![CDATA[
for.inc45.i53:242 %zext_ln49_10 = zext i10 %add_ln49_12

]]></Node>
<StgValue><ssdm name="zext_ln49_10"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45.i53:243 %mul_ln49_24 = mul i21 %zext_ln49_10, i21 1366

]]></Node>
<StgValue><ssdm name="mul_ln49_24"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i53:272 %add_ln49_16 = add i10 %zext_ln43_1, i10 328

]]></Node>
<StgValue><ssdm name="add_ln49_16"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="21" op_0_bw="10">
<![CDATA[
for.inc45.i53:273 %zext_ln49_13 = zext i10 %add_ln49_16

]]></Node>
<StgValue><ssdm name="zext_ln49_13"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45.i53:274 %mul_ln49_25 = mul i21 %zext_ln49_13, i21 1366

]]></Node>
<StgValue><ssdm name="mul_ln49_25"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45.i53:457 %store_ln41 = store i11 %add_ln41, i11 %indvar_flatten9

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45.i53:459 %store_ln43 = store i9 %add_ln49, i9 %y_1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="9">
<![CDATA[
for.inc45.i53:125 %zext_ln43 = zext i9 %select_ln41

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="12" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="2" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i53:134 %urem_ln43 = urem i9 %select_ln41, i9 3

]]></Node>
<StgValue><ssdm name="urem_ln43"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:153 %OutPadConv1_load_1 = load i9 %OutPadConv1_addr_1

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:154 %OutPadConv1_1_load_1 = load i9 %OutPadConv1_1_addr_1

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:155 %OutPadConv1_2_load_1 = load i9 %OutPadConv1_2_addr_1

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i53:162 %add_ln49_2 = add i9 %select_ln41, i9 2

]]></Node>
<StgValue><ssdm name="add_ln49_2"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="19" op_0_bw="9">
<![CDATA[
for.inc45.i53:163 %zext_ln49_3 = zext i9 %add_ln49_2

]]></Node>
<StgValue><ssdm name="zext_ln49_3"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc45.i53:164 %mul_ln49_21 = mul i19 %zext_ln49_3, i19 683

]]></Node>
<StgValue><ssdm name="mul_ln49_21"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i53:165 %tmp_151 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln49_21, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i53:166 %zext_ln49_2 = zext i8 %tmp_151

]]></Node>
<StgValue><ssdm name="zext_ln49_2"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:167 %OutPadConv1_addr_2 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_2

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_2"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:168 %OutPadConv1_1_addr_2 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_2

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_addr_2"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:169 %OutPadConv1_2_addr_2 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_2

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_addr_2"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:170 %OutPadConv1_load_2 = load i9 %OutPadConv1_addr_2

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_2"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:171 %OutPadConv1_1_load_2 = load i9 %OutPadConv1_1_addr_2

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_2"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:172 %OutPadConv1_2_load_2 = load i9 %OutPadConv1_2_addr_2

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_2"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45.i53:226 %mul_ln49_23 = mul i21 %zext_ln49_8, i21 1366

]]></Node>
<StgValue><ssdm name="mul_ln49_23"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45.i53:243 %mul_ln49_24 = mul i21 %zext_ln49_10, i21 1366

]]></Node>
<StgValue><ssdm name="mul_ln49_24"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45.i53:274 %mul_ln49_25 = mul i21 %zext_ln49_13, i21 1366

]]></Node>
<StgValue><ssdm name="mul_ln49_25"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i53:382 %add_ln49_30 = add i11 %zext_ln43, i11 973

]]></Node>
<StgValue><ssdm name="add_ln49_30"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="23" op_0_bw="11">
<![CDATA[
for.inc45.i53:383 %zext_ln49_24 = zext i11 %add_ln49_30

]]></Node>
<StgValue><ssdm name="zext_ln49_24"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc45.i53:384 %mul_ln49_29 = mul i23 %zext_ln49_24, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln49_29"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i53:399 %add_ln49_32 = add i11 %zext_ln43, i11 974

]]></Node>
<StgValue><ssdm name="add_ln49_32"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="23" op_0_bw="11">
<![CDATA[
for.inc45.i53:400 %zext_ln49_26 = zext i11 %add_ln49_32

]]></Node>
<StgValue><ssdm name="zext_ln49_26"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc45.i53:401 %mul_ln49_30 = mul i23 %zext_ln49_26, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln49_30"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="19" op_0_bw="9">
<![CDATA[
for.inc45.i53:128 %zext_ln43_3 = zext i9 %select_ln41

]]></Node>
<StgValue><ssdm name="zext_ln43_3"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc45.i53:129 %mul_ln43 = mul i19 %zext_ln43_3, i19 683

]]></Node>
<StgValue><ssdm name="mul_ln43"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i53:130 %tmp_149 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln43, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i53:132 %zext_ln43_2 = zext i8 %tmp_149

]]></Node>
<StgValue><ssdm name="zext_ln43_2"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="7" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i53:133 %trunc_ln43_1 = partselect i7 @_ssdm_op_PartSelect.i7.i19.i32.i32, i19 %mul_ln43, i32 11, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln43_1"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="11" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="2" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i53:134 %urem_ln43 = urem i9 %select_ln41, i9 3

]]></Node>
<StgValue><ssdm name="urem_ln43"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:136 %OutPadConv1_addr = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln43_2

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:137 %OutPadConv1_1_addr = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln43_2

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_addr"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:138 %OutPadConv1_2_addr = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln43_2

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_addr"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:139 %OutPadConv1_load = load i9 %OutPadConv1_addr

]]></Node>
<StgValue><ssdm name="OutPadConv1_load"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:140 %OutPadConv1_1_load = load i9 %OutPadConv1_1_addr

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:141 %OutPadConv1_2_load = load i9 %OutPadConv1_2_addr

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:170 %OutPadConv1_load_2 = load i9 %OutPadConv1_addr_2

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_2"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:171 %OutPadConv1_1_load_2 = load i9 %OutPadConv1_1_addr_2

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_2"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:172 %OutPadConv1_2_load_2 = load i9 %OutPadConv1_2_addr_2

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_2"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i53:179 %add_ln49_4 = add i7 %trunc_ln43_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln49_4"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i53:180 %zext_ln49_4 = zext i7 %add_ln49_4

]]></Node>
<StgValue><ssdm name="zext_ln49_4"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:181 %OutPadConv1_addr_3 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_4

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_3"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:182 %OutPadConv1_1_addr_3 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_4

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_addr_3"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:183 %OutPadConv1_2_addr_3 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_4

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_addr_3"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:184 %OutPadConv1_load_3 = load i9 %OutPadConv1_addr_3

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_3"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:185 %OutPadConv1_1_load_3 = load i9 %OutPadConv1_1_addr_3

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_3"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:186 %OutPadConv1_2_load_3 = load i9 %OutPadConv1_2_addr_3

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_3"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45.i53:226 %mul_ln49_23 = mul i21 %zext_ln49_8, i21 1366

]]></Node>
<StgValue><ssdm name="mul_ln49_23"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45.i53:243 %mul_ln49_24 = mul i21 %zext_ln49_10, i21 1366

]]></Node>
<StgValue><ssdm name="mul_ln49_24"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45.i53:274 %mul_ln49_25 = mul i21 %zext_ln49_13, i21 1366

]]></Node>
<StgValue><ssdm name="mul_ln49_25"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc45.i53:384 %mul_ln49_29 = mul i23 %zext_ln49_24, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln49_29"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc45.i53:401 %mul_ln49_30 = mul i23 %zext_ln49_26, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln49_30"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i53:430 %add_ln49_36 = add i11 %zext_ln43, i11 976

]]></Node>
<StgValue><ssdm name="add_ln49_36"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="23" op_0_bw="11">
<![CDATA[
for.inc45.i53:431 %zext_ln49_29 = zext i11 %add_ln49_36

]]></Node>
<StgValue><ssdm name="zext_ln49_29"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc45.i53:432 %mul_ln49_31 = mul i23 %zext_ln49_29, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln49_31"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="136" st_id="4" stage="10" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="2" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i53:134 %urem_ln43 = urem i9 %select_ln41, i9 3

]]></Node>
<StgValue><ssdm name="urem_ln43"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:139 %OutPadConv1_load = load i9 %OutPadConv1_addr

]]></Node>
<StgValue><ssdm name="OutPadConv1_load"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:140 %OutPadConv1_1_load = load i9 %OutPadConv1_1_addr

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:141 %OutPadConv1_2_load = load i9 %OutPadConv1_2_addr

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:184 %OutPadConv1_load_3 = load i9 %OutPadConv1_addr_3

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_3"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:185 %OutPadConv1_1_load_3 = load i9 %OutPadConv1_1_addr_3

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_3"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:186 %OutPadConv1_2_load_3 = load i9 %OutPadConv1_2_addr_3

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_3"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i53:193 %add_ln49_6 = add i9 %select_ln41, i9 4

]]></Node>
<StgValue><ssdm name="add_ln49_6"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="19" op_0_bw="9">
<![CDATA[
for.inc45.i53:194 %zext_ln49_5 = zext i9 %add_ln49_6

]]></Node>
<StgValue><ssdm name="zext_ln49_5"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc45.i53:195 %mul_ln49_22 = mul i19 %zext_ln49_5, i19 683

]]></Node>
<StgValue><ssdm name="mul_ln49_22"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i53:196 %tmp_152 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln49_22, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i53:197 %zext_ln49_6 = zext i8 %tmp_152

]]></Node>
<StgValue><ssdm name="zext_ln49_6"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:198 %OutPadConv1_addr_4 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_6

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_4"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:199 %OutPadConv1_1_addr_4 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_6

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_addr_4"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:200 %OutPadConv1_2_addr_4 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_6

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_addr_4"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:201 %OutPadConv1_load_4 = load i9 %OutPadConv1_addr_4

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_4"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:202 %OutPadConv1_1_load_4 = load i9 %OutPadConv1_1_addr_4

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_4"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:203 %OutPadConv1_2_load_4 = load i9 %OutPadConv1_2_addr_4

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_4"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i53:210 %add_ln49_8 = add i8 %tmp_149, i8 108

]]></Node>
<StgValue><ssdm name="add_ln49_8"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i53:211 %zext_ln49_7 = zext i8 %add_ln49_8

]]></Node>
<StgValue><ssdm name="zext_ln49_7"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:212 %OutPadConv1_addr_5 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_7

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_5"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:213 %OutPadConv1_1_addr_5 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_7

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_addr_5"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:214 %OutPadConv1_2_addr_5 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_7

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_addr_5"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:215 %OutPadConv1_load_5 = load i9 %OutPadConv1_addr_5

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_5"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:216 %OutPadConv1_1_load_5 = load i9 %OutPadConv1_1_addr_5

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_5"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:217 %OutPadConv1_2_load_5 = load i9 %OutPadConv1_2_addr_5

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_5"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45.i53:226 %mul_ln49_23 = mul i21 %zext_ln49_8, i21 1366

]]></Node>
<StgValue><ssdm name="mul_ln49_23"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="9" op_0_bw="9" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i53:227 %tmp_153 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln49_23, i32 12, i32 20

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45.i53:243 %mul_ln49_24 = mul i21 %zext_ln49_10, i21 1366

]]></Node>
<StgValue><ssdm name="mul_ln49_24"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="9" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i53:244 %tmp_154 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln49_24, i32 12, i32 20

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45.i53:274 %mul_ln49_25 = mul i21 %zext_ln49_13, i21 1366

]]></Node>
<StgValue><ssdm name="mul_ln49_25"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="9" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i53:275 %tmp_155 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln49_25, i32 12, i32 20

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc45.i53:384 %mul_ln49_29 = mul i23 %zext_ln49_24, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln49_29"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc45.i53:401 %mul_ln49_30 = mul i23 %zext_ln49_26, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln49_30"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc45.i53:432 %mul_ln49_31 = mul i23 %zext_ln49_29, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln49_31"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="171" st_id="5" stage="9" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="2" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i53:134 %urem_ln43 = urem i9 %select_ln41, i9 3

]]></Node>
<StgValue><ssdm name="urem_ln43"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:201 %OutPadConv1_load_4 = load i9 %OutPadConv1_addr_4

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_4"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:202 %OutPadConv1_1_load_4 = load i9 %OutPadConv1_1_addr_4

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_4"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:203 %OutPadConv1_2_load_4 = load i9 %OutPadConv1_2_addr_4

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_4"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:215 %OutPadConv1_load_5 = load i9 %OutPadConv1_addr_5

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_5"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:216 %OutPadConv1_1_load_5 = load i9 %OutPadConv1_1_addr_5

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_5"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:217 %OutPadConv1_2_load_5 = load i9 %OutPadConv1_2_addr_5

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_5"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i53:228 %zext_ln49_9 = zext i9 %tmp_153

]]></Node>
<StgValue><ssdm name="zext_ln49_9"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:229 %OutPadConv1_addr_6 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_9

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_6"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:230 %OutPadConv1_1_addr_6 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_9

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_addr_6"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:231 %OutPadConv1_2_addr_6 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_9

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_addr_6"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:232 %OutPadConv1_load_6 = load i9 %OutPadConv1_addr_6

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_6"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:233 %OutPadConv1_1_load_6 = load i9 %OutPadConv1_1_addr_6

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_6"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:234 %OutPadConv1_2_load_6 = load i9 %OutPadConv1_2_addr_6

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_6"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i53:245 %zext_ln49_11 = zext i9 %tmp_154

]]></Node>
<StgValue><ssdm name="zext_ln49_11"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:246 %OutPadConv1_addr_7 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_11

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_7"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:247 %OutPadConv1_1_addr_7 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_11

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_addr_7"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:248 %OutPadConv1_2_addr_7 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_11

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_addr_7"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:249 %OutPadConv1_load_7 = load i9 %OutPadConv1_addr_7

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_7"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:250 %OutPadConv1_1_load_7 = load i9 %OutPadConv1_1_addr_7

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_7"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:251 %OutPadConv1_2_load_7 = load i9 %OutPadConv1_2_addr_7

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_7"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc45.i53:384 %mul_ln49_29 = mul i23 %zext_ln49_24, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln49_29"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="10" op_0_bw="10" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i53:385 %tmp_159 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln49_29, i32 13, i32 22

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc45.i53:401 %mul_ln49_30 = mul i23 %zext_ln49_26, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln49_30"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="10" op_0_bw="10" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i53:402 %tmp_160 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln49_30, i32 13, i32 22

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc45.i53:432 %mul_ln49_31 = mul i23 %zext_ln49_29, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln49_31"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="197" st_id="6" stage="8" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="2" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i53:134 %urem_ln43 = urem i9 %select_ln41, i9 3

]]></Node>
<StgValue><ssdm name="urem_ln43"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:232 %OutPadConv1_load_6 = load i9 %OutPadConv1_addr_6

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_6"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:233 %OutPadConv1_1_load_6 = load i9 %OutPadConv1_1_addr_6

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_6"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:234 %OutPadConv1_2_load_6 = load i9 %OutPadConv1_2_addr_6

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_6"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:249 %OutPadConv1_load_7 = load i9 %OutPadConv1_addr_7

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_7"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:250 %OutPadConv1_1_load_7 = load i9 %OutPadConv1_1_addr_7

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_7"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:251 %OutPadConv1_2_load_7 = load i9 %OutPadConv1_2_addr_7

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_7"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc45.i53:258 %add_ln49_14 = add i8 %tmp_149, i8 109

]]></Node>
<StgValue><ssdm name="add_ln49_14"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="8">
<![CDATA[
for.inc45.i53:259 %zext_ln49_12 = zext i8 %add_ln49_14

]]></Node>
<StgValue><ssdm name="zext_ln49_12"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:260 %OutPadConv1_addr_8 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_12

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_8"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:261 %OutPadConv1_1_addr_8 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_12

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_addr_8"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:262 %OutPadConv1_2_addr_8 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_12

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_addr_8"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:263 %OutPadConv1_load_8 = load i9 %OutPadConv1_addr_8

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_8"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:264 %OutPadConv1_1_load_8 = load i9 %OutPadConv1_1_addr_8

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_8"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:265 %OutPadConv1_2_load_8 = load i9 %OutPadConv1_2_addr_8

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_8"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i53:276 %zext_ln49_14 = zext i9 %tmp_155

]]></Node>
<StgValue><ssdm name="zext_ln49_14"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:277 %OutPadConv1_addr_9 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_14

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_9"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:278 %OutPadConv1_1_addr_9 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_14

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_addr_9"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:279 %OutPadConv1_2_addr_9 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_14

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_addr_9"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:280 %OutPadConv1_load_9 = load i9 %OutPadConv1_addr_9

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_9"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:281 %OutPadConv1_1_load_9 = load i9 %OutPadConv1_1_addr_9

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_9"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:282 %OutPadConv1_2_load_9 = load i9 %OutPadConv1_2_addr_9

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_9"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i53:303 %add_ln49_20 = add i10 %zext_ln43_1, i10 649

]]></Node>
<StgValue><ssdm name="add_ln49_20"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="21" op_0_bw="10">
<![CDATA[
for.inc45.i53:304 %zext_ln49_16 = zext i10 %add_ln49_20

]]></Node>
<StgValue><ssdm name="zext_ln49_16"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45.i53:305 %mul_ln49_26 = mul i21 %zext_ln49_16, i21 1366

]]></Node>
<StgValue><ssdm name="mul_ln49_26"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="9" op_0_bw="9" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i53:306 %tmp_156 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln49_26, i32 12, i32 20

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc45.i53:432 %mul_ln49_31 = mul i23 %zext_ln49_29, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln49_31"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="10" op_0_bw="10" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i53:433 %tmp_161 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln49_31, i32 13, i32 22

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="225" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="8">
<![CDATA[
for.inc45.i53:131 %zext_ln43_4 = zext i8 %tmp_149

]]></Node>
<StgValue><ssdm name="zext_ln43_4"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="7" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="2" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i53:134 %urem_ln43 = urem i9 %select_ln41, i9 3

]]></Node>
<StgValue><ssdm name="urem_ln43"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:263 %OutPadConv1_load_8 = load i9 %OutPadConv1_addr_8

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_8"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:264 %OutPadConv1_1_load_8 = load i9 %OutPadConv1_1_addr_8

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_8"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:265 %OutPadConv1_2_load_8 = load i9 %OutPadConv1_2_addr_8

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_8"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:280 %OutPadConv1_load_9 = load i9 %OutPadConv1_addr_9

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_9"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:281 %OutPadConv1_1_load_9 = load i9 %OutPadConv1_1_addr_9

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_9"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:282 %OutPadConv1_2_load_9 = load i9 %OutPadConv1_2_addr_9

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_9"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i53:289 %add_ln49_18 = add i9 %zext_ln43_4, i9 216

]]></Node>
<StgValue><ssdm name="add_ln49_18"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i53:290 %zext_ln49_15 = zext i9 %add_ln49_18

]]></Node>
<StgValue><ssdm name="zext_ln49_15"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:291 %OutPadConv1_addr_10 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_15

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_10"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:292 %OutPadConv1_1_addr_10 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_15

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_addr_10"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:293 %OutPadConv1_2_addr_10 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_15

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_addr_10"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:294 %OutPadConv1_load_10 = load i9 %OutPadConv1_addr_10

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_10"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:295 %OutPadConv1_1_load_10 = load i9 %OutPadConv1_1_addr_10

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_10"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:296 %OutPadConv1_2_load_10 = load i9 %OutPadConv1_2_addr_10

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_10"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i53:307 %zext_ln49_17 = zext i9 %tmp_156

]]></Node>
<StgValue><ssdm name="zext_ln49_17"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:308 %OutPadConv1_addr_11 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_17

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_11"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:309 %OutPadConv1_1_addr_11 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_17

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_addr_11"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:310 %OutPadConv1_2_addr_11 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_17

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_addr_11"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:311 %OutPadConv1_load_11 = load i9 %OutPadConv1_addr_11

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_11"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:312 %OutPadConv1_1_load_11 = load i9 %OutPadConv1_1_addr_11

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_11"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:313 %OutPadConv1_2_load_11 = load i9 %OutPadConv1_2_addr_11

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_11"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i53:320 %add_ln49_22 = add i10 %zext_ln43_1, i10 650

]]></Node>
<StgValue><ssdm name="add_ln49_22"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="21" op_0_bw="10">
<![CDATA[
for.inc45.i53:321 %zext_ln49_18 = zext i10 %add_ln49_22

]]></Node>
<StgValue><ssdm name="zext_ln49_18"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45.i53:322 %mul_ln49_27 = mul i21 %zext_ln49_18, i21 1366

]]></Node>
<StgValue><ssdm name="mul_ln49_27"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="9" op_0_bw="9" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i53:323 %tmp_157 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln49_27, i32 12, i32 20

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="252" st_id="8" stage="6" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="2" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i53:134 %urem_ln43 = urem i9 %select_ln41, i9 3

]]></Node>
<StgValue><ssdm name="urem_ln43"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:294 %OutPadConv1_load_10 = load i9 %OutPadConv1_addr_10

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_10"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:295 %OutPadConv1_1_load_10 = load i9 %OutPadConv1_1_addr_10

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_10"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:296 %OutPadConv1_2_load_10 = load i9 %OutPadConv1_2_addr_10

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_10"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:311 %OutPadConv1_load_11 = load i9 %OutPadConv1_addr_11

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_11"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:312 %OutPadConv1_1_load_11 = load i9 %OutPadConv1_1_addr_11

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_11"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:313 %OutPadConv1_2_load_11 = load i9 %OutPadConv1_2_addr_11

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_11"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i53:324 %zext_ln49_19 = zext i9 %tmp_157

]]></Node>
<StgValue><ssdm name="zext_ln49_19"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:325 %OutPadConv1_addr_12 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_19

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_12"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:326 %OutPadConv1_1_addr_12 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_19

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_addr_12"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:327 %OutPadConv1_2_addr_12 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_19

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_addr_12"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:328 %OutPadConv1_load_12 = load i9 %OutPadConv1_addr_12

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_12"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:329 %OutPadConv1_1_load_12 = load i9 %OutPadConv1_1_addr_12

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_12"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:330 %OutPadConv1_2_load_12 = load i9 %OutPadConv1_2_addr_12

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_12"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i53:337 %add_ln49_24 = add i9 %zext_ln43_4, i9 217

]]></Node>
<StgValue><ssdm name="add_ln49_24"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i53:338 %zext_ln49_20 = zext i9 %add_ln49_24

]]></Node>
<StgValue><ssdm name="zext_ln49_20"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:339 %OutPadConv1_addr_13 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_20

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_13"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:340 %OutPadConv1_1_addr_13 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_20

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_addr_13"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:341 %OutPadConv1_2_addr_13 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_20

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_addr_13"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:342 %OutPadConv1_load_13 = load i9 %OutPadConv1_addr_13

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_13"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:343 %OutPadConv1_1_load_13 = load i9 %OutPadConv1_1_addr_13

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_13"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:344 %OutPadConv1_2_load_13 = load i9 %OutPadConv1_2_addr_13

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_13"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i53:351 %add_ln49_26 = add i10 %zext_ln43_1, i10 652

]]></Node>
<StgValue><ssdm name="add_ln49_26"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="21" op_0_bw="10">
<![CDATA[
for.inc45.i53:352 %zext_ln49_21 = zext i10 %add_ln49_26

]]></Node>
<StgValue><ssdm name="zext_ln49_21"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.inc45.i53:353 %mul_ln49_28 = mul i21 %zext_ln49_21, i21 1366

]]></Node>
<StgValue><ssdm name="mul_ln49_28"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="9" op_0_bw="9" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i53:354 %tmp_158 = partselect i9 @_ssdm_op_PartSelect.i9.i21.i32.i32, i21 %mul_ln49_28, i32 12, i32 20

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="278" st_id="9" stage="5" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="2" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i53:134 %urem_ln43 = urem i9 %select_ln41, i9 3

]]></Node>
<StgValue><ssdm name="urem_ln43"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:328 %OutPadConv1_load_12 = load i9 %OutPadConv1_addr_12

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_12"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:329 %OutPadConv1_1_load_12 = load i9 %OutPadConv1_1_addr_12

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_12"/></StgValue>
</operation>

<operation id="281" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:330 %OutPadConv1_2_load_12 = load i9 %OutPadConv1_2_addr_12

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_12"/></StgValue>
</operation>

<operation id="282" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:342 %OutPadConv1_load_13 = load i9 %OutPadConv1_addr_13

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_13"/></StgValue>
</operation>

<operation id="283" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:343 %OutPadConv1_1_load_13 = load i9 %OutPadConv1_1_addr_13

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_13"/></StgValue>
</operation>

<operation id="284" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:344 %OutPadConv1_2_load_13 = load i9 %OutPadConv1_2_addr_13

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_13"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i53:355 %zext_ln49_22 = zext i9 %tmp_158

]]></Node>
<StgValue><ssdm name="zext_ln49_22"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:356 %OutPadConv1_addr_14 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_22

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_14"/></StgValue>
</operation>

<operation id="287" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:357 %OutPadConv1_1_addr_14 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_22

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_addr_14"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:358 %OutPadConv1_2_addr_14 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_22

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_addr_14"/></StgValue>
</operation>

<operation id="289" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:359 %OutPadConv1_load_14 = load i9 %OutPadConv1_addr_14

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_14"/></StgValue>
</operation>

<operation id="290" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:360 %OutPadConv1_1_load_14 = load i9 %OutPadConv1_1_addr_14

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_14"/></StgValue>
</operation>

<operation id="291" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:361 %OutPadConv1_2_load_14 = load i9 %OutPadConv1_2_addr_14

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_14"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i53:368 %add_ln49_28 = add i9 %zext_ln43_4, i9 324

]]></Node>
<StgValue><ssdm name="add_ln49_28"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i53:369 %zext_ln49_23 = zext i9 %add_ln49_28

]]></Node>
<StgValue><ssdm name="zext_ln49_23"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:370 %OutPadConv1_addr_15 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_23

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_15"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:371 %OutPadConv1_1_addr_15 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_23

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_addr_15"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:372 %OutPadConv1_2_addr_15 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_23

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_addr_15"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:373 %OutPadConv1_load_15 = load i9 %OutPadConv1_addr_15

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_15"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:374 %OutPadConv1_1_load_15 = load i9 %OutPadConv1_1_addr_15

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_15"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:375 %OutPadConv1_2_load_15 = load i9 %OutPadConv1_2_addr_15

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_15"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="300" st_id="10" stage="4" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="2" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i53:134 %urem_ln43 = urem i9 %select_ln41, i9 3

]]></Node>
<StgValue><ssdm name="urem_ln43"/></StgValue>
</operation>

<operation id="301" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:359 %OutPadConv1_load_14 = load i9 %OutPadConv1_addr_14

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_14"/></StgValue>
</operation>

<operation id="302" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:360 %OutPadConv1_1_load_14 = load i9 %OutPadConv1_1_addr_14

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_14"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:361 %OutPadConv1_2_load_14 = load i9 %OutPadConv1_2_addr_14

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_14"/></StgValue>
</operation>

<operation id="304" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:373 %OutPadConv1_load_15 = load i9 %OutPadConv1_addr_15

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_15"/></StgValue>
</operation>

<operation id="305" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:374 %OutPadConv1_1_load_15 = load i9 %OutPadConv1_1_addr_15

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_15"/></StgValue>
</operation>

<operation id="306" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:375 %OutPadConv1_2_load_15 = load i9 %OutPadConv1_2_addr_15

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_15"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i53:386 %zext_ln49_25 = zext i10 %tmp_159

]]></Node>
<StgValue><ssdm name="zext_ln49_25"/></StgValue>
</operation>

<operation id="308" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:387 %OutPadConv1_addr_16 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_25

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_16"/></StgValue>
</operation>

<operation id="309" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:388 %OutPadConv1_1_addr_16 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_25

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_addr_16"/></StgValue>
</operation>

<operation id="310" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:389 %OutPadConv1_2_addr_16 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_25

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_addr_16"/></StgValue>
</operation>

<operation id="311" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:390 %OutPadConv1_load_16 = load i9 %OutPadConv1_addr_16

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_16"/></StgValue>
</operation>

<operation id="312" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:391 %OutPadConv1_1_load_16 = load i9 %OutPadConv1_1_addr_16

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_16"/></StgValue>
</operation>

<operation id="313" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:392 %OutPadConv1_2_load_16 = load i9 %OutPadConv1_2_addr_16

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_16"/></StgValue>
</operation>

<operation id="314" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i53:403 %zext_ln49_27 = zext i10 %tmp_160

]]></Node>
<StgValue><ssdm name="zext_ln49_27"/></StgValue>
</operation>

<operation id="315" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:404 %OutPadConv1_addr_17 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_27

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_17"/></StgValue>
</operation>

<operation id="316" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:405 %OutPadConv1_1_addr_17 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_27

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_addr_17"/></StgValue>
</operation>

<operation id="317" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:406 %OutPadConv1_2_addr_17 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_27

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_addr_17"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:407 %OutPadConv1_load_17 = load i9 %OutPadConv1_addr_17

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_17"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:408 %OutPadConv1_1_load_17 = load i9 %OutPadConv1_1_addr_17

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_17"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:409 %OutPadConv1_2_load_17 = load i9 %OutPadConv1_2_addr_17

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_17"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="321" st_id="11" stage="3" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="2" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i53:134 %urem_ln43 = urem i9 %select_ln41, i9 3

]]></Node>
<StgValue><ssdm name="urem_ln43"/></StgValue>
</operation>

<operation id="322" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:390 %OutPadConv1_load_16 = load i9 %OutPadConv1_addr_16

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_16"/></StgValue>
</operation>

<operation id="323" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:391 %OutPadConv1_1_load_16 = load i9 %OutPadConv1_1_addr_16

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_16"/></StgValue>
</operation>

<operation id="324" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:392 %OutPadConv1_2_load_16 = load i9 %OutPadConv1_2_addr_16

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_16"/></StgValue>
</operation>

<operation id="325" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:407 %OutPadConv1_load_17 = load i9 %OutPadConv1_addr_17

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_17"/></StgValue>
</operation>

<operation id="326" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:408 %OutPadConv1_1_load_17 = load i9 %OutPadConv1_1_addr_17

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_17"/></StgValue>
</operation>

<operation id="327" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:409 %OutPadConv1_2_load_17 = load i9 %OutPadConv1_2_addr_17

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_17"/></StgValue>
</operation>

<operation id="328" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i53:416 %add_ln49_34 = add i9 %zext_ln43_4, i9 325

]]></Node>
<StgValue><ssdm name="add_ln49_34"/></StgValue>
</operation>

<operation id="329" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="9">
<![CDATA[
for.inc45.i53:417 %zext_ln49_28 = zext i9 %add_ln49_34

]]></Node>
<StgValue><ssdm name="zext_ln49_28"/></StgValue>
</operation>

<operation id="330" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:418 %OutPadConv1_addr_18 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_28

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_18"/></StgValue>
</operation>

<operation id="331" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:419 %OutPadConv1_1_addr_18 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_28

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_addr_18"/></StgValue>
</operation>

<operation id="332" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:420 %OutPadConv1_2_addr_18 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_28

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_addr_18"/></StgValue>
</operation>

<operation id="333" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:421 %OutPadConv1_load_18 = load i9 %OutPadConv1_addr_18

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_18"/></StgValue>
</operation>

<operation id="334" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:422 %OutPadConv1_1_load_18 = load i9 %OutPadConv1_1_addr_18

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_18"/></StgValue>
</operation>

<operation id="335" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:423 %OutPadConv1_2_load_18 = load i9 %OutPadConv1_2_addr_18

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_18"/></StgValue>
</operation>

<operation id="336" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="10">
<![CDATA[
for.inc45.i53:434 %zext_ln49_30 = zext i10 %tmp_161

]]></Node>
<StgValue><ssdm name="zext_ln49_30"/></StgValue>
</operation>

<operation id="337" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:435 %OutPadConv1_addr_19 = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln49_30

]]></Node>
<StgValue><ssdm name="OutPadConv1_addr_19"/></StgValue>
</operation>

<operation id="338" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:436 %OutPadConv1_1_addr_19 = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln49_30

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_addr_19"/></StgValue>
</operation>

<operation id="339" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:437 %OutPadConv1_2_addr_19 = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln49_30

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_addr_19"/></StgValue>
</operation>

<operation id="340" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:438 %OutPadConv1_load_19 = load i9 %OutPadConv1_addr_19

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_19"/></StgValue>
</operation>

<operation id="341" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:439 %OutPadConv1_1_load_19 = load i9 %OutPadConv1_1_addr_19

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_19"/></StgValue>
</operation>

<operation id="342" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:440 %OutPadConv1_2_load_19 = load i9 %OutPadConv1_2_addr_19

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_19"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="343" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc45.i53:1 %n_load = load i3 %n

]]></Node>
<StgValue><ssdm name="n_load"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc45.i53:6 %add_ln41_1 = add i3 %n_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln41_1"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc45.i53:7 %select_ln41_1 = select i1 %icmp_ln43, i3 %add_ln41_1, i3 %n_load

]]></Node>
<StgValue><ssdm name="select_ln41_1"/></StgValue>
</operation>

<operation id="346" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="3">
<![CDATA[
for.inc45.i53:8 %empty = trunc i3 %select_ln41_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="347" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
for.inc45.i53:9 %p_shl1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %empty, i4 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="348" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
for.inc45.i53:10 %tmp_147 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln41_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="349" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="5">
<![CDATA[
for.inc45.i53:11 %p_shl75 = zext i5 %tmp_147

]]></Node>
<StgValue><ssdm name="p_shl75"/></StgValue>
</operation>

<operation id="350" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc45.i53:12 %empty_211 = add i6 %p_shl1, i6 %p_shl75

]]></Node>
<StgValue><ssdm name="empty_211"/></StgValue>
</operation>

<operation id="351" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="6">
<![CDATA[
for.inc45.i53:13 %p_cast40_cast = zext i6 %empty_211

]]></Node>
<StgValue><ssdm name="p_cast40_cast"/></StgValue>
</operation>

<operation id="352" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="8">
<![CDATA[
for.inc45.i53:20 %p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %empty, i8 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="353" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
for.inc45.i53:21 %tmp_148 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %select_ln41_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="354" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="9">
<![CDATA[
for.inc45.i53:22 %p_shl73 = zext i9 %tmp_148

]]></Node>
<StgValue><ssdm name="p_shl73"/></StgValue>
</operation>

<operation id="355" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc45.i53:23 %empty_212 = add i10 %p_shl, i10 %p_shl73

]]></Node>
<StgValue><ssdm name="empty_212"/></StgValue>
</operation>

<operation id="356" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="10">
<![CDATA[
for.inc45.i53:24 %p_cast48_cast = zext i10 %empty_212

]]></Node>
<StgValue><ssdm name="p_cast48_cast"/></StgValue>
</operation>

<operation id="357" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i53:30 %arrayidx10_sum_1158 = add i7 %p_cast40_cast, i7 25

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_1158"/></StgValue>
</operation>

<operation id="358" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i53:31 %arrayidx10_sum_1158_cast = zext i7 %arrayidx10_sum_1158

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_1158_cast"/></StgValue>
</operation>

<operation id="359" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:32 %Weights_addr_8 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_1158_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_8"/></StgValue>
</operation>

<operation id="360" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:33 %Weights_load_8 = load i14 %Weights_addr_8

]]></Node>
<StgValue><ssdm name="Weights_load_8"/></StgValue>
</operation>

<operation id="361" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i53:35 %arrayidx10_sum_2170 = add i7 %p_cast40_cast, i7 26

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_2170"/></StgValue>
</operation>

<operation id="362" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i53:36 %arrayidx10_sum_2170_cast = zext i7 %arrayidx10_sum_2170

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_2170_cast"/></StgValue>
</operation>

<operation id="363" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:37 %Weights_addr_9 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_2170_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_9"/></StgValue>
</operation>

<operation id="364" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:38 %Weights_load_9 = load i14 %Weights_addr_9

]]></Node>
<StgValue><ssdm name="Weights_load_9"/></StgValue>
</operation>

<operation id="365" st_id="12" stage="2" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="2" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i53:134 %urem_ln43 = urem i9 %select_ln41, i9 3

]]></Node>
<StgValue><ssdm name="urem_ln43"/></StgValue>
</operation>

<operation id="366" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:421 %OutPadConv1_load_18 = load i9 %OutPadConv1_addr_18

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_18"/></StgValue>
</operation>

<operation id="367" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:422 %OutPadConv1_1_load_18 = load i9 %OutPadConv1_1_addr_18

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_18"/></StgValue>
</operation>

<operation id="368" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:423 %OutPadConv1_2_load_18 = load i9 %OutPadConv1_2_addr_18

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_18"/></StgValue>
</operation>

<operation id="369" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:438 %OutPadConv1_load_19 = load i9 %OutPadConv1_addr_19

]]></Node>
<StgValue><ssdm name="OutPadConv1_load_19"/></StgValue>
</operation>

<operation id="370" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:439 %OutPadConv1_1_load_19 = load i9 %OutPadConv1_1_addr_19

]]></Node>
<StgValue><ssdm name="OutPadConv1_1_load_19"/></StgValue>
</operation>

<operation id="371" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="9">
<![CDATA[
for.inc45.i53:440 %OutPadConv1_2_load_19 = load i9 %OutPadConv1_2_addr_19

]]></Node>
<StgValue><ssdm name="OutPadConv1_2_load_19"/></StgValue>
</operation>

<operation id="372" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc45.i53:451 %add_ln51_1 = add i11 %zext_ln43, i11 %p_cast48_cast

]]></Node>
<StgValue><ssdm name="add_ln51_1"/></StgValue>
</operation>

<operation id="373" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc45.i53:458 %store_ln41 = store i3 %select_ln41_1, i3 %n

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="374" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i53:25 %arrayidx10_sum = add i7 %p_cast40_cast, i7 24

]]></Node>
<StgValue><ssdm name="arrayidx10_sum"/></StgValue>
</operation>

<operation id="375" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i53:26 %arrayidx10_sum_cast = zext i7 %arrayidx10_sum

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_cast"/></StgValue>
</operation>

<operation id="376" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:27 %Weights_addr_7 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_7"/></StgValue>
</operation>

<operation id="377" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:28 %Weights_load_7 = load i14 %Weights_addr_7

]]></Node>
<StgValue><ssdm name="Weights_load_7"/></StgValue>
</operation>

<operation id="378" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:33 %Weights_load_8 = load i14 %Weights_addr_8

]]></Node>
<StgValue><ssdm name="Weights_load_8"/></StgValue>
</operation>

<operation id="379" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:38 %Weights_load_9 = load i14 %Weights_addr_9

]]></Node>
<StgValue><ssdm name="Weights_load_9"/></StgValue>
</operation>

<operation id="380" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i53:40 %arrayidx10_sum_3182 = add i7 %p_cast40_cast, i7 27

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_3182"/></StgValue>
</operation>

<operation id="381" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i53:41 %arrayidx10_sum_3182_cast = zext i7 %arrayidx10_sum_3182

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_3182_cast"/></StgValue>
</operation>

<operation id="382" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:42 %Weights_addr_10 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_3182_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_10"/></StgValue>
</operation>

<operation id="383" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:43 %Weights_load_10 = load i14 %Weights_addr_10

]]></Node>
<StgValue><ssdm name="Weights_load_10"/></StgValue>
</operation>

<operation id="384" st_id="13" stage="1" lat="13">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="2" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc45.i53:134 %urem_ln43 = urem i9 %select_ln41, i9 3

]]></Node>
<StgValue><ssdm name="urem_ln43"/></StgValue>
</operation>

<operation id="385" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="2" op_0_bw="2">
<![CDATA[
for.inc45.i53:135 %trunc_ln43 = trunc i2 %urem_ln43

]]></Node>
<StgValue><ssdm name="trunc_ln43"/></StgValue>
</operation>

<operation id="386" st_id="13" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i53:142 %tmp = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv1_load, i2 1, i16 %OutPadConv1_1_load, i2 2, i16 %OutPadConv1_2_load, i16 0, i2 %trunc_ln43

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="387" st_id="13" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i53:156 %tmp_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv1_load_1, i2 0, i16 %OutPadConv1_1_load_1, i2 1, i16 %OutPadConv1_2_load_1, i16 0, i2 %trunc_ln43

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="388" st_id="13" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i53:173 %tmp_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv1_load_2, i2 2, i16 %OutPadConv1_1_load_2, i2 0, i16 %OutPadConv1_2_load_2, i16 0, i2 %trunc_ln43

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="389" st_id="13" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i53:187 %tmp_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv1_load_3, i2 1, i16 %OutPadConv1_1_load_3, i2 2, i16 %OutPadConv1_2_load_3, i16 0, i2 %trunc_ln43

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="390" st_id="13" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i53:204 %tmp_4 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv1_load_4, i2 0, i16 %OutPadConv1_1_load_4, i2 1, i16 %OutPadConv1_2_load_4, i16 0, i2 %trunc_ln43

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="391" st_id="13" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i53:218 %tmp_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv1_load_5, i2 1, i16 %OutPadConv1_1_load_5, i2 2, i16 %OutPadConv1_2_load_5, i16 0, i2 %trunc_ln43

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="392" st_id="13" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i53:235 %tmp_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv1_load_6, i2 0, i16 %OutPadConv1_1_load_6, i2 1, i16 %OutPadConv1_2_load_6, i16 0, i2 %trunc_ln43

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="393" st_id="13" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i53:252 %tmp_7 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv1_load_7, i2 2, i16 %OutPadConv1_1_load_7, i2 0, i16 %OutPadConv1_2_load_7, i16 0, i2 %trunc_ln43

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="394" st_id="13" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i53:266 %tmp_8 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv1_load_8, i2 1, i16 %OutPadConv1_1_load_8, i2 2, i16 %OutPadConv1_2_load_8, i16 0, i2 %trunc_ln43

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="395" st_id="13" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i53:283 %tmp_9 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv1_load_9, i2 0, i16 %OutPadConv1_1_load_9, i2 1, i16 %OutPadConv1_2_load_9, i16 0, i2 %trunc_ln43

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="396" st_id="13" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i53:297 %tmp_s = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv1_load_10, i2 1, i16 %OutPadConv1_1_load_10, i2 2, i16 %OutPadConv1_2_load_10, i16 0, i2 %trunc_ln43

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="397" st_id="13" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i53:314 %tmp_10 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv1_load_11, i2 0, i16 %OutPadConv1_1_load_11, i2 1, i16 %OutPadConv1_2_load_11, i16 0, i2 %trunc_ln43

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="398" st_id="13" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i53:331 %tmp_11 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv1_load_12, i2 2, i16 %OutPadConv1_1_load_12, i2 0, i16 %OutPadConv1_2_load_12, i16 0, i2 %trunc_ln43

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="399" st_id="13" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i53:345 %tmp_12 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv1_load_13, i2 1, i16 %OutPadConv1_1_load_13, i2 2, i16 %OutPadConv1_2_load_13, i16 0, i2 %trunc_ln43

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="400" st_id="13" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i53:362 %tmp_13 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv1_load_14, i2 0, i16 %OutPadConv1_1_load_14, i2 1, i16 %OutPadConv1_2_load_14, i16 0, i2 %trunc_ln43

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="401" st_id="13" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i53:376 %tmp_14 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv1_load_15, i2 1, i16 %OutPadConv1_1_load_15, i2 2, i16 %OutPadConv1_2_load_15, i16 0, i2 %trunc_ln43

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="402" st_id="13" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i53:393 %tmp_15 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv1_load_16, i2 0, i16 %OutPadConv1_1_load_16, i2 1, i16 %OutPadConv1_2_load_16, i16 0, i2 %trunc_ln43

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="403" st_id="13" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i53:410 %tmp_16 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %OutPadConv1_load_17, i2 2, i16 %OutPadConv1_1_load_17, i2 0, i16 %OutPadConv1_2_load_17, i16 0, i2 %trunc_ln43

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="404" st_id="13" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i53:424 %tmp_17 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %OutPadConv1_load_18, i2 1, i16 %OutPadConv1_1_load_18, i2 2, i16 %OutPadConv1_2_load_18, i16 0, i2 %trunc_ln43

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="405" st_id="13" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="16" op_8_bw="2">
<![CDATA[
for.inc45.i53:441 %tmp_18 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %OutPadConv1_load_19, i2 0, i16 %OutPadConv1_1_load_19, i2 1, i16 %OutPadConv1_2_load_19, i16 0, i2 %trunc_ln43

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="406" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:28 %Weights_load_7 = load i14 %Weights_addr_7

]]></Node>
<StgValue><ssdm name="Weights_load_7"/></StgValue>
</operation>

<operation id="407" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:34 %sext_ln49_4 = sext i16 %Weights_load_8

]]></Node>
<StgValue><ssdm name="sext_ln49_4"/></StgValue>
</operation>

<operation id="408" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:43 %Weights_load_10 = load i14 %Weights_addr_10

]]></Node>
<StgValue><ssdm name="Weights_load_10"/></StgValue>
</operation>

<operation id="409" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i53:45 %arrayidx10_sum_4 = add i7 %p_cast40_cast, i7 28

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_4"/></StgValue>
</operation>

<operation id="410" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i53:46 %arrayidx10_sum_4_cast = zext i7 %arrayidx10_sum_4

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_4_cast"/></StgValue>
</operation>

<operation id="411" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:47 %Weights_addr_11 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_4_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_11"/></StgValue>
</operation>

<operation id="412" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:48 %Weights_load_11 = load i14 %Weights_addr_11

]]></Node>
<StgValue><ssdm name="Weights_load_11"/></StgValue>
</operation>

<operation id="413" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i53:50 %arrayidx10_sum_1 = add i7 %p_cast40_cast, i7 29

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_1"/></StgValue>
</operation>

<operation id="414" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i53:51 %arrayidx10_sum_1_cast = zext i7 %arrayidx10_sum_1

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_1_cast"/></StgValue>
</operation>

<operation id="415" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:52 %Weights_addr_12 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_1_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_12"/></StgValue>
</operation>

<operation id="416" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:53 %Weights_load_12 = load i14 %Weights_addr_12

]]></Node>
<StgValue><ssdm name="Weights_load_12"/></StgValue>
</operation>

<operation id="417" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:157 %sext_ln49_1 = sext i16 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln49_1"/></StgValue>
</operation>

<operation id="418" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:158 %mul_ln49_1 = mul i24 %sext_ln49_1, i24 %sext_ln49_4

]]></Node>
<StgValue><ssdm name="mul_ln49_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="419" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:39 %sext_ln49_6 = sext i16 %Weights_load_9

]]></Node>
<StgValue><ssdm name="sext_ln49_6"/></StgValue>
</operation>

<operation id="420" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:48 %Weights_load_11 = load i14 %Weights_addr_11

]]></Node>
<StgValue><ssdm name="Weights_load_11"/></StgValue>
</operation>

<operation id="421" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:53 %Weights_load_12 = load i14 %Weights_addr_12

]]></Node>
<StgValue><ssdm name="Weights_load_12"/></StgValue>
</operation>

<operation id="422" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i53:55 %arrayidx10_sum_1_1 = add i7 %p_cast40_cast, i7 30

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_1_1"/></StgValue>
</operation>

<operation id="423" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i53:56 %arrayidx10_sum_1_1_cast = zext i7 %arrayidx10_sum_1_1

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_1_1_cast"/></StgValue>
</operation>

<operation id="424" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:57 %Weights_addr_13 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_1_1_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_13"/></StgValue>
</operation>

<operation id="425" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:58 %Weights_load_13 = load i14 %Weights_addr_13

]]></Node>
<StgValue><ssdm name="Weights_load_13"/></StgValue>
</operation>

<operation id="426" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i53:60 %arrayidx10_sum_1_2 = add i7 %p_cast40_cast, i7 31

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_1_2"/></StgValue>
</operation>

<operation id="427" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i53:61 %arrayidx10_sum_1_2_cast = zext i7 %arrayidx10_sum_1_2

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_1_2_cast"/></StgValue>
</operation>

<operation id="428" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:62 %Weights_addr_14 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_1_2_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_14"/></StgValue>
</operation>

<operation id="429" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:63 %Weights_load_14 = load i14 %Weights_addr_14

]]></Node>
<StgValue><ssdm name="Weights_load_14"/></StgValue>
</operation>

<operation id="430" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:158 %mul_ln49_1 = mul i24 %sext_ln49_1, i24 %sext_ln49_4

]]></Node>
<StgValue><ssdm name="mul_ln49_1"/></StgValue>
</operation>

<operation id="431" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:174 %sext_ln49_3 = sext i16 %tmp_2

]]></Node>
<StgValue><ssdm name="sext_ln49_3"/></StgValue>
</operation>

<operation id="432" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:175 %mul_ln49_2 = mul i24 %sext_ln49_3, i24 %sext_ln49_6

]]></Node>
<StgValue><ssdm name="mul_ln49_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="433" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:29 %sext_ln49_2 = sext i16 %Weights_load_7

]]></Node>
<StgValue><ssdm name="sext_ln49_2"/></StgValue>
</operation>

<operation id="434" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:44 %sext_ln49_8 = sext i16 %Weights_load_10

]]></Node>
<StgValue><ssdm name="sext_ln49_8"/></StgValue>
</operation>

<operation id="435" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:58 %Weights_load_13 = load i14 %Weights_addr_13

]]></Node>
<StgValue><ssdm name="Weights_load_13"/></StgValue>
</operation>

<operation id="436" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:63 %Weights_load_14 = load i14 %Weights_addr_14

]]></Node>
<StgValue><ssdm name="Weights_load_14"/></StgValue>
</operation>

<operation id="437" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i53:65 %arrayidx10_sum_1_3 = add i7 %p_cast40_cast, i7 32

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_1_3"/></StgValue>
</operation>

<operation id="438" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i53:66 %arrayidx10_sum_1_3_cast = zext i7 %arrayidx10_sum_1_3

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_1_3_cast"/></StgValue>
</operation>

<operation id="439" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:67 %Weights_addr_15 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_1_3_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_15"/></StgValue>
</operation>

<operation id="440" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:68 %Weights_load_15 = load i14 %Weights_addr_15

]]></Node>
<StgValue><ssdm name="Weights_load_15"/></StgValue>
</operation>

<operation id="441" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i53:70 %arrayidx10_sum_1_4 = add i7 %p_cast40_cast, i7 33

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_1_4"/></StgValue>
</operation>

<operation id="442" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i53:71 %arrayidx10_sum_1_4_cast = zext i7 %arrayidx10_sum_1_4

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_1_4_cast"/></StgValue>
</operation>

<operation id="443" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:72 %Weights_addr_16 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_1_4_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_16"/></StgValue>
</operation>

<operation id="444" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:73 %Weights_load_16 = load i14 %Weights_addr_16

]]></Node>
<StgValue><ssdm name="Weights_load_16"/></StgValue>
</operation>

<operation id="445" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:143 %sext_ln49 = sext i16 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln49"/></StgValue>
</operation>

<operation id="446" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:144 %mul_ln49 = mul i24 %sext_ln49, i24 %sext_ln49_2

]]></Node>
<StgValue><ssdm name="mul_ln49"/></StgValue>
</operation>

<operation id="447" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:158 %mul_ln49_1 = mul i24 %sext_ln49_1, i24 %sext_ln49_4

]]></Node>
<StgValue><ssdm name="mul_ln49_1"/></StgValue>
</operation>

<operation id="448" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i53:159 %tmp_103 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln49, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="449" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i53:160 %shl_ln1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_103, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="450" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:161 %add_ln49_1 = add i24 %shl_ln1, i24 %mul_ln49_1

]]></Node>
<StgValue><ssdm name="add_ln49_1"/></StgValue>
</operation>

<operation id="451" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:175 %mul_ln49_2 = mul i24 %sext_ln49_3, i24 %sext_ln49_6

]]></Node>
<StgValue><ssdm name="mul_ln49_2"/></StgValue>
</operation>

<operation id="452" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:188 %sext_ln49_5 = sext i16 %tmp_3

]]></Node>
<StgValue><ssdm name="sext_ln49_5"/></StgValue>
</operation>

<operation id="453" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:189 %mul_ln49_3 = mul i24 %sext_ln49_5, i24 %sext_ln49_8

]]></Node>
<StgValue><ssdm name="mul_ln49_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="454" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:49 %sext_ln49_10 = sext i16 %Weights_load_11

]]></Node>
<StgValue><ssdm name="sext_ln49_10"/></StgValue>
</operation>

<operation id="455" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:68 %Weights_load_15 = load i14 %Weights_addr_15

]]></Node>
<StgValue><ssdm name="Weights_load_15"/></StgValue>
</operation>

<operation id="456" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:73 %Weights_load_16 = load i14 %Weights_addr_16

]]></Node>
<StgValue><ssdm name="Weights_load_16"/></StgValue>
</operation>

<operation id="457" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i53:75 %arrayidx10_sum_2 = add i7 %p_cast40_cast, i7 34

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_2"/></StgValue>
</operation>

<operation id="458" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i53:76 %arrayidx10_sum_2_cast = zext i7 %arrayidx10_sum_2

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_2_cast"/></StgValue>
</operation>

<operation id="459" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:77 %Weights_addr_17 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_2_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_17"/></StgValue>
</operation>

<operation id="460" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:78 %Weights_load_17 = load i14 %Weights_addr_17

]]></Node>
<StgValue><ssdm name="Weights_load_17"/></StgValue>
</operation>

<operation id="461" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i53:80 %arrayidx10_sum_2_1 = add i7 %p_cast40_cast, i7 35

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_2_1"/></StgValue>
</operation>

<operation id="462" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i53:81 %arrayidx10_sum_2_1_cast = zext i7 %arrayidx10_sum_2_1

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_2_1_cast"/></StgValue>
</operation>

<operation id="463" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:82 %Weights_addr_18 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_2_1_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_18"/></StgValue>
</operation>

<operation id="464" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:83 %Weights_load_18 = load i14 %Weights_addr_18

]]></Node>
<StgValue><ssdm name="Weights_load_18"/></StgValue>
</operation>

<operation id="465" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:161 %add_ln49_1 = add i24 %shl_ln1, i24 %mul_ln49_1

]]></Node>
<StgValue><ssdm name="add_ln49_1"/></StgValue>
</operation>

<operation id="466" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:175 %mul_ln49_2 = mul i24 %sext_ln49_3, i24 %sext_ln49_6

]]></Node>
<StgValue><ssdm name="mul_ln49_2"/></StgValue>
</operation>

<operation id="467" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i53:176 %tmp_104 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_1, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="468" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i53:177 %shl_ln49_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_104, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_1"/></StgValue>
</operation>

<operation id="469" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:178 %add_ln49_3 = add i24 %shl_ln49_1, i24 %mul_ln49_2

]]></Node>
<StgValue><ssdm name="add_ln49_3"/></StgValue>
</operation>

<operation id="470" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:189 %mul_ln49_3 = mul i24 %sext_ln49_5, i24 %sext_ln49_8

]]></Node>
<StgValue><ssdm name="mul_ln49_3"/></StgValue>
</operation>

<operation id="471" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:205 %sext_ln49_7 = sext i16 %tmp_4

]]></Node>
<StgValue><ssdm name="sext_ln49_7"/></StgValue>
</operation>

<operation id="472" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:206 %mul_ln49_4 = mul i24 %sext_ln49_7, i24 %sext_ln49_10

]]></Node>
<StgValue><ssdm name="mul_ln49_4"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="473" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:54 %sext_ln49_12 = sext i16 %Weights_load_12

]]></Node>
<StgValue><ssdm name="sext_ln49_12"/></StgValue>
</operation>

<operation id="474" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:78 %Weights_load_17 = load i14 %Weights_addr_17

]]></Node>
<StgValue><ssdm name="Weights_load_17"/></StgValue>
</operation>

<operation id="475" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:83 %Weights_load_18 = load i14 %Weights_addr_18

]]></Node>
<StgValue><ssdm name="Weights_load_18"/></StgValue>
</operation>

<operation id="476" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i53:85 %arrayidx10_sum_2_2 = add i7 %p_cast40_cast, i7 36

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_2_2"/></StgValue>
</operation>

<operation id="477" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i53:86 %arrayidx10_sum_2_2_cast = zext i7 %arrayidx10_sum_2_2

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_2_2_cast"/></StgValue>
</operation>

<operation id="478" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:87 %Weights_addr_19 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_2_2_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_19"/></StgValue>
</operation>

<operation id="479" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:88 %Weights_load_19 = load i14 %Weights_addr_19

]]></Node>
<StgValue><ssdm name="Weights_load_19"/></StgValue>
</operation>

<operation id="480" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i53:90 %arrayidx10_sum_2_3 = add i7 %p_cast40_cast, i7 37

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_2_3"/></StgValue>
</operation>

<operation id="481" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i53:91 %arrayidx10_sum_2_3_cast = zext i7 %arrayidx10_sum_2_3

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_2_3_cast"/></StgValue>
</operation>

<operation id="482" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:92 %Weights_addr_20 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_2_3_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_20"/></StgValue>
</operation>

<operation id="483" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:93 %Weights_load_20 = load i14 %Weights_addr_20

]]></Node>
<StgValue><ssdm name="Weights_load_20"/></StgValue>
</operation>

<operation id="484" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:178 %add_ln49_3 = add i24 %shl_ln49_1, i24 %mul_ln49_2

]]></Node>
<StgValue><ssdm name="add_ln49_3"/></StgValue>
</operation>

<operation id="485" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:189 %mul_ln49_3 = mul i24 %sext_ln49_5, i24 %sext_ln49_8

]]></Node>
<StgValue><ssdm name="mul_ln49_3"/></StgValue>
</operation>

<operation id="486" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i53:190 %tmp_105 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_3, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="487" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i53:191 %shl_ln49_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_105, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_2"/></StgValue>
</operation>

<operation id="488" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:192 %add_ln49_5 = add i24 %shl_ln49_2, i24 %mul_ln49_3

]]></Node>
<StgValue><ssdm name="add_ln49_5"/></StgValue>
</operation>

<operation id="489" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:206 %mul_ln49_4 = mul i24 %sext_ln49_7, i24 %sext_ln49_10

]]></Node>
<StgValue><ssdm name="mul_ln49_4"/></StgValue>
</operation>

<operation id="490" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:219 %sext_ln49_9 = sext i16 %tmp_5

]]></Node>
<StgValue><ssdm name="sext_ln49_9"/></StgValue>
</operation>

<operation id="491" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:220 %mul_ln49_5 = mul i24 %sext_ln49_9, i24 %sext_ln49_12

]]></Node>
<StgValue><ssdm name="mul_ln49_5"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="492" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:59 %sext_ln49_14 = sext i16 %Weights_load_13

]]></Node>
<StgValue><ssdm name="sext_ln49_14"/></StgValue>
</operation>

<operation id="493" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:88 %Weights_load_19 = load i14 %Weights_addr_19

]]></Node>
<StgValue><ssdm name="Weights_load_19"/></StgValue>
</operation>

<operation id="494" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:93 %Weights_load_20 = load i14 %Weights_addr_20

]]></Node>
<StgValue><ssdm name="Weights_load_20"/></StgValue>
</operation>

<operation id="495" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i53:95 %arrayidx10_sum_2_4 = add i7 %p_cast40_cast, i7 38

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_2_4"/></StgValue>
</operation>

<operation id="496" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i53:96 %arrayidx10_sum_2_4_cast = zext i7 %arrayidx10_sum_2_4

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_2_4_cast"/></StgValue>
</operation>

<operation id="497" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:97 %Weights_addr_21 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_2_4_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_21"/></StgValue>
</operation>

<operation id="498" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:98 %Weights_load_21 = load i14 %Weights_addr_21

]]></Node>
<StgValue><ssdm name="Weights_load_21"/></StgValue>
</operation>

<operation id="499" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i53:100 %arrayidx10_sum_3 = add i7 %p_cast40_cast, i7 39

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_3"/></StgValue>
</operation>

<operation id="500" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i53:101 %arrayidx10_sum_3_cast = zext i7 %arrayidx10_sum_3

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_3_cast"/></StgValue>
</operation>

<operation id="501" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:102 %Weights_addr_22 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_3_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_22"/></StgValue>
</operation>

<operation id="502" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:103 %Weights_load_22 = load i14 %Weights_addr_22

]]></Node>
<StgValue><ssdm name="Weights_load_22"/></StgValue>
</operation>

<operation id="503" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:192 %add_ln49_5 = add i24 %shl_ln49_2, i24 %mul_ln49_3

]]></Node>
<StgValue><ssdm name="add_ln49_5"/></StgValue>
</operation>

<operation id="504" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:206 %mul_ln49_4 = mul i24 %sext_ln49_7, i24 %sext_ln49_10

]]></Node>
<StgValue><ssdm name="mul_ln49_4"/></StgValue>
</operation>

<operation id="505" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i53:207 %tmp_106 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_5, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="506" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i53:208 %shl_ln49_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_106, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_3"/></StgValue>
</operation>

<operation id="507" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:209 %add_ln49_7 = add i24 %shl_ln49_3, i24 %mul_ln49_4

]]></Node>
<StgValue><ssdm name="add_ln49_7"/></StgValue>
</operation>

<operation id="508" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:220 %mul_ln49_5 = mul i24 %sext_ln49_9, i24 %sext_ln49_12

]]></Node>
<StgValue><ssdm name="mul_ln49_5"/></StgValue>
</operation>

<operation id="509" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:236 %sext_ln49_11 = sext i16 %tmp_6

]]></Node>
<StgValue><ssdm name="sext_ln49_11"/></StgValue>
</operation>

<operation id="510" st_id="19" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:237 %mul_ln49_6 = mul i24 %sext_ln49_11, i24 %sext_ln49_14

]]></Node>
<StgValue><ssdm name="mul_ln49_6"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="511" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:64 %sext_ln49_16 = sext i16 %Weights_load_14

]]></Node>
<StgValue><ssdm name="sext_ln49_16"/></StgValue>
</operation>

<operation id="512" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:98 %Weights_load_21 = load i14 %Weights_addr_21

]]></Node>
<StgValue><ssdm name="Weights_load_21"/></StgValue>
</operation>

<operation id="513" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:103 %Weights_load_22 = load i14 %Weights_addr_22

]]></Node>
<StgValue><ssdm name="Weights_load_22"/></StgValue>
</operation>

<operation id="514" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i53:105 %arrayidx10_sum_3_1 = add i7 %p_cast40_cast, i7 40

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_3_1"/></StgValue>
</operation>

<operation id="515" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i53:106 %arrayidx10_sum_3_1_cast = zext i7 %arrayidx10_sum_3_1

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_3_1_cast"/></StgValue>
</operation>

<operation id="516" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:107 %Weights_addr_23 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_3_1_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_23"/></StgValue>
</operation>

<operation id="517" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:108 %Weights_load_23 = load i14 %Weights_addr_23

]]></Node>
<StgValue><ssdm name="Weights_load_23"/></StgValue>
</operation>

<operation id="518" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i53:110 %arrayidx10_sum_3_2 = add i7 %p_cast40_cast, i7 41

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_3_2"/></StgValue>
</operation>

<operation id="519" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i53:111 %arrayidx10_sum_3_2_cast = zext i7 %arrayidx10_sum_3_2

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_3_2_cast"/></StgValue>
</operation>

<operation id="520" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:112 %Weights_addr_24 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_3_2_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_24"/></StgValue>
</operation>

<operation id="521" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:113 %Weights_load_24 = load i14 %Weights_addr_24

]]></Node>
<StgValue><ssdm name="Weights_load_24"/></StgValue>
</operation>

<operation id="522" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:209 %add_ln49_7 = add i24 %shl_ln49_3, i24 %mul_ln49_4

]]></Node>
<StgValue><ssdm name="add_ln49_7"/></StgValue>
</operation>

<operation id="523" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:220 %mul_ln49_5 = mul i24 %sext_ln49_9, i24 %sext_ln49_12

]]></Node>
<StgValue><ssdm name="mul_ln49_5"/></StgValue>
</operation>

<operation id="524" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i53:221 %tmp_107 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_7, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="525" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i53:222 %shl_ln49_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_107, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_4"/></StgValue>
</operation>

<operation id="526" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:223 %add_ln49_9 = add i24 %shl_ln49_4, i24 %mul_ln49_5

]]></Node>
<StgValue><ssdm name="add_ln49_9"/></StgValue>
</operation>

<operation id="527" st_id="20" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:237 %mul_ln49_6 = mul i24 %sext_ln49_11, i24 %sext_ln49_14

]]></Node>
<StgValue><ssdm name="mul_ln49_6"/></StgValue>
</operation>

<operation id="528" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:253 %sext_ln49_13 = sext i16 %tmp_7

]]></Node>
<StgValue><ssdm name="sext_ln49_13"/></StgValue>
</operation>

<operation id="529" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:254 %mul_ln49_7 = mul i24 %sext_ln49_13, i24 %sext_ln49_16

]]></Node>
<StgValue><ssdm name="mul_ln49_7"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="530" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:108 %Weights_load_23 = load i14 %Weights_addr_23

]]></Node>
<StgValue><ssdm name="Weights_load_23"/></StgValue>
</operation>

<operation id="531" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:113 %Weights_load_24 = load i14 %Weights_addr_24

]]></Node>
<StgValue><ssdm name="Weights_load_24"/></StgValue>
</operation>

<operation id="532" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:223 %add_ln49_9 = add i24 %shl_ln49_4, i24 %mul_ln49_5

]]></Node>
<StgValue><ssdm name="add_ln49_9"/></StgValue>
</operation>

<operation id="533" st_id="21" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:237 %mul_ln49_6 = mul i24 %sext_ln49_11, i24 %sext_ln49_14

]]></Node>
<StgValue><ssdm name="mul_ln49_6"/></StgValue>
</operation>

<operation id="534" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i53:238 %tmp_108 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_9, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="535" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i53:239 %shl_ln49_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_108, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_5"/></StgValue>
</operation>

<operation id="536" st_id="21" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:240 %add_ln49_11 = add i24 %shl_ln49_5, i24 %mul_ln49_6

]]></Node>
<StgValue><ssdm name="add_ln49_11"/></StgValue>
</operation>

<operation id="537" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:254 %mul_ln49_7 = mul i24 %sext_ln49_13, i24 %sext_ln49_16

]]></Node>
<StgValue><ssdm name="mul_ln49_7"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="538" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:69 %sext_ln49_18 = sext i16 %Weights_load_15

]]></Node>
<StgValue><ssdm name="sext_ln49_18"/></StgValue>
</operation>

<operation id="539" st_id="22" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:240 %add_ln49_11 = add i24 %shl_ln49_5, i24 %mul_ln49_6

]]></Node>
<StgValue><ssdm name="add_ln49_11"/></StgValue>
</operation>

<operation id="540" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:254 %mul_ln49_7 = mul i24 %sext_ln49_13, i24 %sext_ln49_16

]]></Node>
<StgValue><ssdm name="mul_ln49_7"/></StgValue>
</operation>

<operation id="541" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i53:255 %tmp_109 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_11, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="542" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i53:256 %shl_ln49_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_109, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_6"/></StgValue>
</operation>

<operation id="543" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:257 %add_ln49_13 = add i24 %shl_ln49_6, i24 %mul_ln49_7

]]></Node>
<StgValue><ssdm name="add_ln49_13"/></StgValue>
</operation>

<operation id="544" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:267 %sext_ln49_15 = sext i16 %tmp_8

]]></Node>
<StgValue><ssdm name="sext_ln49_15"/></StgValue>
</operation>

<operation id="545" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:268 %mul_ln49_8 = mul i24 %sext_ln49_15, i24 %sext_ln49_18

]]></Node>
<StgValue><ssdm name="mul_ln49_8"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="546" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:74 %sext_ln49_20 = sext i16 %Weights_load_16

]]></Node>
<StgValue><ssdm name="sext_ln49_20"/></StgValue>
</operation>

<operation id="547" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:257 %add_ln49_13 = add i24 %shl_ln49_6, i24 %mul_ln49_7

]]></Node>
<StgValue><ssdm name="add_ln49_13"/></StgValue>
</operation>

<operation id="548" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:268 %mul_ln49_8 = mul i24 %sext_ln49_15, i24 %sext_ln49_18

]]></Node>
<StgValue><ssdm name="mul_ln49_8"/></StgValue>
</operation>

<operation id="549" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i53:269 %tmp_110 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_13, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="550" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:284 %sext_ln49_17 = sext i16 %tmp_9

]]></Node>
<StgValue><ssdm name="sext_ln49_17"/></StgValue>
</operation>

<operation id="551" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:285 %mul_ln49_9 = mul i24 %sext_ln49_17, i24 %sext_ln49_20

]]></Node>
<StgValue><ssdm name="mul_ln49_9"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="552" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:79 %sext_ln49_22 = sext i16 %Weights_load_17

]]></Node>
<StgValue><ssdm name="sext_ln49_22"/></StgValue>
</operation>

<operation id="553" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:268 %mul_ln49_8 = mul i24 %sext_ln49_15, i24 %sext_ln49_18

]]></Node>
<StgValue><ssdm name="mul_ln49_8"/></StgValue>
</operation>

<operation id="554" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i53:270 %shl_ln49_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_110, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_7"/></StgValue>
</operation>

<operation id="555" st_id="24" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:271 %add_ln49_15 = add i24 %shl_ln49_7, i24 %mul_ln49_8

]]></Node>
<StgValue><ssdm name="add_ln49_15"/></StgValue>
</operation>

<operation id="556" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:285 %mul_ln49_9 = mul i24 %sext_ln49_17, i24 %sext_ln49_20

]]></Node>
<StgValue><ssdm name="mul_ln49_9"/></StgValue>
</operation>

<operation id="557" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:298 %sext_ln49_19 = sext i16 %tmp_s

]]></Node>
<StgValue><ssdm name="sext_ln49_19"/></StgValue>
</operation>

<operation id="558" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:299 %mul_ln49_10 = mul i24 %sext_ln49_19, i24 %sext_ln49_22

]]></Node>
<StgValue><ssdm name="mul_ln49_10"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="559" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:84 %sext_ln49_24 = sext i16 %Weights_load_18

]]></Node>
<StgValue><ssdm name="sext_ln49_24"/></StgValue>
</operation>

<operation id="560" st_id="25" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:271 %add_ln49_15 = add i24 %shl_ln49_7, i24 %mul_ln49_8

]]></Node>
<StgValue><ssdm name="add_ln49_15"/></StgValue>
</operation>

<operation id="561" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:285 %mul_ln49_9 = mul i24 %sext_ln49_17, i24 %sext_ln49_20

]]></Node>
<StgValue><ssdm name="mul_ln49_9"/></StgValue>
</operation>

<operation id="562" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i53:286 %tmp_111 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_15, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="563" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i53:287 %shl_ln49_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_111, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_8"/></StgValue>
</operation>

<operation id="564" st_id="25" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:288 %add_ln49_17 = add i24 %shl_ln49_8, i24 %mul_ln49_9

]]></Node>
<StgValue><ssdm name="add_ln49_17"/></StgValue>
</operation>

<operation id="565" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:299 %mul_ln49_10 = mul i24 %sext_ln49_19, i24 %sext_ln49_22

]]></Node>
<StgValue><ssdm name="mul_ln49_10"/></StgValue>
</operation>

<operation id="566" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:315 %sext_ln49_21 = sext i16 %tmp_10

]]></Node>
<StgValue><ssdm name="sext_ln49_21"/></StgValue>
</operation>

<operation id="567" st_id="25" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:316 %mul_ln49_11 = mul i24 %sext_ln49_21, i24 %sext_ln49_24

]]></Node>
<StgValue><ssdm name="mul_ln49_11"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="568" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:89 %sext_ln49_26 = sext i16 %Weights_load_19

]]></Node>
<StgValue><ssdm name="sext_ln49_26"/></StgValue>
</operation>

<operation id="569" st_id="26" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:288 %add_ln49_17 = add i24 %shl_ln49_8, i24 %mul_ln49_9

]]></Node>
<StgValue><ssdm name="add_ln49_17"/></StgValue>
</operation>

<operation id="570" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:299 %mul_ln49_10 = mul i24 %sext_ln49_19, i24 %sext_ln49_22

]]></Node>
<StgValue><ssdm name="mul_ln49_10"/></StgValue>
</operation>

<operation id="571" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i53:300 %tmp_112 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_17, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="572" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i53:301 %shl_ln49_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_112, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_9"/></StgValue>
</operation>

<operation id="573" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:302 %add_ln49_19 = add i24 %shl_ln49_9, i24 %mul_ln49_10

]]></Node>
<StgValue><ssdm name="add_ln49_19"/></StgValue>
</operation>

<operation id="574" st_id="26" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:316 %mul_ln49_11 = mul i24 %sext_ln49_21, i24 %sext_ln49_24

]]></Node>
<StgValue><ssdm name="mul_ln49_11"/></StgValue>
</operation>

<operation id="575" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:332 %sext_ln49_23 = sext i16 %tmp_11

]]></Node>
<StgValue><ssdm name="sext_ln49_23"/></StgValue>
</operation>

<operation id="576" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:333 %mul_ln49_12 = mul i24 %sext_ln49_23, i24 %sext_ln49_26

]]></Node>
<StgValue><ssdm name="mul_ln49_12"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="577" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:94 %sext_ln49_28 = sext i16 %Weights_load_20

]]></Node>
<StgValue><ssdm name="sext_ln49_28"/></StgValue>
</operation>

<operation id="578" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:302 %add_ln49_19 = add i24 %shl_ln49_9, i24 %mul_ln49_10

]]></Node>
<StgValue><ssdm name="add_ln49_19"/></StgValue>
</operation>

<operation id="579" st_id="27" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:316 %mul_ln49_11 = mul i24 %sext_ln49_21, i24 %sext_ln49_24

]]></Node>
<StgValue><ssdm name="mul_ln49_11"/></StgValue>
</operation>

<operation id="580" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i53:317 %tmp_113 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_19, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="581" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i53:318 %shl_ln49_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_113, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_s"/></StgValue>
</operation>

<operation id="582" st_id="27" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:319 %add_ln49_21 = add i24 %shl_ln49_s, i24 %mul_ln49_11

]]></Node>
<StgValue><ssdm name="add_ln49_21"/></StgValue>
</operation>

<operation id="583" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:333 %mul_ln49_12 = mul i24 %sext_ln49_23, i24 %sext_ln49_26

]]></Node>
<StgValue><ssdm name="mul_ln49_12"/></StgValue>
</operation>

<operation id="584" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:346 %sext_ln49_25 = sext i16 %tmp_12

]]></Node>
<StgValue><ssdm name="sext_ln49_25"/></StgValue>
</operation>

<operation id="585" st_id="27" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:347 %mul_ln49_13 = mul i24 %sext_ln49_25, i24 %sext_ln49_28

]]></Node>
<StgValue><ssdm name="mul_ln49_13"/></StgValue>
</operation>

<operation id="682" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0">
<![CDATA[
if.end.i.i.i.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="586" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:99 %sext_ln49_30 = sext i16 %Weights_load_21

]]></Node>
<StgValue><ssdm name="sext_ln49_30"/></StgValue>
</operation>

<operation id="587" st_id="28" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:319 %add_ln49_21 = add i24 %shl_ln49_s, i24 %mul_ln49_11

]]></Node>
<StgValue><ssdm name="add_ln49_21"/></StgValue>
</operation>

<operation id="588" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:333 %mul_ln49_12 = mul i24 %sext_ln49_23, i24 %sext_ln49_26

]]></Node>
<StgValue><ssdm name="mul_ln49_12"/></StgValue>
</operation>

<operation id="589" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i53:334 %tmp_114 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_21, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="590" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i53:335 %shl_ln49_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_114, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_10"/></StgValue>
</operation>

<operation id="591" st_id="28" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:336 %add_ln49_23 = add i24 %shl_ln49_10, i24 %mul_ln49_12

]]></Node>
<StgValue><ssdm name="add_ln49_23"/></StgValue>
</operation>

<operation id="592" st_id="28" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:347 %mul_ln49_13 = mul i24 %sext_ln49_25, i24 %sext_ln49_28

]]></Node>
<StgValue><ssdm name="mul_ln49_13"/></StgValue>
</operation>

<operation id="593" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:363 %sext_ln49_27 = sext i16 %tmp_13

]]></Node>
<StgValue><ssdm name="sext_ln49_27"/></StgValue>
</operation>

<operation id="594" st_id="28" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:364 %mul_ln49_14 = mul i24 %sext_ln49_27, i24 %sext_ln49_30

]]></Node>
<StgValue><ssdm name="mul_ln49_14"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="595" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:104 %sext_ln49_32 = sext i16 %Weights_load_22

]]></Node>
<StgValue><ssdm name="sext_ln49_32"/></StgValue>
</operation>

<operation id="596" st_id="29" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:336 %add_ln49_23 = add i24 %shl_ln49_10, i24 %mul_ln49_12

]]></Node>
<StgValue><ssdm name="add_ln49_23"/></StgValue>
</operation>

<operation id="597" st_id="29" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:347 %mul_ln49_13 = mul i24 %sext_ln49_25, i24 %sext_ln49_28

]]></Node>
<StgValue><ssdm name="mul_ln49_13"/></StgValue>
</operation>

<operation id="598" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i53:348 %tmp_115 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_23, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="599" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i53:349 %shl_ln49_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_115, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_11"/></StgValue>
</operation>

<operation id="600" st_id="29" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:350 %add_ln49_25 = add i24 %shl_ln49_11, i24 %mul_ln49_13

]]></Node>
<StgValue><ssdm name="add_ln49_25"/></StgValue>
</operation>

<operation id="601" st_id="29" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:364 %mul_ln49_14 = mul i24 %sext_ln49_27, i24 %sext_ln49_30

]]></Node>
<StgValue><ssdm name="mul_ln49_14"/></StgValue>
</operation>

<operation id="602" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:377 %sext_ln49_29 = sext i16 %tmp_14

]]></Node>
<StgValue><ssdm name="sext_ln49_29"/></StgValue>
</operation>

<operation id="603" st_id="29" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:378 %mul_ln49_15 = mul i24 %sext_ln49_29, i24 %sext_ln49_32

]]></Node>
<StgValue><ssdm name="mul_ln49_15"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="604" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:109 %sext_ln49_34 = sext i16 %Weights_load_23

]]></Node>
<StgValue><ssdm name="sext_ln49_34"/></StgValue>
</operation>

<operation id="605" st_id="30" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:350 %add_ln49_25 = add i24 %shl_ln49_11, i24 %mul_ln49_13

]]></Node>
<StgValue><ssdm name="add_ln49_25"/></StgValue>
</operation>

<operation id="606" st_id="30" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:364 %mul_ln49_14 = mul i24 %sext_ln49_27, i24 %sext_ln49_30

]]></Node>
<StgValue><ssdm name="mul_ln49_14"/></StgValue>
</operation>

<operation id="607" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i53:365 %tmp_116 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_25, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="608" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i53:366 %shl_ln49_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_116, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_12"/></StgValue>
</operation>

<operation id="609" st_id="30" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:367 %add_ln49_27 = add i24 %shl_ln49_12, i24 %mul_ln49_14

]]></Node>
<StgValue><ssdm name="add_ln49_27"/></StgValue>
</operation>

<operation id="610" st_id="30" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:378 %mul_ln49_15 = mul i24 %sext_ln49_29, i24 %sext_ln49_32

]]></Node>
<StgValue><ssdm name="mul_ln49_15"/></StgValue>
</operation>

<operation id="611" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:394 %sext_ln49_31 = sext i16 %tmp_15

]]></Node>
<StgValue><ssdm name="sext_ln49_31"/></StgValue>
</operation>

<operation id="612" st_id="30" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:395 %mul_ln49_16 = mul i24 %sext_ln49_31, i24 %sext_ln49_34

]]></Node>
<StgValue><ssdm name="mul_ln49_16"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="613" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:114 %sext_ln49_36 = sext i16 %Weights_load_24

]]></Node>
<StgValue><ssdm name="sext_ln49_36"/></StgValue>
</operation>

<operation id="614" st_id="31" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:367 %add_ln49_27 = add i24 %shl_ln49_12, i24 %mul_ln49_14

]]></Node>
<StgValue><ssdm name="add_ln49_27"/></StgValue>
</operation>

<operation id="615" st_id="31" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:378 %mul_ln49_15 = mul i24 %sext_ln49_29, i24 %sext_ln49_32

]]></Node>
<StgValue><ssdm name="mul_ln49_15"/></StgValue>
</operation>

<operation id="616" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i53:379 %tmp_117 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_27, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="617" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i53:380 %shl_ln49_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_117, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_13"/></StgValue>
</operation>

<operation id="618" st_id="31" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:381 %add_ln49_29 = add i24 %shl_ln49_13, i24 %mul_ln49_15

]]></Node>
<StgValue><ssdm name="add_ln49_29"/></StgValue>
</operation>

<operation id="619" st_id="31" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:395 %mul_ln49_16 = mul i24 %sext_ln49_31, i24 %sext_ln49_34

]]></Node>
<StgValue><ssdm name="mul_ln49_16"/></StgValue>
</operation>

<operation id="620" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:411 %sext_ln49_33 = sext i16 %tmp_16

]]></Node>
<StgValue><ssdm name="sext_ln49_33"/></StgValue>
</operation>

<operation id="621" st_id="31" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:412 %mul_ln49_17 = mul i24 %sext_ln49_33, i24 %sext_ln49_36

]]></Node>
<StgValue><ssdm name="mul_ln49_17"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="622" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i53:115 %arrayidx10_sum_3_3 = add i7 %p_cast40_cast, i7 42

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_3_3"/></StgValue>
</operation>

<operation id="623" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i53:116 %arrayidx10_sum_3_3_cast = zext i7 %arrayidx10_sum_3_3

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_3_3_cast"/></StgValue>
</operation>

<operation id="624" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:117 %Weights_addr_25 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_3_3_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_25"/></StgValue>
</operation>

<operation id="625" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:118 %Weights_load_25 = load i14 %Weights_addr_25

]]></Node>
<StgValue><ssdm name="Weights_load_25"/></StgValue>
</operation>

<operation id="626" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc45.i53:120 %arrayidx10_sum_3_4 = add i7 %p_cast40_cast, i7 43

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_3_4"/></StgValue>
</operation>

<operation id="627" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i53:121 %arrayidx10_sum_3_4_cast = zext i7 %arrayidx10_sum_3_4

]]></Node>
<StgValue><ssdm name="arrayidx10_sum_3_4_cast"/></StgValue>
</operation>

<operation id="628" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:122 %Weights_addr_26 = getelementptr i16 %Weights, i64 0, i64 %arrayidx10_sum_3_4_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_26"/></StgValue>
</operation>

<operation id="629" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:123 %Weights_load_26 = load i14 %Weights_addr_26

]]></Node>
<StgValue><ssdm name="Weights_load_26"/></StgValue>
</operation>

<operation id="630" st_id="32" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:381 %add_ln49_29 = add i24 %shl_ln49_13, i24 %mul_ln49_15

]]></Node>
<StgValue><ssdm name="add_ln49_29"/></StgValue>
</operation>

<operation id="631" st_id="32" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:395 %mul_ln49_16 = mul i24 %sext_ln49_31, i24 %sext_ln49_34

]]></Node>
<StgValue><ssdm name="mul_ln49_16"/></StgValue>
</operation>

<operation id="632" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i53:396 %tmp_118 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_29, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="633" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i53:397 %shl_ln49_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_118, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_14"/></StgValue>
</operation>

<operation id="634" st_id="32" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:398 %add_ln49_31 = add i24 %shl_ln49_14, i24 %mul_ln49_16

]]></Node>
<StgValue><ssdm name="add_ln49_31"/></StgValue>
</operation>

<operation id="635" st_id="32" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:412 %mul_ln49_17 = mul i24 %sext_ln49_33, i24 %sext_ln49_36

]]></Node>
<StgValue><ssdm name="mul_ln49_17"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="636" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc45.i53:14 %arrayidx9_sum = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 5, i3 %select_ln41_1

]]></Node>
<StgValue><ssdm name="arrayidx9_sum"/></StgValue>
</operation>

<operation id="637" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="6">
<![CDATA[
for.inc45.i53:15 %arrayidx9_sum_cast_cast_cast = sext i6 %arrayidx9_sum

]]></Node>
<StgValue><ssdm name="arrayidx9_sum_cast_cast_cast"/></StgValue>
</operation>

<operation id="638" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="7">
<![CDATA[
for.inc45.i53:16 %arrayidx9_sum_cast_cast_cast_cast = zext i7 %arrayidx9_sum_cast_cast_cast

]]></Node>
<StgValue><ssdm name="arrayidx9_sum_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="639" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:17 %Weights_addr_6 = getelementptr i16 %Weights, i64 0, i64 %arrayidx9_sum_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_6"/></StgValue>
</operation>

<operation id="640" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:18 %Weights_load_6 = load i14 %Weights_addr_6

]]></Node>
<StgValue><ssdm name="Weights_load_6"/></StgValue>
</operation>

<operation id="641" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:118 %Weights_load_25 = load i14 %Weights_addr_25

]]></Node>
<StgValue><ssdm name="Weights_load_25"/></StgValue>
</operation>

<operation id="642" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:123 %Weights_load_26 = load i14 %Weights_addr_26

]]></Node>
<StgValue><ssdm name="Weights_load_26"/></StgValue>
</operation>

<operation id="643" st_id="33" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:398 %add_ln49_31 = add i24 %shl_ln49_14, i24 %mul_ln49_16

]]></Node>
<StgValue><ssdm name="add_ln49_31"/></StgValue>
</operation>

<operation id="644" st_id="33" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:412 %mul_ln49_17 = mul i24 %sext_ln49_33, i24 %sext_ln49_36

]]></Node>
<StgValue><ssdm name="mul_ln49_17"/></StgValue>
</operation>

<operation id="645" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i53:413 %tmp_119 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_31, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="646" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i53:414 %shl_ln49_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_119, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_15"/></StgValue>
</operation>

<operation id="647" st_id="33" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:415 %add_ln49_33 = add i24 %shl_ln49_15, i24 %mul_ln49_17

]]></Node>
<StgValue><ssdm name="add_ln49_33"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="648" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="14">
<![CDATA[
for.inc45.i53:18 %Weights_load_6 = load i14 %Weights_addr_6

]]></Node>
<StgValue><ssdm name="Weights_load_6"/></StgValue>
</operation>

<operation id="649" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:119 %sext_ln49_38 = sext i16 %Weights_load_25

]]></Node>
<StgValue><ssdm name="sext_ln49_38"/></StgValue>
</operation>

<operation id="650" st_id="34" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:415 %add_ln49_33 = add i24 %shl_ln49_15, i24 %mul_ln49_17

]]></Node>
<StgValue><ssdm name="add_ln49_33"/></StgValue>
</operation>

<operation id="651" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:425 %sext_ln49_35 = sext i16 %tmp_17

]]></Node>
<StgValue><ssdm name="sext_ln49_35"/></StgValue>
</operation>

<operation id="652" st_id="34" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:426 %mul_ln49_18 = mul i24 %sext_ln49_35, i24 %sext_ln49_38

]]></Node>
<StgValue><ssdm name="mul_ln49_18"/></StgValue>
</operation>

<operation id="653" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i53:427 %tmp_120 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_33, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="654" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:124 %sext_ln49_39 = sext i16 %Weights_load_26

]]></Node>
<StgValue><ssdm name="sext_ln49_39"/></StgValue>
</operation>

<operation id="655" st_id="35" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:426 %mul_ln49_18 = mul i24 %sext_ln49_35, i24 %sext_ln49_38

]]></Node>
<StgValue><ssdm name="mul_ln49_18"/></StgValue>
</operation>

<operation id="656" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="24" op_0_bw="16">
<![CDATA[
for.inc45.i53:442 %sext_ln49_37 = sext i16 %tmp_18

]]></Node>
<StgValue><ssdm name="sext_ln49_37"/></StgValue>
</operation>

<operation id="657" st_id="35" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:443 %mul_ln49_19 = mul i24 %sext_ln49_37, i24 %sext_ln49_39

]]></Node>
<StgValue><ssdm name="mul_ln49_19"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="658" st_id="36" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:426 %mul_ln49_18 = mul i24 %sext_ln49_35, i24 %sext_ln49_38

]]></Node>
<StgValue><ssdm name="mul_ln49_18"/></StgValue>
</operation>

<operation id="659" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i53:428 %shl_ln49_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_120, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_16"/></StgValue>
</operation>

<operation id="660" st_id="36" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:429 %add_ln49_35 = add i24 %shl_ln49_16, i24 %mul_ln49_18

]]></Node>
<StgValue><ssdm name="add_ln49_35"/></StgValue>
</operation>

<operation id="661" st_id="36" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:443 %mul_ln49_19 = mul i24 %sext_ln49_37, i24 %sext_ln49_39

]]></Node>
<StgValue><ssdm name="mul_ln49_19"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="662" st_id="37" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:429 %add_ln49_35 = add i24 %shl_ln49_16, i24 %mul_ln49_18

]]></Node>
<StgValue><ssdm name="add_ln49_35"/></StgValue>
</operation>

<operation id="663" st_id="37" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:443 %mul_ln49_19 = mul i24 %sext_ln49_37, i24 %sext_ln49_39

]]></Node>
<StgValue><ssdm name="mul_ln49_19"/></StgValue>
</operation>

<operation id="664" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i53:444 %tmp_121 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_35, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="665" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
for.inc45.i53:445 %shl_ln49_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_121, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln49_17"/></StgValue>
</operation>

<operation id="666" st_id="37" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:446 %add_ln49_37 = add i24 %shl_ln49_17, i24 %mul_ln49_19

]]></Node>
<StgValue><ssdm name="add_ln49_37"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="667" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc45.i53:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_41_1_loop_for_ap_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="668" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc45.i53:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="669" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="17" op_0_bw="16">
<![CDATA[
for.inc45.i53:19 %conv_i_i16_i86_i20 = sext i16 %Weights_load_6

]]></Node>
<StgValue><ssdm name="conv_i_i16_i86_i20"/></StgValue>
</operation>

<operation id="670" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc45.i53:127 %specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln43"/></StgValue>
</operation>

<operation id="671" st_id="38" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc45.i53:446 %add_ln49_37 = add i24 %shl_ln49_17, i24 %mul_ln49_19

]]></Node>
<StgValue><ssdm name="add_ln49_37"/></StgValue>
</operation>

<operation id="672" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc45.i53:447 %trunc_ln3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49_37, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="673" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="17" op_0_bw="16">
<![CDATA[
for.inc45.i53:448 %sext_ln51 = sext i16 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln51"/></StgValue>
</operation>

<operation id="674" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc45.i53:449 %add_ln51 = add i17 %sext_ln51, i17 %conv_i_i16_i86_i20

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="675" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.inc45.i53:450 %tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln51, i32 16

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="676" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="11">
<![CDATA[
for.inc45.i53:452 %zext_ln51 = zext i11 %add_ln51_1

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="677" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc45.i53:453 %OutConv1_addr = getelementptr i16 %OutConv1, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="OutConv1_addr"/></StgValue>
</operation>

<operation id="678" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc45.i53:454 %add_ln51_2 = add i16 %Weights_load_6, i16 %trunc_ln3

]]></Node>
<StgValue><ssdm name="add_ln51_2"/></StgValue>
</operation>

<operation id="679" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc45.i53:455 %select_ln51 = select i1 %tmp_162, i16 0, i16 %add_ln51_2

]]></Node>
<StgValue><ssdm name="select_ln51"/></StgValue>
</operation>

<operation id="680" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
for.inc45.i53:456 %store_ln51 = store i16 %select_ln51, i11 %OutConv1_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="681" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0">
<![CDATA[
for.inc45.i53:460 %br_ln43 = br void %for.body4.i22

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
