/*
 * arch/arm/mach-spear13xx/include/mach/spear1310.h
 *
 * SPEAr1310 Machine specific definition
 *
 * Copyright (C) 2011 ST Microelectronics
 * Viresh Kumar <viresh.kumar@st.com>
 *
 * This file is licensed under the terms of the GNU General Public
 * License version 2. This program is licensed "as is" without any
 * warranty of any kind, whether express or implied.
 */

#ifdef CONFIG_CPU_SPEAR1310

#ifndef __MACH_SPEAR1310_H
#define __MACH_SPEAR1310_H

#define SPEAR1310_NAND_MEM_BASE			UL(0xB0800000)
#define SPEAR1310_UOC_BASE			UL(0xE3800000)
#define SPEAR1310_SATA0_BASE			UL(0xB1000000)
#define SPEAR1310_SATA1_BASE			UL(0xB1800000)
#define SPEAR1310_SATA2_BASE			UL(0xB4000000)
#define SPEAR1310_PCI_CACHEABLE_BASE		UL(0x40000000)
#define SPEAR1310_PCI_NON_CACHEABLE_BASE	UL(0x50000000)
#define SPEAR1310_PCI_IO_BASE			UL(0x5c000000)
#define SPEAR1310_PCI_CSR_BASE			UL(0x5c100000)
#define SPEAR1310_ESRAM_BASE			UL(0x5c200000)
#define SPEAR1310_SMII0_BASE			UL(0x5c400000)
#define SPEAR1310_SMII1_BASE			UL(0x5c500000)
#define SPEAR1310_SMII2_BASE			UL(0x5c600000)
#define SPEAR1310_RGMII_BASE			UL(0x5c700000)
#define SPEAR1310_UART1_BASE			UL(0x5c800000)
#define SPEAR1310_UART2_BASE			UL(0x5c900000)
#define SPEAR1310_UART3_BASE			UL(0x5cA00000)
#define SPEAR1310_UART4_BASE			UL(0x5cB00000)
#define SPEAR1310_UART5_BASE			UL(0x5cC00000)
#define SPEAR1310_I2C1_BASE			UL(0x5cD00000)
#define SPEAR1310_I2C2_BASE			UL(0x5cE00000)
#define SPEAR1310_I2C3_BASE			UL(0x5cF00000)
#define SPEAR1310_I2C4_BASE			UL(0x5D000000)
#define SPEAR1310_I2C5_BASE			UL(0x5D100000)
#define SPEAR1310_I2C6_BASE			UL(0x5D200000)
#define SPEAR1310_I2C7_BASE			UL(0x5D300000)
#define SPEAR1310_SSP1_BASE			UL(0x5D400000)
#define SPEAR1310_CAN0_BASE			UL(0x5D500000)
#define SPEAR1310_CAN1_BASE			UL(0x5D600000)
#define SPEAR1310_GPT64_BASE			UL(0x5D700000)
#define SPEAR1310_RS485_0_BASE			UL(0xD8000000)
#define SPEAR1310_RS485_1_BASE			UL(0xD8100000)
#define SPEAR1310_TDM_E1_0_BASE			UL(0xD8200000)
#define SPEAR1310_TDM_E1_1_BASE			UL(0xD8300000)
#define SPEAR1310_RAS_BASE			UL(0xD8400000)
#define VA_SPEAR1310_RAS_BASE			IO_ADDRESS(SPEAR1310_RAS_BASE)


/* RAS Area Control Register */
#define SPEAR1310_RAS_CTRL_REG0		(SPEAR1310_RAS_BASE + 0x000)
	#define SPEAR1310_GPT64_SYNC_ENB		0
	#define SPEAR1310_GPT64_SYNC_ENB_MASK		1
	#define SPEAR1310_GPT64_SYNC_ENB_SHIFT		31
	#define SPEAR1310_SSP1_CS_SEL_CS0		0
	#define SPEAR1310_SSP1_CS_SEL_CS1		1
	#define SPEAR1310_SSP1_CS_SEL_MASK		3
	#define SPEAR1310_SSP1_CS_SEL_SHIFT		30
	#define SPEAR1310_SSP1_CS_VAL_MASK		1
	#define SPEAR1310_SSP1_CS_VAL_SHIFT		28
	#define SPEAR1310_SSP1_CS_CTL_HW		0
	#define SPEAR1310_SSP1_CS_CTL_SW		1
	#define SPEAR1310_SSP1_CS_CTL_MASK		1
	#define SPEAR1310_SSP1_CS_CTL_SHIFT		27
	#define SPEAR1310_SSP1_CLK_PCLK_VAL		0
	#define SPEAR1310_SSP1_CLK_RAS_SYNT1_VAL	1
	#define SPEAR1310_SSP1_CLK_RAS_PLCLK0_VAL	2
	#define SPEAR1310_SSP1_CLK_MASK			3
	#define SPEAR1310_SSP1_CLK_SHIFT		26
	#define SPEAR1310_TDM_CLK_PLL3_VAL		0
	#define SPEAR1310_TDM_CLK_RAS_SYNT1_VAL		1
	#define SPEAR1310_TDM_CLK_MASK			1
	#define SPEAR1310_TDM2_CLK_SHIFT		24
	#define SPEAR1310_TDM1_CLK_SHIFT		23
	#define SPEAR1310_I2C_CLK_PCLK_VAL		0
	#define SPEAR1310_I2C_CLK_RAS_SYNT1_VAL		1
	#define SPEAR1310_I2C_CLK_MASK			1
	#define SPEAR1310_I2C7_CLK_SHIFT		22
	#define SPEAR1310_I2C6_CLK_SHIFT		21
	#define SPEAR1310_I2C5_CLK_SHIFT		20
	#define SPEAR1310_I2C4_CLK_SHIFT		19
	#define SPEAR1310_I2C3_CLK_SHIFT		18
	#define SPEAR1310_I2C2_CLK_SHIFT		17
	#define SPEAR1310_I2C1_CLK_SHIFT		16
	#define SPEAR1310_GPT64_CLK_RAS_48M_VAL		0
	#define SPEAR1310_GPT64_CLK_PCLK_VAL		1
	#define SPEAR1310_GPT64_CLK_MASK		1
	#define SPEAR1310_GPT64_CLK_SHIFT		15
	#define SPEAR1310_UART_CLK_PCLK_VAL		0
	#define SPEAR1310_UART_CLK_RAS_CLK_SYNT3	1
	#define SPEAR1310_RAS_UART_CLK_MASK		1
	#define SPEAR1310_UART5_CLK_SHIFT		14
	#define SPEAR1310_UART4_CLK_SHIFT		13
	#define SPEAR1310_UART3_CLK_SHIFT		12
	#define SPEAR1310_UART2_CLK_SHIFT		11
	#define SPEAR1310_UART1_CLK_SHIFT		10
	#define SPEAR1310_PMX_GMAC_PCI_SEL_MASK		9 /* 0: GMAC, 1: PCI */
	#define SPEAR1310_PCI_EXT_ARBITER_ENB		(1 << 8)
	#define SPEAR1310_PCI_BUS_INT_ENB		7
	#define SPEAR1310_PCI_INTR_STATUS		6
	#define SPEAR1310_PCI_INTRX_ENB			5 /* 0: enb, 1: dsb */
	#define SPEAR1310_PCI_PWR_STATE_CHG_ACK		4 /* 1: can change */
	#define SPEAR1310_PCI_PME_VOLT_LEVEL		3 /* 0: Vaux, 1: Vcc */
	#define SPEAR1310_PCI_INT_ARBITER_ENB		(1 << 2)
	#define SPEAR1310_PCI_PME_STATUS		1
	#define SPEAR1310_PCI_CLK_PLL3_VAL		0
	#define SPEAR1310_PCI_CLK_RAS_SYNT2_VAL		1
	#define SPEAR1310_PCI_CLK_MASK			1
	#define SPEAR1310_PCI_CLK_SHIFT			0

#define SPEAR1310_RAS_CTRL_REG1		(SPEAR1310_RAS_BASE + 0x004)
	#define SPEAR1310_RAS_TX50M_VAL			0x0	/* Only RMII */
	#define SPEAR1310_RAS_TX125M_PAD_VAL		0x1	/* Only SMII */
	#define SPEAR1310_RAS_PLL2_VAL			0x2
	#define SPEAR1310_RAS_SYNTH0_VAL		0x3
	#define SPEAR1310_PHY_CLK_MASK			0x3
	#define SPEAR1310_RMII_PHY_CLK_SHIFT		0
	#define SPEAR1310_SMII_RGMII_PHY_CLK_SHIFT	2

#define SPEAR1310_RAS_INTR		(SPEAR1310_RAS_BASE + 0x008)
#define SPEAR1310_RAS_INTR_MASK		(SPEAR1310_RAS_BASE + 0x00C)

/* PLGPIO Registers offset */
/* Masked interrupt status */
#define SPEAR1310_PLGPIO_MIS_OFF	0x010
/* interrupt enable */
#define SPEAR1310_PLGPIO_IE_OFF		0x030
/* edge interrupt type, 0: falling, 1: rising */
#define SPEAR1310_PLGPIO_EIT_OFF	0x050
/* read data */
#define SPEAR1310_PLGPIO_RDATA_OFF	0x070
/* write data */
#define SPEAR1310_PLGPIO_WDATA_OFF	0x090
/* gpio direction */
#define SPEAR1310_PLGPIO_DIR_OFF	0x0B0
/* gpio enable, 0: IP, 1: plgpio */
#define SPEAR1310_PLGPIO_ENB_OFF	0x0D0

#define SPEAR1310_RAS_PCI_AHB_CFG0	(SPEAR1310_RAS_BASE + 0x0F0)
#define SPEAR1310_RAS_PCI_AHB_CFG1	(SPEAR1310_RAS_BASE + 0x00F4)
#define SPEAR1310_RAS_PCI_AHB_CFG2	(SPEAR1310_RAS_BASE + 0x00F8)
#define SPEAR1310_RAS_PCI_AHB_CFG3	(SPEAR1310_RAS_BASE + 0x00FC)
#define SPEAR1310_RAS_PCI_AHB_CFG4	(SPEAR1310_RAS_BASE + 0x0100)
#define SPEAR1310_RAS_PCI_AHB_CFG5	(SPEAR1310_RAS_BASE + 0x0104)
#define SPEAR1310_RAS_PCI_AHB_CFG6	(SPEAR1310_RAS_BASE + 0x0108)
#define SPEAR1310_RAS_PCI_MEM_BAR0	(SPEAR1310_RAS_BASE + 0x010C)
#define SPEAR1310_RAS_PCI_MEM_BAR1	(SPEAR1310_RAS_BASE + 0x0110)
#define SPEAR1310_RAS_PCI_MEM_BAR2	(SPEAR1310_RAS_BASE + 0x0114)
#define SPEAR1310_RAS_PCI_MEM0_MASK	(SPEAR1310_RAS_BASE + 0x0118)
#define SPEAR1310_RAS_PCI_MEM1_MASK	(SPEAR1310_RAS_BASE + 0x011C)
#define SPEAR1310_RAS_PCI_MEM2_MASK	(SPEAR1310_RAS_BASE + 0x0120)
#define SPEAR1310_RAS_PCI_STATUS	(SPEAR1310_RAS_BASE + 0x0124)
#define SPEAR1310_RAS_I2C1_DEBUG	(SPEAR1310_RAS_BASE + 0x0128)
#define SPEAR1310_RAS_I2C2_DEBUG	(SPEAR1310_RAS_BASE + 0x012C)
#define SPEAR1310_RAS_I2C3_DEBUG	(SPEAR1310_RAS_BASE + 0x0130)
#define SPEAR1310_RAS_I2C4_DEBUG	(SPEAR1310_RAS_BASE + 0x0134)
#define SPEAR1310_RAS_I2C5_DEBUG	(SPEAR1310_RAS_BASE + 0x0138)
#define SPEAR1310_RAS_I2C6_DEBUG	(SPEAR1310_RAS_BASE + 0x013C)
#define SPEAR1310_RAS_I2C7_DEBUG	(SPEAR1310_RAS_BASE + 0x0140)
#define SPEAR1310_RAS_GPT64_DEBUG	(SPEAR1310_RAS_BASE + 0x0144)
#define SPEAR1310_RAS_SW_CLK_CTRL	(SPEAR1310_RAS_BASE + 0x0148)
	#define SPEAR1310_CAN1_CLK_ENB			25
	#define SPEAR1310_CAN0_CLK_ENB			24
	#define SPEAR1310_GPT64_CLK_ENB			23
	#define SPEAR1310_SSP1_CLK_ENB			22
	#define SPEAR1310_I2C7_CLK_ENB			21
	#define SPEAR1310_I2C6_CLK_ENB			20
	#define SPEAR1310_I2C5_CLK_ENB			19
	#define SPEAR1310_I2C4_CLK_ENB			18
	#define SPEAR1310_I2C3_CLK_ENB			17
	#define SPEAR1310_I2C2_CLK_ENB			16
	#define SPEAR1310_I2C1_CLK_ENB			15
	#define SPEAR1310_UART5_CLK_ENB			14
	#define SPEAR1310_UART4_CLK_ENB			13
	#define SPEAR1310_UART3_CLK_ENB			12
	#define SPEAR1310_UART2_CLK_ENB			11
	#define SPEAR1310_UART1_CLK_ENB			10
	#define SPEAR1310_RS485_1_CLK_ENB		9
	#define SPEAR1310_RS485_0_CLK_ENB		8
	#define SPEAR1310_TDM_E1_1_CLK_ENB		7
	#define SPEAR1310_TDM_E1_0_CLK_ENB		6
	#define SPEAR1310_PCI_CLK_ENB			5
	#define SPEAR1310_GMII_CLK_ENB			4
	#define SPEAR1310_MII2_CLK_ENB			3
	#define SPEAR1310_MII1_CLK_ENB			2
	#define SPEAR1310_MII0_CLK_ENB			1
	#define SPEAR1310_ESRAM_CLK_ENB			0

#define SPEAR1310_RAS_SW_RST_CTRL	(SPEAR1310_RAS_BASE + 0x014C)
#define SPEAR1310_RAS_IP_PORT_SEL	(SPEAR1310_RAS_BASE + 0x0150)

#endif /* __MACH_SPEAR1310_H */

#endif /* CONFIG_CPU_SPEAR1310 */
