#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27546e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2754360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x277c930 .functor NOT 1, L_0x27a7a90, C4<0>, C4<0>, C4<0>;
L_0x27a7870 .functor XOR 2, L_0x27a7730, L_0x27a77d0, C4<00>, C4<00>;
L_0x27a7980 .functor XOR 2, L_0x27a7870, L_0x27a78e0, C4<00>, C4<00>;
v0x27a4240_0 .net "Y2_dut", 0 0, L_0x27a6650;  1 drivers
v0x27a4300_0 .net "Y2_ref", 0 0, L_0x276e130;  1 drivers
v0x27a43a0_0 .net "Y4_dut", 0 0, L_0x27a7530;  1 drivers
v0x27a4470_0 .net "Y4_ref", 0 0, L_0x27a5920;  1 drivers
v0x27a4540_0 .net *"_ivl_10", 1 0, L_0x27a78e0;  1 drivers
v0x27a4630_0 .net *"_ivl_12", 1 0, L_0x27a7980;  1 drivers
v0x27a46d0_0 .net *"_ivl_2", 1 0, L_0x27a7690;  1 drivers
v0x27a4790_0 .net *"_ivl_4", 1 0, L_0x27a7730;  1 drivers
v0x27a4870_0 .net *"_ivl_6", 1 0, L_0x27a77d0;  1 drivers
v0x27a4950_0 .net *"_ivl_8", 1 0, L_0x27a7870;  1 drivers
v0x27a4a30_0 .var "clk", 0 0;
v0x27a4ad0_0 .var/2u "stats1", 223 0;
v0x27a4b90_0 .var/2u "strobe", 0 0;
v0x27a4c50_0 .net "tb_match", 0 0, L_0x27a7a90;  1 drivers
v0x27a4d20_0 .net "tb_mismatch", 0 0, L_0x277c930;  1 drivers
v0x27a4dc0_0 .net "w", 0 0, v0x27a2160_0;  1 drivers
v0x27a4e60_0 .net "y", 6 1, v0x27a2200_0;  1 drivers
L_0x27a7690 .concat [ 1 1 0 0], L_0x27a5920, L_0x276e130;
L_0x27a7730 .concat [ 1 1 0 0], L_0x27a5920, L_0x276e130;
L_0x27a77d0 .concat [ 1 1 0 0], L_0x27a7530, L_0x27a6650;
L_0x27a78e0 .concat [ 1 1 0 0], L_0x27a5920, L_0x276e130;
L_0x27a7a90 .cmp/eeq 2, L_0x27a7690, L_0x27a7980;
S_0x276d460 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x2754360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x2758a50 .functor NOT 1, v0x27a2160_0, C4<0>, C4<0>, C4<0>;
L_0x276e130 .functor AND 1, L_0x27a5080, L_0x2758a50, C4<1>, C4<1>;
L_0x277c9a0 .functor OR 1, L_0x27a5270, L_0x27a5310, C4<0>, C4<0>;
L_0x27a5520 .functor OR 1, L_0x277c9a0, L_0x27a5450, C4<0>, C4<0>;
L_0x27a5810 .functor OR 1, L_0x27a5520, L_0x27a5660, C4<0>, C4<0>;
L_0x27a5920 .functor AND 1, L_0x27a5810, v0x27a2160_0, C4<1>, C4<1>;
v0x277caa0_0 .net "Y2", 0 0, L_0x276e130;  alias, 1 drivers
v0x277cb40_0 .net "Y4", 0 0, L_0x27a5920;  alias, 1 drivers
v0x2758b60_0 .net *"_ivl_1", 0 0, L_0x27a5080;  1 drivers
v0x2758c30_0 .net *"_ivl_10", 0 0, L_0x277c9a0;  1 drivers
v0x27a1170_0 .net *"_ivl_13", 0 0, L_0x27a5450;  1 drivers
v0x27a12a0_0 .net *"_ivl_14", 0 0, L_0x27a5520;  1 drivers
v0x27a1380_0 .net *"_ivl_17", 0 0, L_0x27a5660;  1 drivers
v0x27a1460_0 .net *"_ivl_18", 0 0, L_0x27a5810;  1 drivers
v0x27a1540_0 .net *"_ivl_2", 0 0, L_0x2758a50;  1 drivers
v0x27a16b0_0 .net *"_ivl_7", 0 0, L_0x27a5270;  1 drivers
v0x27a1790_0 .net *"_ivl_9", 0 0, L_0x27a5310;  1 drivers
v0x27a1870_0 .net "w", 0 0, v0x27a2160_0;  alias, 1 drivers
v0x27a1930_0 .net "y", 6 1, v0x27a2200_0;  alias, 1 drivers
L_0x27a5080 .part v0x27a2200_0, 0, 1;
L_0x27a5270 .part v0x27a2200_0, 1, 1;
L_0x27a5310 .part v0x27a2200_0, 2, 1;
L_0x27a5450 .part v0x27a2200_0, 4, 1;
L_0x27a5660 .part v0x27a2200_0, 5, 1;
S_0x27a1a90 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x2754360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x27a1cf0_0 .net "clk", 0 0, v0x27a4a30_0;  1 drivers
v0x27a1dd0_0 .var/2s "errored1", 31 0;
v0x27a1eb0_0 .var/2s "onehot_error", 31 0;
v0x27a1f70_0 .net "tb_match", 0 0, L_0x27a7a90;  alias, 1 drivers
v0x27a2030_0 .var/2s "temp", 31 0;
v0x27a2160_0 .var "w", 0 0;
v0x27a2200_0 .var "y", 6 1;
E_0x2767750/0 .event negedge, v0x27a1cf0_0;
E_0x2767750/1 .event posedge, v0x27a1cf0_0;
E_0x2767750 .event/or E_0x2767750/0, E_0x2767750/1;
S_0x27a2300 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x2754360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x27a5b10 .functor NOT 1, v0x27a2160_0, C4<0>, C4<0>, C4<0>;
L_0x27a5b80 .functor AND 1, L_0x27a5a70, L_0x27a5b10, C4<1>, C4<1>;
L_0x27a5d30 .functor NOT 1, v0x27a2160_0, C4<0>, C4<0>, C4<0>;
L_0x27a5da0 .functor AND 1, L_0x27a5c90, L_0x27a5d30, C4<1>, C4<1>;
L_0x27a5ee0 .functor OR 1, L_0x27a5b80, L_0x27a5da0, C4<0>, C4<0>;
L_0x27a6090 .functor AND 1, L_0x27a5ff0, v0x27a2160_0, C4<1>, C4<1>;
L_0x27a62a0 .functor OR 1, L_0x27a5ee0, L_0x27a6090, C4<0>, C4<0>;
L_0x27a6480 .functor NOT 1, v0x27a2160_0, C4<0>, C4<0>, C4<0>;
L_0x27a6540 .functor AND 1, L_0x27a63b0, L_0x27a6480, C4<1>, C4<1>;
L_0x27a6650 .functor OR 1, L_0x27a62a0, L_0x27a6540, C4<0>, C4<0>;
L_0x27a68b0 .functor NOT 1, v0x27a2160_0, C4<0>, C4<0>, C4<0>;
L_0x27a6920 .functor AND 1, L_0x27a6810, L_0x27a68b0, C4<1>, C4<1>;
L_0x27a6b30 .functor NOT 1, v0x27a2160_0, C4<0>, C4<0>, C4<0>;
L_0x27a6ba0 .functor AND 1, L_0x27a6a50, L_0x27a6b30, C4<1>, C4<1>;
L_0x27a69e0 .functor OR 1, L_0x27a6920, L_0x27a6ba0, C4<0>, C4<0>;
L_0x27a6e70 .functor AND 1, L_0x27a6dd0, v0x27a2160_0, C4<1>, C4<1>;
L_0x27a6fc0 .functor OR 1, L_0x27a69e0, L_0x27a6e70, C4<0>, C4<0>;
L_0x27a73d0 .functor AND 1, L_0x27a70d0, v0x27a2160_0, C4<1>, C4<1>;
L_0x27a7530 .functor OR 1, L_0x27a6fc0, L_0x27a73d0, C4<0>, C4<0>;
v0x27a25a0_0 .net "Y2", 0 0, L_0x27a6650;  alias, 1 drivers
v0x27a2660_0 .net "Y4", 0 0, L_0x27a7530;  alias, 1 drivers
v0x27a2720_0 .net *"_ivl_1", 0 0, L_0x27a5a70;  1 drivers
v0x27a2810_0 .net *"_ivl_10", 0 0, L_0x27a5da0;  1 drivers
v0x27a28f0_0 .net *"_ivl_12", 0 0, L_0x27a5ee0;  1 drivers
v0x27a2a20_0 .net *"_ivl_15", 0 0, L_0x27a5ff0;  1 drivers
v0x27a2b00_0 .net *"_ivl_16", 0 0, L_0x27a6090;  1 drivers
v0x27a2be0_0 .net *"_ivl_18", 0 0, L_0x27a62a0;  1 drivers
v0x27a2cc0_0 .net *"_ivl_2", 0 0, L_0x27a5b10;  1 drivers
v0x27a2e30_0 .net *"_ivl_21", 0 0, L_0x27a63b0;  1 drivers
v0x27a2f10_0 .net *"_ivl_22", 0 0, L_0x27a6480;  1 drivers
v0x27a2ff0_0 .net *"_ivl_24", 0 0, L_0x27a6540;  1 drivers
v0x27a30d0_0 .net *"_ivl_29", 0 0, L_0x27a6810;  1 drivers
v0x27a31b0_0 .net *"_ivl_30", 0 0, L_0x27a68b0;  1 drivers
v0x27a3290_0 .net *"_ivl_32", 0 0, L_0x27a6920;  1 drivers
v0x27a3370_0 .net *"_ivl_35", 0 0, L_0x27a6a50;  1 drivers
v0x27a3450_0 .net *"_ivl_36", 0 0, L_0x27a6b30;  1 drivers
v0x27a3530_0 .net *"_ivl_38", 0 0, L_0x27a6ba0;  1 drivers
v0x27a3610_0 .net *"_ivl_4", 0 0, L_0x27a5b80;  1 drivers
v0x27a36f0_0 .net *"_ivl_40", 0 0, L_0x27a69e0;  1 drivers
v0x27a37d0_0 .net *"_ivl_43", 0 0, L_0x27a6dd0;  1 drivers
v0x27a38b0_0 .net *"_ivl_44", 0 0, L_0x27a6e70;  1 drivers
v0x27a3990_0 .net *"_ivl_46", 0 0, L_0x27a6fc0;  1 drivers
v0x27a3a70_0 .net *"_ivl_49", 0 0, L_0x27a70d0;  1 drivers
v0x27a3b50_0 .net *"_ivl_50", 0 0, L_0x27a73d0;  1 drivers
v0x27a3c30_0 .net *"_ivl_7", 0 0, L_0x27a5c90;  1 drivers
v0x27a3d10_0 .net *"_ivl_8", 0 0, L_0x27a5d30;  1 drivers
v0x27a3df0_0 .net "w", 0 0, v0x27a2160_0;  alias, 1 drivers
v0x27a3e90_0 .net "y", 6 1, v0x27a2200_0;  alias, 1 drivers
L_0x27a5a70 .part v0x27a2200_0, 0, 1;
L_0x27a5c90 .part v0x27a2200_0, 1, 1;
L_0x27a5ff0 .part v0x27a2200_0, 2, 1;
L_0x27a63b0 .part v0x27a2200_0, 4, 1;
L_0x27a6810 .part v0x27a2200_0, 1, 1;
L_0x27a6a50 .part v0x27a2200_0, 2, 1;
L_0x27a6dd0 .part v0x27a2200_0, 3, 1;
L_0x27a70d0 .part v0x27a2200_0, 5, 1;
S_0x27a4020 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x2754360;
 .timescale -12 -12;
E_0x27672a0 .event anyedge, v0x27a4b90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27a4b90_0;
    %nor/r;
    %assign/vec4 v0x27a4b90_0, 0;
    %wait E_0x27672a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27a1a90;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27a1dd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27a1eb0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x27a1a90;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2767750;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x27a2200_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x27a2160_0, 0;
    %load/vec4 v0x27a1f70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27a1eb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x27a1eb0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27a1dd0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2767750;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x27a2030_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x27a2030_0;
    %parti/s 2, 5, 4;
    %load/vec4 v0x27a2030_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x27a2030_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x27a2030_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x27a2030_0;
    %parti/s 6, 1, 2;
    %assign/vec4 v0x27a2200_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x27a2160_0, 0;
    %load/vec4 v0x27a1f70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27a1dd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x27a1dd0_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x27a1eb0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x27a1dd0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x27a1eb0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x27a1dd0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x2754360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27a4a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27a4b90_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2754360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x27a4a30_0;
    %inv;
    %store/vec4 v0x27a4a30_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x2754360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27a1cf0_0, v0x27a4d20_0, v0x27a4e60_0, v0x27a4dc0_0, v0x27a4300_0, v0x27a4240_0, v0x27a4470_0, v0x27a43a0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2754360;
T_6 ;
    %load/vec4 v0x27a4ad0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x27a4ad0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27a4ad0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y2" {0 0 0};
T_6.1 ;
    %load/vec4 v0x27a4ad0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x27a4ad0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27a4ad0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y4", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y4" {0 0 0};
T_6.3 ;
    %load/vec4 v0x27a4ad0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27a4ad0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27a4ad0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27a4ad0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x2754360;
T_7 ;
    %wait E_0x2767750;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27a4ad0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a4ad0_0, 4, 32;
    %load/vec4 v0x27a4c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x27a4ad0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a4ad0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27a4ad0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a4ad0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x27a4300_0;
    %load/vec4 v0x27a4300_0;
    %load/vec4 v0x27a4240_0;
    %xor;
    %load/vec4 v0x27a4300_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x27a4ad0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a4ad0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x27a4ad0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a4ad0_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x27a4470_0;
    %load/vec4 v0x27a4470_0;
    %load/vec4 v0x27a43a0_0;
    %xor;
    %load/vec4 v0x27a4470_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x27a4ad0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a4ad0_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x27a4ad0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a4ad0_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q6c/m2014_q6c_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/m2014_q6c/iter0/response3/top_module.sv";
