{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665967100427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665967100437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 16 21:38:19 2022 " "Processing started: Sun Oct 16 21:38:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665967100437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665967100437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lista_Prova -c Lista_Prova " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lista_Prova -c Lista_Prova" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665967100437 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665967104047 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665967104047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lista_prova.tdf 1 1 " "Found 1 design units, including 1 entities, in source file lista_prova.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lista_Prova " "Found entity 1: Lista_Prova" {  } { { "Lista_Prova.tdf" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Lista_Exercício/Projeto_no_Quartus/Lista_Prova.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665967130497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665967130497 ""}
{ "Warning" "WTDFX_NON_INT_LOG2" "" "Result of LOG2 is not an integer -- rounded result to next whole number" {  } { { "Exemplo.tdf" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Lista_Exercício/Projeto_no_Quartus/Exemplo.tdf" 3 21 0 } }  } 0 287009 "Result of LOG2 is not an integer -- rounded result to next whole number" 0 0 "Analysis & Synthesis" 0 -1 1665967130497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exemplo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file exemplo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 Exemplo " "Found entity 1: Exemplo" {  } { { "Exemplo.tdf" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Lista_Exercício/Projeto_no_Quartus/Exemplo.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665967130497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665967130497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "questao1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file questao1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 Questao1 " "Found entity 1: Questao1" {  } { { "Questao1.tdf" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Lista_Exercício/Projeto_no_Quartus/Questao1.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665967130506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665967130506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "questao8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file questao8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Questao8-arc_quest8 " "Found design unit 1: Questao8-arc_quest8" {  } { { "Questao8.vhd" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Lista_Exercício/Projeto_no_Quartus/Questao8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665967132577 ""} { "Info" "ISGN_ENTITY_NAME" "1 Questao8 " "Found entity 1: Questao8" {  } { { "Questao8.vhd" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Lista_Exercício/Projeto_no_Quartus/Questao8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665967132577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665967132577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "questao9.v 1 1 " "Found 1 design units, including 1 entities, in source file questao9.v" { { "Info" "ISGN_ENTITY_NAME" "1 questao9 " "Found entity 1: questao9" {  } { { "questao9.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Lista_Exercício/Projeto_no_Quartus/questao9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665967132637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665967132637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q5_divisor_clock_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q5_divisor_clock_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 q5_divisor_clock_vhdl-bhv " "Found design unit 1: q5_divisor_clock_vhdl-bhv" {  } { { "q5_divisor_clock_vhdl.vhd" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Lista_Exercício/Projeto_no_Quartus/q5_divisor_clock_vhdl.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665967132656 ""} { "Info" "ISGN_ENTITY_NAME" "1 q5_divisor_clock_vhdl " "Found entity 1: q5_divisor_clock_vhdl" {  } { { "q5_divisor_clock_vhdl.vhd" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Lista_Exercício/Projeto_no_Quartus/q5_divisor_clock_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665967132656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665967132656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prova_2021_2.v 1 1 " "Found 1 design units, including 1 entities, in source file prova_2021_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Prova_2021_2 " "Found entity 1: Prova_2021_2" {  } { { "Prova_2021_2.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Lista_Exercício/Projeto_no_Quartus/Prova_2021_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665967132677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665967132677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_4questao.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_4questao.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_4Questao " "Found entity 1: SC_4Questao" {  } { { "SC_4Questao.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Lista_Exercício/Projeto_no_Quartus/SC_4Questao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665967132677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665967132677 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"AND\";  expecting \"(\", or an identifier (\"and\" is a reserved keyword), or  unary operator SC_Prova.vhd(54) " "VHDL syntax error at SC_Prova.vhd(54) near text \"AND\";  expecting \"(\", or an identifier (\"and\" is a reserved keyword), or  unary operator" {  } { { "SC_Prova.vhd" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Lista_Exercício/Projeto_no_Quartus/SC_Prova.vhd" 54 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665967132697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_prova.vhd 0 0 " "Found 0 design units, including 0 entities, in source file sc_prova.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665967132697 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665967133077 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 16 21:38:53 2022 " "Processing ended: Sun Oct 16 21:38:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665967133077 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665967133077 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665967133077 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665967133077 ""}
