
icc2_shell> set design SYSTEM_TOP
SYSTEM_TOP
icc2_shell> # remove the .lock file
icc2_shell> sh rm /home/ICer/Projects/Digital_System(RTL-to-GDSII)/pnr/design_library/${design}.dlib/${design}_cts/design.ndm.lock
Error: sh: -c: line 0: syntax error near unexpected token `('
sh: -c: line 0: `rm /home/ICer/Projects/Digital_System(RTL-to-GDSII)/pnr/design_library/SYSTEM_TOP.dlib/SYSTEM_TOP_cts/design.ndm.lock'
        Use error_info for more info. (CMD-013)
icc2_shell> 
icc2_shell> 
icc2_shell> set design_lib_path /home/ICer/Projects/Digital_System(RTL-to-GDSII)/pnr/design_library
/home/ICer/Projects/Digital_System(RTL-to-GDSII)/pnr/design_library
icc2_shell> open_block $design_lib_path/${design}.dlib:${design}_cts.design
Information: User units loaded from library 'saed90nm_m' (LNK-040)
Opening block 'SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design' in edit mode
{SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design}
icc2_shell> copy_block -from_block ${design}.dlib:${design}_pl.design -to_block ${design}_cts
Information: Overwriting block 'SYSTEM_TOP_cts.design' in library 'SYSTEM_TOP.dlib'. (DES-025)
{SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design}
icc2_shell> current_block ${design}_cts.design
{SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design}
icc2_shell> start_gui
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
icc2_shell> link_block
Using libraries: SYSTEM_TOP.dlib saed90nm_m saed90nm_max_cg
Warning: In library SYSTEM_TOP.dlib, no block views exist for block SYSTEM_TOP. (LNK-064)
Visiting block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Design 'SYSTEM_TOP' was successfully linked.
1
icc2_shell> check_design -checks pre_clock_tree_stage
****************************************
 Report : check_design 
 Options: { pre_clock_tree_stage }
 Design : SYSTEM_TOP
 Version: O-2018.06-SP1
 Date   : Sun Sep  7 15:11:47 2025
****************************************

Running mega-check 'pre_clock_tree_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'legality'
    Running atomic-check 'design_extraction'
    Running atomic-check 'timing'
    Running atomic-check 'clock_trees'
    Running atomic-check 'hier_pre_clock_tree'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-013      Warn   1          Cell %inst in the clock network have a dont_touch constraint as ...
  CTS-904      Warn   2          Clock reference cell %libcell(cell %cell) have no LEQ cell speci...
  CTS-905      Warn   1          Clock %clock(%mode) with no sinks.
  TCK-001      Warn   695        The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-012      Warn   1          The input port '%port' has no clock_relative delay specified. Mo...
  ----------------------------------------------------------------------------------------------------
  Total 700 EMS messages : 0 errors, 700 warnings, 0 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-101             1          %s will work on the following scenarios.
  CTS-107             1          %s will work on all clocks in active scenarios, including %d mas...
  PDC-003             2          Routing direction of metal layer %s is neither "horizontal" nor ...
  PVT-030             1          Corner %s:  %d process number, %d process label, %d voltage, and...
  PVT-031             1          %d cells affected for early, %d for late.
  PVT-034             1          %d port driving_cells affected for early, %d for late.
  ----------------------------------------------------------------------------------------------------
  Total 7 non-EMS messages : 0 errors, 5 warnings, 2 info.
  ----------------------------------------------------------------------------------------------------

Warning: EMS database "check_design.ems" already exists, over-writing it. (EMS-040)

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2025Sep07151147.log'.
1
icc2_shell> # Use the check_clock_trees command before clock tree synthesis to check for common problems that might impact clock tree synthesis.
icc2_shell> check_clock_trees
Information: CTS will work on the following scenarios. (CTS-101)
   default      (Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 3 master clocks and 3 generated clocks. (CTS-107)
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

****************************************
Report : check_clock_tree
Design : SYSTEM_TOP
Version: O-2018.06-SP1
Date   : Sun Sep  7 15:11:48 2025
****************************************

=================================================
Summary
=================================================

Tag           Count     Solution  Description
--------------------------------------------------------------------------------

---------------------------------------------
       Clock Definitions & Propagation
---------------------------------------------
CTS-002       0         None      There are active CTS scenarios with no clock definition.
CTS-004       0         None      There are generated clocks that cannot be reached by their master clock.
CTS-005       0         None      Generated clocks defined on bidirectional pins
CTS-019       0         None      Clocks propagate to output ports
CTS-905       1         None      There are clocks with no sinks
CTS-906       0         None      There are sinks with no clock
CTS-907       0         None      There are disabled timing arcs in the clock network

---------------------------------------------
               Reference Cells
---------------------------------------------
CTS-007       0         None      Failed to specify any clock buffers or inverters for CTS
CTS-008       0         None      Clock reference cells have dont_touch or dont_use
CTS-903       0         None      Cells instantiated in the clock network are not in the clock reference list
CTS-904       2         None      Some clock reference cells have no LEQ cell specified for resizing

---------------------------------------------
               Skew Balancing
---------------------------------------------
CTS-006       0         None      Balancing conflicts exist between different clocks
CTS-009       0         None      Cell instances in the clock tree have multiple conditional delay arcs between the same pins
CTS-908       0         None      Large phase delay in abstracted sub-blocks
CTS-910       0         None      Balance point constraints are defined downstream of another balance point or ignore point constraint
CTS-911       0         None      Clock pins downstream of a balance point or ignore point have been added to a skew group
CTS-913       0         None      Explicit ignore points have been added to a skew group, and will not be balanced
CTS-917       0         None      Implicit ignore points have been added to a skew group, and will be balanced

---------------------------------------------
                Multi-Voltage
---------------------------------------------
CTS-901       0         None      Clock nets have MV violations
CTS-902       0         None      No AON (always-on) buffers or inverters available for CTS
CTS-918       0         None      Voltage area blocked for buffering.

---------------------------------------------
    Capacitance & Transition Constraints
---------------------------------------------
CTS-909       0         None      set_load constraints detected in the clock tree
CTS-912       0         None      set_load constraints on output clock ports exceed the max capacitance limit
CTS-914       0         None      set_input_transition on clock ports exceeds the max transition limit
CTS-915       0         None      Excessively small max capacitance constraints in the clock network
CTS-916       0         None      Excessively small max transition constraints in the clock network

---------------------------------------------
                Other issues
---------------------------------------------
CTS-012       0         None      Nets in the clock network have a dont_touch constraint
CTS-013       1         None      Cells in the clock network have a dont_touch constraint
CTS-015       0         None      set_max_delay or set_min_delay constraints are defined in the clock network
CTS-900       0         None      Clock routing rules are outside of allowable layers
=================================================
                     Details
=================================================

---------------------------------------------------------------------------------------
Warning: Cells in the clock network have a dont_touch constraint (CTS-013)
---------------------------------------------------------------------------------------
Check         Reason             Cell name
---------------------------------------------------------------------------------------
CTS-013       libcell            U0_CLK_GATE/U0_CGLPPSX4

---------------------------------------------------------------------------------------
Warning: Some clock reference cells have no LEQ cell specified for resizing (CTS-904)
---------------------------------------------------------------------------------------
Check         Lib cell                                                 Example Instance
---------------------------------------------------------------------------------------
CTS-904       SYSTEM_TOP.dlib/SYSTEM_TOP_cts                           U0_CLK_GATE
CTS-904       saed90nm_max_cg/CGLPPSX4                                 U0_CLK_GATE/U0_CGLPPSX4

---------------------------------------------------------------------------------------
Warning: There are clocks with no sinks (CTS-905)
---------------------------------------------------------------------------------------
Check         Clock              Mode
---------------------------------------------------------------------------------------
CTS-905       SCAN_CLK           default
1
icc2_shell> set_attribute [get_lib_cells saed90nm_max_cg/CGLPPSX4] dont_touch false
Information: The design specific attribute override for lib_cell 'saed90nm_max_cg:CGLPPSX4.timing' is set in the current block 'SYSTEM_TOP_cts', because the actual library setting may not be overwritten. (ATTR-12)
{saed90nm_max_cg/CGLPPSX4}
icc2_shell> # --- Reset all option and configration for skew and latency
icc2_shell> # --- ignore M8,M9 as they reserved for the power ring and meshs
icc2_shell> # --- ignore M1 as it reserved for the design signal routing
icc2_shell> # --- therfore any clock routes will be limited from M2 to M7
icc2_shell> set_ignored_layers -max_routing_layer M8 -min_routing_layer M1 -verbose
Information: Update of ignored layers for design SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design succeeded.. (NDMUI-034)
1
icc2_shell> # remove any previous definitions for the target skew and latency as we will set new values
icc2_shell> remove_clock_tree_options -all -target_skew -target_latency
1
icc2_shell> # --- Clock sources
icc2_shell> report_clocks
****************************************
Report : clock
Design : SYSTEM_TOP
Mode   : default
Version: O-2018.06-SP1
Date   : Sun Sep  7 15:11:49 2025
****************************************


Attributes:
    p - Propagated clock
    G - Generated  clock
    U - Unexpanded generated clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
ALU_CLK         10.00   {0 5}               G         {U0_CLK_GATE/GATED_CLK}
FUN_REF_CLK     10.00   {0 5}                         {FUN_REF_CLK}
FUN_RX_CLK     271.27   {0 135.633}         G         {RX_CLK_DIV/o_div_clk}
FUN_TX_CLK     8680.54  {0 4340.27}         G         {TX_CLK_DIV/o_div_clk}
FUN_UART_CLK   271.27   {0 135.633}                   {FUN_UART_CLK}
SCAN_CLK       100.00   {0 50}                        {SCAN_CLK}




Generated     Master          Generated       Master          Waveform
Clock         Source          Source          Clock           Modification
--------------------------------------------------------------------------------
ALU_CLK       FUN_REF_CLK     U0_CLK_GATE/GATED_CLK
                                              FUN_REF_CLK     div(1)
FUN_RX_CLK    FUN_UART_CLK    RX_CLK_DIV/o_div_clk
                                              FUN_UART_CLK    div(1)
FUN_TX_CLK    FUN_UART_CLK    TX_CLK_DIV/o_div_clk
                                              FUN_UART_CLK    div(32)

1
icc2_shell> report_clock_qor -type structure
****************************************
Report : report clock qor
        -type structure
Design : SYSTEM_TOP
Version: O-2018.06-SP1
Date   : Sun Sep  7 15:11:49 2025
****************************************

C0 is corner default

Printing structure of FUN_REF_CLK at root pin FUN_REF_CLK:
(0) FUN_REF_CLK [in Port] [Location (89.36, 267.46)] [Net: FUN_REF_CLK] [Fanout: 1] 
 (1) U0_MUX2x1/U2:IN2->Q [Ref: saed90nm_m/MUX21X1] [Location (83.92, 50.32)] [Net: U0_MUX2x1/out] [Fanout: 236] 
  (2) U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[1][0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (238.98, 135.09)] [SINK PIN] 
  (2) RST_SYNC_1/sync_rst_reg[0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (109.98, 40.43)] [SINK PIN] 
  (2) RST_SYNC_1/sync_rst_reg[1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (109.34, 34.67)] [SINK PIN] 
  (2) U0_REG_FILE/RdData_Valid_reg/CLK [Ref: saed90nm_m/SDFFARX1] [Location (130.78, 106.29)] [SINK PIN] 
  (2) U0_REG_FILE/RdData_reg[7]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (147.74, 144.11)] [SINK PIN] 
  (2) U0_REG_FILE/RdData_reg[6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (153.50, 117.81)] [SINK PIN] 
  (2) U0_REG_FILE/RdData_reg[5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (155.74, 123.57)] [SINK PIN] 
  (2) U0_REG_FILE/RdData_reg[4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (144.22, 115.31)] [SINK PIN] 
  (2) U0_REG_FILE/RdData_reg[3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (155.10, 132.59)] [SINK PIN] 
  (2) U0_REG_FILE/RdData_reg[2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (153.82, 138.35)] [SINK PIN] 
  (2) U0_REG_FILE/RdData_reg[1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (149.98, 129.33)] [SINK PIN] 
  (2) U0_REG_FILE/RdData_reg[0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (145.18, 109.55)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[15][7]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (115.74, 103.79)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[15][6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (105.22, 106.29)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[15][5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (121.22, 106.29)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[15][4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (125.06, 117.81)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[15][3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (122.18, 112.05)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[15][2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (139.14, 132.59)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[15][1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (131.46, 126.83)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[15][0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (121.22, 132.59)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[14][7]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (106.82, 112.05)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[14][6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (121.22, 135.09)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[13][7]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (125.66, 161.39)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[13][6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (135.62, 140.85)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[13][5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (126.94, 152.37)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[13][4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (118.02, 140.85)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[13][3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (121.82, 167.15)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[13][2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (150.34, 152.37)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[13][1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (131.42, 146.61)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[13][0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (144.58, 158.13)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[12][5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (77.66, 204.21)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[12][4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (66.78, 132.59)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[11][7]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (58.14, 126.83)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[11][6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (64.22, 138.35)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[11][5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (45.98, 135.09)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[11][4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (50.46, 132.59)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[11][3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (38.94, 144.11)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[11][2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (42.78, 161.39)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[11][1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (51.42, 167.15)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[11][0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (53.98, 172.91)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[10][3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (39.26, 186.93)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[10][2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (40.86, 175.41)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[9][7]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (14.94, 158.13)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[9][6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (13.66, 163.89)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[9][5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (14.30, 149.87)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[9][4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (14.30, 135.09)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[9][3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (14.30, 140.85)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[9][2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (14.30, 144.11)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[9][1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (36.10, 132.59)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[9][0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (15.26, 155.63)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[8][7]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (14.62, 169.65)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[8][6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (13.98, 181.17)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[8][5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (14.30, 175.41)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[8][4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (13.66, 186.93)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[8][3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (23.26, 190.19)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[8][2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (28.70, 181.17)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[8][1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (45.06, 190.19)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[8][0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (43.14, 169.65)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[7][7]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (53.34, 123.57)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[7][6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (52.70, 117.81)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[7][5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (36.06, 123.57)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[7][4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (14.62, 121.07)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[7][3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (14.30, 126.83)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[7][2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (14.94, 112.05)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[7][1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (42.14, 126.83)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[7][0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (13.98, 129.33)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[6][7]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (14.94, 115.31)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[6][6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (14.94, 106.29)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[6][5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (54.98, 92.27)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[6][4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (14.30, 71.73)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[6][3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (30.62, 65.97)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[6][2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (37.06, 57.71)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[6][1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (58.18, 80.75)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[6][0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (31.58, 60.21)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[5][7]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (54.02, 109.55)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[5][6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (14.94, 98.03)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[5][5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (14.94, 100.53)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[5][4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (14.94, 65.97)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[5][3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (14.62, 80.75)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[5][2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (16.54, 86.51)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[5][1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (36.38, 112.05)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[5][0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (17.18, 63.47)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[4][7]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (57.22, 51.95)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[4][6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (59.78, 94.77)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[4][5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (65.54, 63.47)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[4][4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (51.14, 63.47)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[4][3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (45.38, 71.73)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[4][2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (52.74, 57.71)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[4][1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (51.42, 69.23)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[4][0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (68.42, 57.71)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[3][7]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (78.62, 54.45)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[3][6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (76.70, 57.71)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[3][5]/CLK [Ref: saed90nm_m/SDFFASX1] [Location (81.54, 75.00)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[3][4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (104.58, 63.47)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[3][3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (92.06, 48.69)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[3][2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (94.30, 54.45)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[3][1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (112.58, 48.69)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[3][0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (73.50, 63.47)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[2][7]/CLK [Ref: saed90nm_m/SDFFASX1] [Location (74.46, 98.04)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[2][6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (63.90, 92.27)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[2][5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (76.42, 83.25)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[2][4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (64.54, 71.73)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[2][3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (73.86, 77.49)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[2][2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (80.22, 69.23)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[2][1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (95.30, 77.49)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[1][7]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (131.10, 74.99)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[1][6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (130.14, 69.23)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[1][5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (133.66, 89.01)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[1][4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (132.38, 60.21)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[1][3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (117.34, 60.21)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[1][2]/CLK [Ref: saed90nm_m/SDFFARX2] [Location (111.26, 42.93)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[1][1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (132.42, 54.45)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[0][7]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (133.98, 98.03)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[0][6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (128.26, 77.49)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[0][5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (138.78, 77.49)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[0][4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (100.38, 71.73)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[0][3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (131.10, 63.47)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[0][2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (107.74, 69.23)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[0][1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (131.42, 92.27)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[0][0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (131.42, 100.53)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[1][0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (109.98, 54.45)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[14][5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (86.30, 158.13)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[12][7]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (87.26, 169.65)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[12][6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (82.46, 138.35)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[14][1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (112.58, 169.65)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[14][0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (111.94, 167.15)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[12][1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (83.74, 192.69)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[12][0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (86.30, 190.19)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[14][2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (88.86, 163.89)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[12][2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (89.50, 184.43)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[14][4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (84.70, 146.61)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[14][3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (120.90, 175.41)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[12][3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (80.22, 198.45)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[10][6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (65.50, 198.45)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[10][7]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (68.06, 192.69)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[10][5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (59.78, 192.69)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[10][1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (50.78, 195.95)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[10][0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (55.90, 186.93)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[10][4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (52.70, 201.71)] [SINK PIN] 
  (2) U0_REG_FILE/regfile_reg[2][0]/CLK [Ref: saed90nm_m/SDFFASX2] [Location (79.92, 94.78)] [SINK PIN] 
  (2) U0_DATA_SYNC/enable_pulse_reg/CLK [Ref: saed90nm_m/SDFFARX1] [Location (132.74, 227.25)] [SINK PIN] 
  (2) U0_DATA_SYNC/sync_bus_reg[7]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (128.26, 233.01)] [SINK PIN] 
  (2) U0_DATA_SYNC/sync_bus_reg[6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (121.54, 221.49)] [SINK PIN] 
  (2) U0_DATA_SYNC/sync_bus_reg[5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (123.14, 215.73)] [SINK PIN] 
  (2) U0_DATA_SYNC/sync_bus_reg[4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (111.58, 227.25)] [SINK PIN] 
  (2) U0_DATA_SYNC/sync_bus_reg[3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (134.34, 236.27)] [SINK PIN] 
  (2) U0_DATA_SYNC/sync_bus_reg[2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (112.86, 236.27)] [SINK PIN] 
  (2) U0_DATA_SYNC/sync_bus_reg[1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (111.90, 256.05)] [SINK PIN] 
  (2) U0_DATA_SYNC/sync_bus_reg[0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (134.98, 244.53)] [SINK PIN] 
  (2) U0_DATA_SYNC/U0_BIT_SYNC/q_reg[0][0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (111.90, 250.29)] [SINK PIN] 
  (2) U0_DATA_SYNC/U0_BIT_SYNC/q_reg[1][0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (126.94, 256.05)] [SINK PIN] 
  (2) U0_DATA_SYNC/U0_PULSE_GEN/SYNC_REG_reg/CLK [Ref: saed90nm_m/SDFFARX1] [Location (135.30, 250.29)] [SINK PIN] 
  (2) U0_SYS_CTRL/cs_reg[0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (129.82, 221.49)] [SINK PIN] 
  (2) U0_SYS_CTRL/cs_reg[1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (134.62, 207.47)] [SINK PIN] 
  (2) U0_SYS_CTRL/stored_addr_reg[0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (97.50, 209.97)] [SINK PIN] 
  (2) U0_SYS_CTRL/cs_reg[2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (132.70, 218.99)] [SINK PIN] 
  (2) U0_SYS_CTRL/cs_reg[3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (132.38, 213.23)] [SINK PIN] 
  (2) U0_SYS_CTRL/stored_addr_reg[1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (92.38, 204.21)] [SINK PIN] 
  (2) U0_SYS_CTRL/stored_addr_reg[2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (101.66, 215.73)] [SINK PIN] 
  (2) U0_SYS_CTRL/stored_addr_reg[3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (94.94, 201.71)] [SINK PIN] 
  (2) U0_CLK_GATE/U0_CGLPPSX4:CLK->GCLK [Ref: saed90nm_max_cg/CGLPPSX4] [Location (142.48, 107.92)] [Net: U0_CLK_GATE/GATED_CLK] [ICG] [Fanout: 17] 
   (H) U0_CLK_GATE/GATED_CLK [Ref: CLK_GATE] [HIERARCHY PIN: OUTPUT] [GENCLK: ALU_CLK] 
    (3) U0_ALU/ALU_OUT_reg[0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (157.66, 103.79)] [SINK PIN] 
    (3) U0_ALU/ALU_OUT_reg[15]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (203.14, 117.81)] [SINK PIN] 
    (3) U0_ALU/ALU_OUT_reg[1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (175.90, 109.55)] [SINK PIN] 
    (3) U0_ALU/ALU_OUT_reg[3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (176.22, 112.05)] [SINK PIN] 
    (3) U0_ALU/ALU_OUT_reg[11]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (198.02, 106.29)] [SINK PIN] 
    (3) U0_ALU/ALU_OUT_reg[12]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (212.74, 100.53)] [SINK PIN] 
    (3) U0_ALU/ALU_OUT_reg[13]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (214.34, 109.55)] [SINK PIN] 
    (3) U0_ALU/ALU_OUT_reg[9]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (200.90, 123.57)] [SINK PIN] 
    (3) U0_ALU/ALU_OUT_reg[10]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (207.62, 94.77)] [SINK PIN] 
    (3) U0_ALU/ALU_OUT_reg[14]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (213.06, 106.29)] [SINK PIN] 
    (3) U0_ALU/OUT_VALID_reg/CLK [Ref: saed90nm_m/SDFFARX1] [Location (166.66, 115.31)] [SINK PIN] 
    (3) U0_ALU/ALU_OUT_reg[2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (159.90, 109.55)] [SINK PIN] 
    (3) U0_ALU/ALU_OUT_reg[4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (173.98, 103.79)] [SINK PIN] 
    (3) U0_ALU/ALU_OUT_reg[5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (179.74, 98.03)] [SINK PIN] 
    (3) U0_ALU/ALU_OUT_reg[6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (198.98, 112.05)] [SINK PIN] 
    (3) U0_ALU/ALU_OUT_reg[7]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (199.94, 126.83)] [SINK PIN] 
    (3) U0_ALU/ALU_OUT_reg[8]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (196.74, 103.79)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[0][7]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (156.70, 161.39)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[0][6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (192.22, 167.15)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[0][4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (157.66, 167.15)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[1][7]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (189.34, 181.17)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[1][6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (220.42, 161.39)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[1][5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (213.70, 169.65)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[1][4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (225.54, 190.19)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[1][3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (226.18, 184.43)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[1][2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (224.58, 181.17)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[1][1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (217.86, 167.15)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[1][0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (222.98, 175.41)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][7]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (161.50, 152.37)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (192.54, 163.89)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[3][6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (160.22, 195.95)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[3][3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (195.10, 209.97)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[3][1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (191.94, 198.45)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][7]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (190.94, 242.03)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (216.58, 250.29)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (226.14, 250.29)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (217.50, 244.53)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][7]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (143.58, 238.77)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (169.50, 242.03)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (178.14, 244.53)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (167.30, 244.53)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (178.14, 256.05)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (177.18, 250.29)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (165.38, 256.05)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (166.98, 250.29)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][7]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (191.26, 230.51)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (219.42, 204.21)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (226.18, 195.95)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (216.22, 209.97)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (217.82, 215.73)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (213.38, 242.03)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (191.26, 227.25)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (189.66, 215.73)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[3][5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (190.62, 190.19)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[3][0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (165.02, 207.47)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[0][5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (195.14, 172.91)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (190.02, 144.11)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[0][3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (156.06, 181.17)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[0][2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (160.54, 190.19)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[0][1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (163.10, 186.93)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[0][0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (163.74, 175.41)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (157.98, 158.13)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (165.02, 144.11)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (162.14, 146.61)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (190.02, 152.37)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (188.42, 138.35)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[3][7]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (163.78, 201.71)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[3][4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (184.22, 207.47)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[3][2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (167.94, 213.23)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[4][7]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (144.22, 250.29)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[4][6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (143.90, 244.53)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[4][4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (148.38, 218.99)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[4][3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (142.62, 256.05)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[4][2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (144.86, 227.25)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[4][1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (144.86, 233.01)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[4][0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (144.86, 221.49)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[4][5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (165.02, 215.73)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (193.82, 250.29)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (215.62, 256.05)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (194.78, 244.53)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (218.78, 236.27)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg[0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (208.54, 140.85)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg[1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (209.82, 135.09)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg[2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (209.18, 123.57)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg[3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (211.42, 121.07)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[0][3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (239.94, 121.07)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[0][2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (249.18, 123.57)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[0][1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (248.86, 129.33)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[0][0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (247.90, 132.59)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[1][3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (234.50, 115.31)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[1][2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (241.86, 123.57)] [SINK PIN] 
  (2) U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[1][1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (241.22, 129.33)] [SINK PIN] 

Printing structure of FUN_UART_CLK at root pin FUN_UART_CLK:
(0) FUN_UART_CLK [in Port] [Location (179.60, 267.46)] [Net: FUN_UART_CLK] [Fanout: 1] 
 (1) U1_MUX2x1/U2:IN2->Q [Ref: saed90nm_m/MUX21X1] [Location (125.20, 38.80)] [Net: U1_MUX2x1/out] [Fanout: 22] 
  (2) RX_CLK_DIV/div_clk_reg:CLK->Q [Ref: saed90nm_m/SDFFARX1] [Location (46.16, 38.80)] [Net: RX_CLK_DIV/dftopt2] [Fanout: 3] 
   (3) RX_CLK_DIV/U32:IN2->Q [Ref: saed90nm_m/MUX21X1] [Location (56.40, 44.56)] [Net: RX_CLK_DIV/o_div_clk] [Fanout: 1] 
    (H) RX_CLK_DIV/o_div_clk [Ref: ClkDiv_1] [HIERARCHY PIN: OUTPUT] [GENCLK: FUN_RX_CLK] 
     (4) U3_MUX2x1/U2:IN2->Q [Ref: saed90nm_m/MUX21X1] [Location (77.20, 44.56)] [Net: U3_MUX2x1/out] [Fanout: 28] 
      (5) U0_UART/U0_RX/stp_chk_inst/stp_err_reg/CLK [Ref: saed90nm_m/SDFFARX1] [Location (92.10, 213.23)] [SINK PIN] 
      (5) U0_UART/U0_RX/fsm_inst/cs_reg[0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (63.90, 207.47)] [SINK PIN] 
      (5) U0_UART/U0_RX/fsm_inst/cs_reg[2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (88.90, 209.97)] [SINK PIN] 
      (5) U0_UART/U0_RX/fsm_inst/cs_reg[1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (66.46, 209.97)] [SINK PIN] 
      (5) U0_UART/U0_RX/counter_inst/edge_cnt_reg[0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (13.34, 250.29)] [SINK PIN] 
      (5) U0_UART/U0_RX/counter_inst/edge_cnt_reg[5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (14.62, 256.05)] [SINK PIN] 
      (5) U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (27.10, 250.29)] [SINK PIN] 
      (5) U0_UART/U0_RX/counter_inst/edge_cnt_reg[3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (43.14, 256.05)] [SINK PIN] 
      (5) U0_UART/U0_RX/counter_inst/edge_cnt_reg[2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (44.74, 242.03)] [SINK PIN] 
      (5) U0_UART/U0_RX/counter_inst/edge_cnt_reg[1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (19.78, 244.53)] [SINK PIN] 
      (5) U0_UART/U0_RX/counter_inst/bit_cnt_reg[0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (50.78, 253.55)] [SINK PIN] 
      (5) U0_UART/U0_RX/counter_inst/bit_cnt_reg[1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (40.54, 244.53)] [SINK PIN] 
      (5) U0_UART/U0_RX/counter_inst/bit_cnt_reg[2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (76.74, 250.29)] [SINK PIN] 
      (5) U0_UART/U0_RX/counter_inst/bit_cnt_reg[3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (74.82, 256.05)] [SINK PIN] 
      (5) U0_UART/U0_RX/samp_inst/samples_reg[2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (50.78, 215.73)] [SINK PIN] 
      (5) U0_UART/U0_RX/samp_inst/samples_reg[1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (52.38, 213.23)] [SINK PIN] 
      (5) U0_UART/U0_RX/samp_inst/samples_reg[0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (49.82, 207.47)] [SINK PIN] 
      (5) U0_UART/U0_RX/samp_inst/sampled_bit_reg/CLK [Ref: saed90nm_m/SDFFARX1] [Location (52.38, 221.49)] [SINK PIN] 
      (5) U0_UART/U0_RX/deser_inst/P_DATA_reg[7]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (85.66, 230.51)] [SINK PIN] 
      (5) U0_UART/U0_RX/deser_inst/P_DATA_reg[6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (95.90, 221.49)] [SINK PIN] 
      (5) U0_UART/U0_RX/deser_inst/P_DATA_reg[5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (96.22, 224.75)] [SINK PIN] 
      (5) U0_UART/U0_RX/deser_inst/P_DATA_reg[4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (86.62, 242.03)] [SINK PIN] 
      (5) U0_UART/U0_RX/deser_inst/P_DATA_reg[3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (84.38, 250.29)] [SINK PIN] 
      (5) U0_UART/U0_RX/deser_inst/P_DATA_reg[2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (82.78, 256.05)] [SINK PIN] 
      (5) U0_UART/U0_RX/deser_inst/P_DATA_reg[1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (97.82, 250.29)] [SINK PIN] 
      (5) U0_UART/U0_RX/deser_inst/P_DATA_reg[0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (97.18, 256.05)] [SINK PIN] 
      (5) U0_UART/U0_RX/par_chk_inst/par_err_reg/CLK [Ref: saed90nm_m/SDFFARX1] [Location (84.10, 244.53)] [SINK PIN] 
      (5) U0_UART/U0_RX/strt_chk_inst/strt_glitch_reg/CLK [Ref: saed90nm_m/SDFFARX1] [Location (53.66, 230.51)] [SINK PIN] 
   (3) TX_CLK_DIV/counter_reg[1]/SI [Ref: saed90nm_m/SDFFARX1] [Location (62.70, 31.30)] [IMPLICIT IGNORE PIN] 
   (3) RX_CLK_DIV/PLACE_APS_CLK_ISO_37/INP [Ref: saed90nm_m/NBUFFX2] [Location (54.56, 48.88)] [IMPLICIT IGNORE PIN] 
  (2) RST_SYNC_2/sync_rst_reg[0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (109.02, 17.39)] [SINK PIN] 
  (2) RST_SYNC_2/sync_rst_reg[1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (107.74, 25.65)] [SINK PIN] 
  (2) TX_CLK_DIV/U33:IN1->Q [Ref: saed90nm_m/MUX21X1] [Location (113.36, 33.04)] [Net: TX_CLK_DIV/o_div_clk] [Fanout: 1] 
   (H) TX_CLK_DIV/o_div_clk [Ref: ClkDiv_0] [HIERARCHY PIN: OUTPUT] [GENCLK: FUN_TX_CLK] 
    (3) U2_MUX2x1/U2:IN2->Q [Ref: saed90nm_m/MUX21X1] [Location (126.16, 38.80)] [Net: U2_MUX2x1/out] [Fanout: 38] 
     (4) U0_PULSE_GEN/SYNC_REG_reg/CLK [Ref: saed90nm_m/SDFFARX1] [Location (247.90, 152.37)] [SINK PIN] 
     (4) U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[7]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (235.10, 221.49)] [SINK PIN] 
     (4) U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (234.78, 213.23)] [SINK PIN] 
     (4) U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (249.18, 218.99)] [SINK PIN] 
     (4) U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (249.18, 209.97)] [SINK PIN] 
     (4) U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (248.86, 201.71)] [SINK PIN] 
     (4) U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (247.90, 207.47)] [SINK PIN] 
     (4) U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (242.14, 195.95)] [SINK PIN] 
     (4) U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (248.54, 192.69)] [SINK PIN] 
     (4) U0_UART/U0_TX/U0_SER/counter_reg[0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (234.78, 186.93)] [SINK PIN] 
     (4) U0_UART/U0_TX/U0_SER/counter_reg[1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (233.50, 178.67)] [SINK PIN] 
     (4) U0_UART/U0_TX/U0_SER/counter_reg[2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (248.86, 186.93)] [SINK PIN] 
     (4) U0_UART/U0_TX/U0_FSM/cs_reg[0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (235.74, 172.91)] [SINK PIN] 
     (4) U0_UART/U0_TX/U0_FSM/cs_reg[2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (245.02, 158.13)] [SINK PIN] 
     (4) U0_UART/U0_TX/U0_FSM/cs_reg[1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (237.34, 169.65)] [SINK PIN] 
     (4) U0_UART/U0_TX/U0_FSM/busy_reg/CLK [Ref: saed90nm_m/SDFFARX1] [Location (248.54, 146.61)] [SINK PIN] 
     (4) U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[7]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (226.46, 256.05)] [SINK PIN] 
     (4) U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (233.82, 244.53)] [SINK PIN] 
     (4) U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (249.18, 247.79)] [SINK PIN] 
     (4) U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (248.54, 244.53)] [SINK PIN] 
     (4) U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (234.14, 236.27)] [SINK PIN] 
     (4) U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (249.86, 230.51)] [SINK PIN] 
     (4) U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (248.86, 233.01)] [SINK PIN] 
     (4) U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (249.18, 224.75)] [SINK PIN] 
     (4) U0_UART/U0_TX/U0_PARITY_CALC/par_bit_reg/CLK [Ref: saed90nm_m/SDFFARX1] [Location (249.18, 256.05)] [SINK PIN] 
     (4) U0_UART/U0_TX/U0_MUX/TX_OUT_reg/CLK [Ref: saed90nm_m/SDFFASX1] [Location (249.86, 144.12)] [SINK PIN] 
     (4) U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (229.34, 158.13)] [SINK PIN] 
     (4) U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (232.54, 152.37)] [SINK PIN] 
     (4) U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (231.90, 146.61)] [SINK PIN] 
     (4) U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (224.86, 138.35)] [SINK PIN] 
     (4) U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (234.46, 109.55)] [SINK PIN] 
     (4) U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (235.74, 100.53)] [SINK PIN] 
     (4) U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (249.18, 100.53)] [SINK PIN] 
     (4) U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (248.54, 112.05)] [SINK PIN] 
     (4) U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (249.18, 106.29)] [SINK PIN] 
     (4) U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (220.70, 106.29)] [SINK PIN] 
     (4) U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (235.10, 106.29)] [SINK PIN] 
     (4) U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (221.34, 100.53)] [SINK PIN] 
  (2) TX_CLK_DIV/counter_reg[0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (64.54, 42.93)] [SINK PIN] 
  (2) TX_CLK_DIV/counter_reg[6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (71.58, 17.39)] [SINK PIN] 
  (2) TX_CLK_DIV/odd_flag_toggle_reg/CLK [Ref: saed90nm_m/SDFFARX1] [Location (94.94, 17.39)] [SINK PIN] 
  (2) TX_CLK_DIV/counter_reg[5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (65.18, 23.15)] [SINK PIN] 
  (2) TX_CLK_DIV/counter_reg[4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (55.90, 17.39)] [SINK PIN] 
  (2) TX_CLK_DIV/counter_reg[3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (51.42, 23.15)] [SINK PIN] 
  (2) TX_CLK_DIV/counter_reg[2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (68.70, 28.91)] [SINK PIN] 
  (2) TX_CLK_DIV/counter_reg[1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (63.90, 31.41)] [SINK PIN] 
  (2) TX_CLK_DIV/div_clk_reg:CLK->Q [Ref: saed90nm_m/SDFFARX1] [Location (105.04, 21.52)] [Net: TX_CLK_DIV/dftopt3] [Fanout: 3] 
   (3) TX_CLK_DIV/U33:IN2->Q [Ref: saed90nm_m/MUX21X1] [Location (113.36, 33.04)] [Net: TX_CLK_DIV/o_div_clk] [RECONVERGENT PIN] 
   (3) RST_SYNC_2/sync_rst_reg[0]/SI [Ref: saed90nm_m/SDFFARX1] [Location (107.82, 17.50)] [IMPLICIT IGNORE PIN] 
   (3) TX_CLK_DIV/PLACE_APS_CLK_ISO_36/INP [Ref: saed90nm_m/NBUFFX2] [Location (112.48, 11.45)] [IMPLICIT IGNORE PIN] 
  (2) RX_CLK_DIV/U32:IN1->Q [Ref: saed90nm_m/MUX21X1] [Location (56.40, 44.56)] [Net: RX_CLK_DIV/o_div_clk] [RECONVERGENT PIN] 
  (2) RX_CLK_DIV/counter_reg[0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (40.58, 51.95)] [SINK PIN] 
  (2) RX_CLK_DIV/counter_reg[6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (53.70, 11.63)] [SINK PIN] 
  (2) RX_CLK_DIV/odd_flag_toggle_reg/CLK [Ref: saed90nm_m/SDFFARX1] [Location (48.54, 34.67)] [SINK PIN] 
  (2) RX_CLK_DIV/counter_reg[5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (39.94, 11.63)] [SINK PIN] 
  (2) RX_CLK_DIV/counter_reg[4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (37.38, 23.15)] [SINK PIN] 
  (2) RX_CLK_DIV/counter_reg[3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (38.98, 25.65)] [SINK PIN] 
  (2) RX_CLK_DIV/counter_reg[2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (40.58, 40.43)] [SINK PIN] 
  (2) RX_CLK_DIV/counter_reg[1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (33.54, 46.19)] [SINK PIN] 

Printing structure of FUN_TX_CLK at root pin TX_CLK_DIV/o_div_clk:
(H) TX_CLK_DIV/o_div_clk [Ref: ClkDiv_0] [HIERARCHY PIN: OUTPUT] [GENCLK: FUN_TX_CLK] 
 (0) U2_MUX2x1/U2:IN2->Q [Ref: saed90nm_m/MUX21X1] [Location (126.16, 38.80)] [Net: U2_MUX2x1/out] [Fanout: 38] 
  (1) U0_PULSE_GEN/SYNC_REG_reg/CLK [Ref: saed90nm_m/SDFFARX1] [Location (247.90, 152.37)] [SINK PIN] 
  (1) U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[7]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (235.10, 221.49)] [SINK PIN] 
  (1) U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (234.78, 213.23)] [SINK PIN] 
  (1) U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (249.18, 218.99)] [SINK PIN] 
  (1) U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (249.18, 209.97)] [SINK PIN] 
  (1) U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (248.86, 201.71)] [SINK PIN] 
  (1) U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (247.90, 207.47)] [SINK PIN] 
  (1) U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (242.14, 195.95)] [SINK PIN] 
  (1) U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (248.54, 192.69)] [SINK PIN] 
  (1) U0_UART/U0_TX/U0_SER/counter_reg[0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (234.78, 186.93)] [SINK PIN] 
  (1) U0_UART/U0_TX/U0_SER/counter_reg[1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (233.50, 178.67)] [SINK PIN] 
  (1) U0_UART/U0_TX/U0_SER/counter_reg[2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (248.86, 186.93)] [SINK PIN] 
  (1) U0_UART/U0_TX/U0_FSM/cs_reg[0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (235.74, 172.91)] [SINK PIN] 
  (1) U0_UART/U0_TX/U0_FSM/cs_reg[2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (245.02, 158.13)] [SINK PIN] 
  (1) U0_UART/U0_TX/U0_FSM/cs_reg[1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (237.34, 169.65)] [SINK PIN] 
  (1) U0_UART/U0_TX/U0_FSM/busy_reg/CLK [Ref: saed90nm_m/SDFFARX1] [Location (248.54, 146.61)] [SINK PIN] 
  (1) U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[7]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (226.46, 256.05)] [SINK PIN] 
  (1) U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (233.82, 244.53)] [SINK PIN] 
  (1) U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (249.18, 247.79)] [SINK PIN] 
  (1) U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (248.54, 244.53)] [SINK PIN] 
  (1) U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (234.14, 236.27)] [SINK PIN] 
  (1) U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (249.86, 230.51)] [SINK PIN] 
  (1) U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (248.86, 233.01)] [SINK PIN] 
  (1) U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (249.18, 224.75)] [SINK PIN] 
  (1) U0_UART/U0_TX/U0_PARITY_CALC/par_bit_reg/CLK [Ref: saed90nm_m/SDFFARX1] [Location (249.18, 256.05)] [SINK PIN] 
  (1) U0_UART/U0_TX/U0_MUX/TX_OUT_reg/CLK [Ref: saed90nm_m/SDFFASX1] [Location (249.86, 144.12)] [SINK PIN] 
  (1) U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (229.34, 158.13)] [SINK PIN] 
  (1) U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (232.54, 152.37)] [SINK PIN] 
  (1) U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (231.90, 146.61)] [SINK PIN] 
  (1) U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (224.86, 138.35)] [SINK PIN] 
  (1) U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (234.46, 109.55)] [SINK PIN] 
  (1) U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (235.74, 100.53)] [SINK PIN] 
  (1) U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (249.18, 100.53)] [SINK PIN] 
  (1) U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (248.54, 112.05)] [SINK PIN] 
  (1) U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (249.18, 106.29)] [SINK PIN] 
  (1) U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (220.70, 106.29)] [SINK PIN] 
  (1) U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (235.10, 106.29)] [SINK PIN] 
  (1) U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (221.34, 100.53)] [SINK PIN] 

Printing structure of FUN_RX_CLK at root pin RX_CLK_DIV/o_div_clk:
(H) RX_CLK_DIV/o_div_clk [Ref: ClkDiv_1] [HIERARCHY PIN: OUTPUT] [GENCLK: FUN_RX_CLK] 
 (0) U3_MUX2x1/U2:IN2->Q [Ref: saed90nm_m/MUX21X1] [Location (77.20, 44.56)] [Net: U3_MUX2x1/out] [Fanout: 28] 
  (1) U0_UART/U0_RX/stp_chk_inst/stp_err_reg/CLK [Ref: saed90nm_m/SDFFARX1] [Location (92.10, 213.23)] [SINK PIN] 
  (1) U0_UART/U0_RX/fsm_inst/cs_reg[0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (63.90, 207.47)] [SINK PIN] 
  (1) U0_UART/U0_RX/fsm_inst/cs_reg[2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (88.90, 209.97)] [SINK PIN] 
  (1) U0_UART/U0_RX/fsm_inst/cs_reg[1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (66.46, 209.97)] [SINK PIN] 
  (1) U0_UART/U0_RX/counter_inst/edge_cnt_reg[0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (13.34, 250.29)] [SINK PIN] 
  (1) U0_UART/U0_RX/counter_inst/edge_cnt_reg[5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (14.62, 256.05)] [SINK PIN] 
  (1) U0_UART/U0_RX/counter_inst/edge_cnt_reg[4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (27.10, 250.29)] [SINK PIN] 
  (1) U0_UART/U0_RX/counter_inst/edge_cnt_reg[3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (43.14, 256.05)] [SINK PIN] 
  (1) U0_UART/U0_RX/counter_inst/edge_cnt_reg[2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (44.74, 242.03)] [SINK PIN] 
  (1) U0_UART/U0_RX/counter_inst/edge_cnt_reg[1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (19.78, 244.53)] [SINK PIN] 
  (1) U0_UART/U0_RX/counter_inst/bit_cnt_reg[0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (50.78, 253.55)] [SINK PIN] 
  (1) U0_UART/U0_RX/counter_inst/bit_cnt_reg[1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (40.54, 244.53)] [SINK PIN] 
  (1) U0_UART/U0_RX/counter_inst/bit_cnt_reg[2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (76.74, 250.29)] [SINK PIN] 
  (1) U0_UART/U0_RX/counter_inst/bit_cnt_reg[3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (74.82, 256.05)] [SINK PIN] 
  (1) U0_UART/U0_RX/samp_inst/samples_reg[2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (50.78, 215.73)] [SINK PIN] 
  (1) U0_UART/U0_RX/samp_inst/samples_reg[1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (52.38, 213.23)] [SINK PIN] 
  (1) U0_UART/U0_RX/samp_inst/samples_reg[0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (49.82, 207.47)] [SINK PIN] 
  (1) U0_UART/U0_RX/samp_inst/sampled_bit_reg/CLK [Ref: saed90nm_m/SDFFARX1] [Location (52.38, 221.49)] [SINK PIN] 
  (1) U0_UART/U0_RX/deser_inst/P_DATA_reg[7]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (85.66, 230.51)] [SINK PIN] 
  (1) U0_UART/U0_RX/deser_inst/P_DATA_reg[6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (95.90, 221.49)] [SINK PIN] 
  (1) U0_UART/U0_RX/deser_inst/P_DATA_reg[5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (96.22, 224.75)] [SINK PIN] 
  (1) U0_UART/U0_RX/deser_inst/P_DATA_reg[4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (86.62, 242.03)] [SINK PIN] 
  (1) U0_UART/U0_RX/deser_inst/P_DATA_reg[3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (84.38, 250.29)] [SINK PIN] 
  (1) U0_UART/U0_RX/deser_inst/P_DATA_reg[2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (82.78, 256.05)] [SINK PIN] 
  (1) U0_UART/U0_RX/deser_inst/P_DATA_reg[1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (97.82, 250.29)] [SINK PIN] 
  (1) U0_UART/U0_RX/deser_inst/P_DATA_reg[0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (97.18, 256.05)] [SINK PIN] 
  (1) U0_UART/U0_RX/par_chk_inst/par_err_reg/CLK [Ref: saed90nm_m/SDFFARX1] [Location (84.10, 244.53)] [SINK PIN] 
  (1) U0_UART/U0_RX/strt_chk_inst/strt_glitch_reg/CLK [Ref: saed90nm_m/SDFFARX1] [Location (53.66, 230.51)] [SINK PIN] 

Printing structure of ALU_CLK at root pin U0_CLK_GATE/GATED_CLK:
(H) U0_CLK_GATE/GATED_CLK [Ref: CLK_GATE] [HIERARCHY PIN: OUTPUT] [GENCLK: ALU_CLK] 
 (0) U0_ALU/ALU_OUT_reg[0]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (157.66, 103.79)] [SINK PIN] 
 (0) U0_ALU/ALU_OUT_reg[15]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (203.14, 117.81)] [SINK PIN] 
 (0) U0_ALU/ALU_OUT_reg[1]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (175.90, 109.55)] [SINK PIN] 
 (0) U0_ALU/ALU_OUT_reg[3]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (176.22, 112.05)] [SINK PIN] 
 (0) U0_ALU/ALU_OUT_reg[11]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (198.02, 106.29)] [SINK PIN] 
 (0) U0_ALU/ALU_OUT_reg[12]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (212.74, 100.53)] [SINK PIN] 
 (0) U0_ALU/ALU_OUT_reg[13]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (214.34, 109.55)] [SINK PIN] 
 (0) U0_ALU/ALU_OUT_reg[9]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (200.90, 123.57)] [SINK PIN] 
 (0) U0_ALU/ALU_OUT_reg[10]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (207.62, 94.77)] [SINK PIN] 
 (0) U0_ALU/ALU_OUT_reg[14]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (213.06, 106.29)] [SINK PIN] 
 (0) U0_ALU/OUT_VALID_reg/CLK [Ref: saed90nm_m/SDFFARX1] [Location (166.66, 115.31)] [SINK PIN] 
 (0) U0_ALU/ALU_OUT_reg[2]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (159.90, 109.55)] [SINK PIN] 
 (0) U0_ALU/ALU_OUT_reg[4]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (173.98, 103.79)] [SINK PIN] 
 (0) U0_ALU/ALU_OUT_reg[5]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (179.74, 98.03)] [SINK PIN] 
 (0) U0_ALU/ALU_OUT_reg[6]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (198.98, 112.05)] [SINK PIN] 
 (0) U0_ALU/ALU_OUT_reg[7]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (199.94, 126.83)] [SINK PIN] 
 (0) U0_ALU/ALU_OUT_reg[8]/CLK [Ref: saed90nm_m/SDFFARX1] [Location (196.74, 103.79)] [SINK PIN] 

Printing structure of SCAN_CLK at root pin SCAN_CLK:
(0) SCAN_CLK [in Port] [Location (179.60, 0.22)] [Net: SCAN_CLK] [IMPLICIT IGNORE PIN] [Fanout: 4] 
1
icc2_shell> report_clock_timing -type summary
Information: The stitching and editing of coupling caps is turned OFF for design 'SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design'. (TIM-125)
Information: Design Average RC for design SYSTEM_TOP_cts  (NEX-011)
Information: r = 0.562500 ohm/um, via_r = 0.900000 ohm/cut, c = 0.103030 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.564897 ohm/um, via_r = 0.900000 ohm/cut, c = 0.089421 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'SYSTEM_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2067, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 54, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 4. (TIM-112)
****************************************
Report : clock timing
        -type summary
Design : SYSTEM_TOP
Version: O-2018.06-SP1
Date   : Sun Sep  7 15:11:51 2025
****************************************

  Mode: default
  Clock: FUN_REF_CLK
                                                                                 Corner
------------------------------------------------------------------------------------------
  Maximum setup launch latency:
      RST_SYNC_1/sync_rst_reg[0]/CLK                           0.00       r-+     default

  Minimum setup capture latency:
      RST_SYNC_1/sync_rst_reg[0]/CLK                           0.00       r-+     default

  Minimum hold launch latency:
      RST_SYNC_1/sync_rst_reg[0]/CLK                           0.00       r-+     default

  Maximum hold capture latency:
      RST_SYNC_1/sync_rst_reg[0]/CLK                           0.00       r-+     default

  Maximum active transition:
      RST_SYNC_1/sync_rst_reg[0]/CLK                           0.05       r-+     default

  Minimum active transition:
      RST_SYNC_1/sync_rst_reg[0]/CLK                           0.05       r-+     default

  Maximum setup skew:
      RST_SYNC_1/sync_rst_reg[0]/CLK                                      r-+     default
      RST_SYNC_1/sync_rst_reg[1]/CLK                           0.00       r-+     default

  Maximum hold skew:
      RST_SYNC_1/sync_rst_reg[0]/CLK                                      r-+     default
      RST_SYNC_1/sync_rst_reg[1]/CLK                           0.00       r-+     default



  Mode: default
  Clock: FUN_UART_CLK
                                                                                 Corner
------------------------------------------------------------------------------------------
  Maximum setup launch latency:
      RST_SYNC_2/sync_rst_reg[0]/CLK                           0.00       r-+     default

  Minimum setup capture latency:
      RST_SYNC_2/sync_rst_reg[0]/CLK                           0.00       r-+     default

  Minimum hold launch latency:
      RST_SYNC_2/sync_rst_reg[0]/CLK                           0.00       r-+     default

  Maximum hold capture latency:
      RST_SYNC_2/sync_rst_reg[0]/CLK                           0.00       r-+     default

  Maximum active transition:
      RST_SYNC_2/sync_rst_reg[0]/CLK                           0.05       r-+     default

  Minimum active transition:
      RST_SYNC_2/sync_rst_reg[0]/CLK                           0.05       r-+     default

  Maximum setup skew:
      RST_SYNC_2/sync_rst_reg[0]/CLK                                      r-+     default
      RST_SYNC_2/sync_rst_reg[1]/CLK                           0.00       r-+     default

  Maximum hold skew:
      RST_SYNC_2/sync_rst_reg[0]/CLK                                      r-+     default
      RST_SYNC_2/sync_rst_reg[1]/CLK                           0.00       r-+     default



  Mode: default
  Clock: FUN_TX_CLK
                                                                                 Corner
------------------------------------------------------------------------------------------
  Maximum setup launch latency:
      U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[7]/CLK             0.00       r-+     default

  Minimum setup capture latency:
      U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[7]/CLK             0.00       r-+     default

  Minimum hold launch latency:
      U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[7]/CLK             0.00       r-+     default

  Maximum hold capture latency:
      U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[7]/CLK             0.00       r-+     default

  Maximum active transition:
      U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[7]/CLK             0.05       r-+     default

  Minimum active transition:
      U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[7]/CLK             0.05       r-+     default

  Maximum setup skew:
      U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[7]/CLK                        r-+     default
      U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[7]/CLK             0.00       r-+     default

  Maximum hold skew:
      U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[7]/CLK                        r-+     default
      U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[7]/CLK             0.00       r-+     default



  Mode: default
  Clock: FUN_RX_CLK
                                                                                 Corner
------------------------------------------------------------------------------------------
  Maximum setup launch latency:
      U0_UART/U0_RX/fsm_inst/cs_reg[0]/CLK                     0.00       r-+     default

  Minimum setup capture latency:
      U0_UART/U0_RX/fsm_inst/cs_reg[0]/CLK                     0.00       r-+     default

  Minimum hold launch latency:
      U0_UART/U0_RX/fsm_inst/cs_reg[0]/CLK                     0.00       r-+     default

  Maximum hold capture latency:
      U0_UART/U0_RX/fsm_inst/cs_reg[0]/CLK                     0.00       r-+     default

  Maximum active transition:
      U0_UART/U0_RX/fsm_inst/cs_reg[0]/CLK                     0.05       r-+     default

  Minimum active transition:
      U0_UART/U0_RX/fsm_inst/cs_reg[0]/CLK                     0.05       r-+     default

  Maximum setup skew:
      U0_UART/U0_RX/fsm_inst/cs_reg[0]/CLK                                r-+     default
      U0_UART/U0_RX/fsm_inst/cs_reg[0]/CLK                     0.00       r-+     default

  Maximum hold skew:
      U0_UART/U0_RX/fsm_inst/cs_reg[0]/CLK                                r-+     default
      U0_UART/U0_RX/fsm_inst/cs_reg[0]/CLK                     0.00       r-+     default



  Mode: default
  Clock: ALU_CLK
                                                                                 Corner
------------------------------------------------------------------------------------------
  Maximum setup launch latency:
      U0_ALU/ALU_OUT_reg[8]/CLK                                0.00       r-+     default

  Minimum setup capture latency:
      U0_ALU/ALU_OUT_reg[8]/CLK                                0.00       r-+     default

  Minimum hold launch latency:
      U0_ALU/ALU_OUT_reg[8]/CLK                                0.00       r-+     default

  Maximum hold capture latency:
      U0_ALU/ALU_OUT_reg[8]/CLK                                0.00       r-+     default

  Maximum active transition:
      U0_ALU/ALU_OUT_reg[8]/CLK                                0.05       r-+     default

  Minimum active transition:
      U0_ALU/ALU_OUT_reg[8]/CLK                                0.05       r-+     default

  Maximum setup skew:
      --                                                         --

  Maximum hold skew:
      --                                                         --



  Mode: default
  Clock: SCAN_CLK
  No valid pins.

1
icc2_shell> set_input_transition -rise 0.3 {FUN_REF_CLK FUN_UART_CLK SCAN_CLK}
1
icc2_shell> set_input_transition -fall 0.2 {FUN_REF_CLK FUN_UART_CLK SCAN_CLK}
1
icc2_shell> # ================================================ #
icc2_shell> # ============== Clock_Exceptions ================ #
icc2_shell> # ================================================ #
icc2_shell> set_lib_cell_purpose -exclude cts [get_lib_cells -of [get_cells *]]
Information: The design specific attribute override for lib_cell 'saed90nm_m:NBUFFX2.timing' is set in the current block 'SYSTEM_TOP_cts', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed90nm_m:TIEL.timing' is set in the current block 'SYSTEM_TOP_cts', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed90nm_m:INVX2.timing' is set in the current block 'SYSTEM_TOP_cts', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed90nm_m:INVX0.timing' is set in the current block 'SYSTEM_TOP_cts', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed90nm_m:NAND2X2.timing' is set in the current block 'SYSTEM_TOP_cts', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed90nm_m:XOR2X1.timing' is set in the current block 'SYSTEM_TOP_cts', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed90nm_m:TIEH.timing' is set in the current block 'SYSTEM_TOP_cts', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed90nm_m:NBUFFX8.timing' is set in the current block 'SYSTEM_TOP_cts', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> # ================================================ #
icc2_shell> # ================= CTS_Cells ==================== #
icc2_shell> # ================================================ #
icc2_shell> # ----- Prefred ( High drive strength and INV Cells )
icc2_shell> # ----- INV Prefred to resisitance of wire interconnect and trainstions
icc2_shell> # --- we used high driving strength inverters due to the non-existing of cts buffers
icc2_shell> set_lib_cell_purpose -include cts */INVX2 ; # This prefred Cell high Drive strength
Information: The design specific attribute override for lib_cell 'saed90nm_m:INVX2.timing' is set in the current block 'SYSTEM_TOP_cts', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_lib_cell_purpose -include cts */INVX4
Information: The design specific attribute override for lib_cell 'saed90nm_m:INVX4.timing' is set in the current block 'SYSTEM_TOP_cts', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_lib_cell_purpose -include cts */*INVX8 ;
Information: The design specific attribute override for lib_cell 'saed90nm_m:INVX8.timing' is set in the current block 'SYSTEM_TOP_cts', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_lib_cell_purpose -include cts */*INVX16 ;
Information: The design specific attribute override for lib_cell 'saed90nm_m:INVX16.timing' is set in the current block 'SYSTEM_TOP_cts', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> # use this to solve hold violations
icc2_shell> set_lib_cell_purpose -include hold [get_lib_cells */IBUFFX2] ;
Information: The design specific attribute override for lib_cell 'saed90nm_m:IBUFFX2.timing' is set in the current block 'SYSTEM_TOP_cts', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_lib_cell_purpose -include hold [get_lib_cells */IBUFFX4] ;
Information: The design specific attribute override for lib_cell 'saed90nm_m:IBUFFX4.timing' is set in the current block 'SYSTEM_TOP_cts', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_lib_cell_purpose -include hold [get_lib_cells */NBUFFX2] ;
Information: The design specific attribute override for lib_cell 'saed90nm_m:NBUFFX2.timing' is set in the current block 'SYSTEM_TOP_cts', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_lib_cell_purpose -include hold [get_lib_cells */NBUFFX4] ;
Information: The design specific attribute override for lib_cell 'saed90nm_m:NBUFFX4.timing' is set in the current block 'SYSTEM_TOP_cts', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_lib_cell_purpose -include hold [get_lib_cells */INVX1]
Information: The design specific attribute override for lib_cell 'saed90nm_m:INVX1.timing' is set in the current block 'SYSTEM_TOP_cts', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_lib_cell_purpose -include hold [get_lib_cells */INVX2]
Information: The design specific attribute override for lib_cell 'saed90nm_m:INVX2.timing' is set in the current block 'SYSTEM_TOP_cts', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_lib_cell_purpose -include hold [get_lib_cells */INVX4]
Information: The design specific attribute override for lib_cell 'saed90nm_m:INVX4.timing' is set in the current block 'SYSTEM_TOP_cts', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> set_clock_tree_options -clock [get_clocks FUN_REF_CLK] -target_skew 0.01 -target_latency 0.5
1
icc2_shell> set_clock_tree_options -clock [get_clocks FUN_UART_CLK] -target_skew 0.2 -target_latency 0
1
icc2_shell> # ================================================ #
icc2_shell> # ====================== NDR ===================== #
icc2_shell> # ================================================ #
icc2_shell> # defines non-default routing rules in the design.
icc2_shell> create_routing_rule clk_network_NDR -multiplier_spacing 2 -multiplier_width 2
{clk_network_NDR}
icc2_shell> # ----- root:from port to first buffer
icc2_shell> set_clock_routing_rules -net_type root -rules clk_network_NDR -max_routing_layer M7 -min_routing_layer M2
1
icc2_shell> # ----- internal : from first buffer to last buffer before sink
icc2_shell> set_clock_routing_rules -net_type internal -rules clk_network_NDR -max_routing_layer M7 -min_routing_layer M2
1
icc2_shell> # ----- Sink >> from last buffer to sink(leaf) without NDR
icc2_shell> set_clock_routing_rules -net_type sink -default_rule -max_routing_layer M7 -min_routing_layer M2
1
icc2_shell> # over all Rules
icc2_shell> report_routing_rules -verbose
Name     WidthMltplr SpacingMltplr TaperDist DriverTaperDist TaperOverPinLayers TaperUnderPinLayers DriverTaperOverPinLayers DriverTaperUnderPinLayers ParallelWireLayers
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk_network_NDR
         2           2

         --------------------------------------------------------------------------------------
         Layer     Width     ShieldWth ShieldSpc Snap2Trck RdlTaperDist RdlTaperWidth Mask
         --------------------------------------------------------------------------------------

         M1        0.28

                   ---------------------------------------
                   Index     Spacing   Weight    Threshold
                   ---------------------------------------
                   0         0.28      hard      0.00

         M2        0.32

                   ---------------------------------------
                   Index     Spacing   Weight    Threshold
                   ---------------------------------------
                   0         0.32      hard      0.00

         M3        0.32

                   ---------------------------------------
                   Index     Spacing   Weight    Threshold
                   ---------------------------------------
                   0         0.32      hard      0.00

         M4        0.32

                   ---------------------------------------
                   Index     Spacing   Weight    Threshold
                   ---------------------------------------
                   0         0.32      hard      0.00

         M5        0.32

                   ---------------------------------------
                   Index     Spacing   Weight    Threshold
                   ---------------------------------------
                   0         0.32      hard      0.00

         M6        0.32

                   ---------------------------------------
                   Index     Spacing   Weight    Threshold
                   ---------------------------------------
                   0         0.32      hard      0.00

         M7        0.32

                   ---------------------------------------
                   Index     Spacing   Weight    Threshold
                   ---------------------------------------
                   0         0.32      hard      0.00

         M8        0.32

                   ---------------------------------------
                   Index     Spacing   Weight    Threshold
                   ---------------------------------------
                   0         0.32      hard      0.00

         M9        0.90

                   ---------------------------------------
                   Index     Spacing   Weight    Threshold
                   ---------------------------------------
                   0         0.90      hard      0.00
1
icc2_shell> # Special Clock net all Rules
icc2_shell> report_clock_routing_rules
****************************************
 Report : clock routing rules
 Design : SYSTEM_TOP
 Date   : Sun Sep  7 15:12:30 2025
****************************************
   Design Base; Net Type: sink;     Rule: default rule; Min Layer: M2; Max Layer: M7
   Design Base; Net Type: internal; Rule: clk_network_NDR; Min Layer: M2; Max Layer: M7
   Design Base; Net Type: root;     Rule: clk_network_NDR; Min Layer: M2; Max Layer: M7

icc2_shell> # ================================================ #
icc2_shell> # ================== DRC/Options ================= #
icc2_shell> # ================================================ #
icc2_shell> set_max_transition -clock_path 0.100 [get_clocks ]
1
icc2_shell> # since the design has 338 flops increased the max_fanout to prevent too many buffer levels
icc2_shell> set_app_options -as_user_default -list {cts.common.max_fanout 40}
cts.common.max_fanout 40
icc2_shell> #set_app_options -name clock_opt.hold.effort -value high
icc2_shell> #set_app_options -name plan.budget.hold_buffer_margin -value 0.05
icc2_shell> set_app_options -name cts.common.user_instance_name_prefix -value "CTS_"
cts.common.user_instance_name_prefix CTS_
icc2_shell> # ================================================ #
icc2_shell> # ====================== CRP ===================== #
icc2_shell> # ================================================ #
icc2_shell> # --- To reduce On-Chip Variation (OCV) effects, clock trees try to share as many buffers as possible.
icc2_shell> set_app_options -name time.remove_clock_reconvergence_pessimism -value true
time.remove_clock_reconvergence_pessimism true
icc2_shell> report_clock_settings
****************************************
 Report : clock settings
 Design : SYSTEM_TOP_cts
 Date   : Sun Sep  7 15:12:30 2025
****************************************


======================================
Configurations 
======================================

##Global
  Corner = default
    Max transition: 0.500
    Max capacitance: 600.000
    Target skew: 0 (default)
    Target latency: Not specified

##FUN_REF_CLK
  Corner = default
    Max transition: 0.100
    Max capacitance: 600.000
    Target skew: 0.010
    Target latency: 0.500

##FUN_UART_CLK
  Corner = default
    Max transition: 0.100
    Max capacitance: 600.000
    Target skew: 0.200
    Target latency: 0.000

##FUN_TX_CLK
  Corner = default
    Max transition: 0.100
    Max capacitance: 600.000

##FUN_RX_CLK
  Corner = default
    Max transition: 0.100
    Max capacitance: 600.000

##ALU_CLK
  Corner = default
    Max transition: 0.100
    Max capacitance: 600.000

##SCAN_CLK
  Corner = default
    Max transition: 0.100
    Max capacitance: 600.000
    Target skew: 0 (default)
    Target latency: Not specified


======================================
Routing Rules 
======================================

##Global
Routing rule for sink nets: Default Min Layer:M2 Max Layer:M7
Routing rule for internal nets: clk_network_NDR  Min Layer:M2 Max Layer:M7
Routing rule for root nets: clk_network_NDR  Min Layer:M2 Max Layer:M7
Routing rule for all nets: Not specified
Net-based routing rules (by set_clock_routing_rule): Not specified
Net-based routing rules (by set_routing_rule): Not specified

##FUN_REF_CLK
Routing rule for sink nets: Not specified
Routing rule for internal nets: Not specified
Routing rule for root nets: Not specified
Routing rule for all nets: Not specified
Net-based routing rules (by set_clock_routing_rule): Not specified
Net-based routing rules (by set_routing_rule): Not specified

##FUN_UART_CLK
Routing rule for sink nets: Not specified
Routing rule for internal nets: Not specified
Routing rule for root nets: Not specified
Routing rule for all nets: Not specified
Net-based routing rules (by set_clock_routing_rule): Not specified
Net-based routing rules (by set_routing_rule): Not specified

##SCAN_CLK
Routing rule for sink nets: Not specified
Routing rule for internal nets: Not specified
Routing rule for root nets: Not specified
Routing rule for all nets: Not specified
Net-based routing rules (by set_clock_routing_rule): Not specified
Net-based routing rules (by set_routing_rule): Not specified


======================================
Buffers and Inverters 
======================================

##Buffers
Name                                   Area      Max Transition       Max Load
------------------------------------------------------------------------------
saed90nm_m/DELLN1X2                  14.746               1.024        416.000
saed90nm_m/DELLN2X2                  15.667               1.024        416.000
saed90nm_m/DELLN3X2                  22.118               1.024        416.000
saed90nm_m/NBUFFX16                  26.726               1.024         48.000
saed90nm_m/NBUFFX32                  55.296               2.048        768.000
saed90nm_m/NBUFFX4                   10.138               1.024         48.000
saed90nm_m/AOBUFX1                   22.118               1.024        208.000
saed90nm_m/AOBUFX2                   22.118               1.024        416.000
saed90nm_m/AOBUFX4                   27.648               1.024        832.000

##Inverters
Name                                   Area      Max Transition       Max Load
------------------------------------------------------------------------------
saed90nm_m/IBUFFX16                  31.334               1.024       3328.000
saed90nm_m/IBUFFX2                   10.138               1.024        416.000
saed90nm_m/IBUFFX32                  56.218               1.024       6656.000
saed90nm_m/IBUFFX4                   12.902               1.024        832.000
saed90nm_m/IBUFFX8                   18.432               1.024       1664.000
saed90nm_m/INVX1                      6.451               1.024        208.000
saed90nm_m/INVX16                    25.805               1.024       3328.000
saed90nm_m/INVX2                      6.451               1.024        416.000
saed90nm_m/INVX32                    47.002               1.024       6656.000
saed90nm_m/INVX4                      9.216               1.024        832.000
saed90nm_m/INVX8                     14.746               1.024       1664.000
saed90nm_m/AOINVX1                   22.118               1.024        208.000
saed90nm_m/AOINVX2                   22.118               1.024        416.000
saed90nm_m/AOINVX4                   18.432               1.024        832.000


======================================
Spacing Rules 
======================================

##By design
No by design spacing rule is specified

##By clock
No by clock spacing rule is specified

##By libcell
No by libcell spacing rule is specified

##By clock and libcell
No by clock and libcell spacing rule is specified
1
icc2_shell> set_app_options -list {clock_opt.hold.effort {high}}
icc2_shell> set_app_options -list {opt.timing.effort {high}}
icc2_shell> clock_opt -from build_clock -to build_clock
Use advanced legalizer engine : 0
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (2589600 2576800)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2

Running clock synthesis step.

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (2589600 2576800)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
remove buffers/inverters in clock FUN_REF_CLK and its generated clocks:
  no buffer or inverter has been removed
remove buffers/inverters in clock FUN_UART_CLK and its generated clocks:
  no buffer or inverter has been removed
remove buffers/inverters in clock SCAN_CLK:
  no buffer or inverter has been removed

No buffer or inverter has been removed.
Remove clock trees finished successfully
synthesize_clock_trees
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   default      (Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 3 master clocks and 3 generated clocks. (CTS-107)
Information: Clock derating is disabled

CTS related app options set by user:
   cts.common.max_fanout = 40
   cts.common.user_instance_name_prefix = CTS_

Buffer/Inverter reference list for clock tree synthesis:
   saed90nm_m/DELLN1X2
   saed90nm_m/DELLN2X2
   saed90nm_m/DELLN3X2
   saed90nm_m/NBUFFX16
   saed90nm_m/NBUFFX32
   saed90nm_m/NBUFFX4
   saed90nm_m/AOBUFX1
   saed90nm_m/AOBUFX2
   saed90nm_m/AOBUFX4
   saed90nm_m/IBUFFX16
   saed90nm_m/IBUFFX2
   saed90nm_m/IBUFFX32
   saed90nm_m/IBUFFX4
   saed90nm_m/IBUFFX8
   saed90nm_m/INVX1
   saed90nm_m/INVX16
   saed90nm_m/INVX2
   saed90nm_m/INVX32
   saed90nm_m/INVX4
   saed90nm_m/INVX8
   saed90nm_m/AOINVX1
   saed90nm_m/AOINVX2
   saed90nm_m/AOINVX4

ICG reference list:
   saed90nm_max_cg/CGLPPSX4

Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (2589600 2576800)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
CTS NDR rule list:
   Design Base; Net Type: sink;     Rule: default rule; Min Layer: M2; Max Layer: M7
   Design Base; Net Type: internal; Rule: clk_network_NDR; Min Layer: M2; Max Layer: M7
   Design Base; Net Type: root;     Rule: clk_network_NDR; Min Layer: M2; Max Layer: M7

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.11 sec, cpu time is 0 hr : 0 min : 0.11 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Use advanced legalizer engine : 0
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 87 total shapes.
Cached 708 vias out of 5804 total vias.
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
 Inserted 3 buffer(s)/inverter(s) to separate data paths from clock trees.

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.08 sec, cpu time is 0 hr : 0 min : 0.08 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Information: The stitching and editing of coupling caps is turned OFF for design 'SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2070, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 7, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 2. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Inst 'U0_CLK_GATE/U0_CGLPPSX4' did not get relocated
Inst 'U0_MUX2x1/U2' did not get relocated
Information: Relocated the clock cell 'U3_MUX2x1/U2' from (77.20, 44.56) to (55.44, 234.64). (CTS-106)
Inst 'RX_CLK_DIV/U32' did not get relocated
Inst 'RX_CLK_DIV/div_clk_reg' did not get relocated
Information: Relocated the clock cell 'U2_MUX2x1/U2' from (126.16, 38.80) to (235.28, 177.04). (CTS-106)
Inst 'TX_CLK_DIV/U33' did not get relocated
Inst 'TX_CLK_DIV/div_clk_reg' did not get relocated
Inst 'U1_MUX2x1/U2' did not get relocated
A total of 2 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.09 sec, cpu time is 0 hr : 0 min : 0.09 sec. (CTS-104)
Information: The run time for enable resynthesis is 0 hr : 0 min : 0.09 sec, cpu time is 0 hr : 0 min : 0.09 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2070, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 10, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 2. (TIM-112)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = U0_CLK_GATE/GATED_CLK
 Clocks:
     FUN_REF_CLK (default)
 Design rule constraints:
     max transition  = 0.100000
     max capacitance = 600.000000
 Number of load sinks = 17
 Number of ignore points = 0
Information: Exception 'timing' is applied on 'U0_CLK_GATE/GATED_CLK'. (CTS-062)
Information: Exception 'timing' is applied on 'U0_CLK_GATE/GATED_CLK'. (CTS-062)
Information: Exception 'timing' is applied on 'U0_CLK_GATE/GATED_CLK'. (CTS-062)
-------------------------------------------------------------
 Gate level 3 clock tree synthesis
 driving pin = U0_CLK_GATE/U0_CGLPPSX4/GCLK
 Clocks:
     FUN_REF_CLK (default)
 Design rule constraints:
     max transition  = 0.100000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
Information: Exception 'timing' is applied on 'U0_CLK_GATE/GATED_CLK'. (CTS-062)
Information: Exception 'timing' is applied on 'U0_CLK_GATE/GATED_CLK'. (CTS-062)
Information: Exception 'timing' is applied on 'U0_CLK_GATE/GATED_CLK'. (CTS-062)
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = U0_MUX2x1/U2/Q
 Clocks:
     FUN_REF_CLK (default)
 Design rule constraints:
     max transition  = 0.100000
     max capacitance = 600.000000
 Number of load sinks = 235
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.674095/__ min r/f: 0.674095/__) : skew = 0.000000 : U0_CLK_GATE/U0_CGLPPSX4/CLK
 Added 54 Repeaters. Built 10 Repeater Levels
 Phase delay: U0_MUX2x1/U2/IN2 : (4.701 3.884) : skew = 0.817
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = FUN_REF_CLK
 Clocks:
     FUN_REF_CLK (default)
 Design rule constraints:
     max transition  = 0.100000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 4.700642/__ min r/f: 3.884125/__) : skew = 0.816517 : U0_MUX2x1/U2/IN2
-------------------------------------------------------------
 Gate level 6 clock tree synthesis
 driving pin = U3_MUX2x1/U2/Q
 Clocks:
     FUN_UART_CLK (default)
 Design rule constraints:
     max transition  = 0.100000
     max capacitance = 600.000000
 Number of load sinks = 28
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 5 clock tree synthesis
 driving pin = U2_MUX2x1/U2/Q
 Clocks:
     FUN_UART_CLK (default)
 Design rule constraints:
     max transition  = 0.100000
     max capacitance = 600.000000
 Number of load sinks = 38
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 5 clock tree synthesis
 driving pin = RX_CLK_DIV/o_div_clk
 Clocks:
     FUN_UART_CLK (default)
 Design rule constraints:
     max transition  = 0.100000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
Information: Exception 'timing' is applied on 'RX_CLK_DIV/o_div_clk'. (CTS-062)
Information: Exception 'timing' is applied on 'RX_CLK_DIV/o_div_clk'. (CTS-062)
Information: Exception 'timing' is applied on 'RX_CLK_DIV/o_div_clk'. (CTS-062)
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.594444/__ min r/f: 0.594444/__) : skew = 0.000000 : U3_MUX2x1/U2/IN2
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = TX_CLK_DIV/o_div_clk
 Clocks:
     FUN_UART_CLK (default)
 Design rule constraints:
     max transition  = 0.100000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
Information: Exception 'timing' is applied on 'TX_CLK_DIV/o_div_clk'. (CTS-062)
Information: Exception 'timing' is applied on 'TX_CLK_DIV/o_div_clk'. (CTS-062)
Information: Exception 'timing' is applied on 'TX_CLK_DIV/o_div_clk'. (CTS-062)
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.696983/__ min r/f: 0.694790/__) : skew = 0.002193 : U2_MUX2x1/U2/IN2
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = RX_CLK_DIV/U32/Q
 Clocks:
     FUN_UART_CLK (default)
 Design rule constraints:
     max transition  = 0.100000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
Information: Exception 'timing' is applied on 'RX_CLK_DIV/o_div_clk'. (CTS-062)
Information: Exception 'timing' is applied on 'RX_CLK_DIV/o_div_clk'. (CTS-062)
Information: Exception 'timing' is applied on 'RX_CLK_DIV/o_div_clk'. (CTS-062)
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.594444/__ min r/f: 0.594444/__) : skew = 0.000000 : U3_MUX2x1/U2/IN2
-------------------------------------------------------------
 Gate level 3 clock tree synthesis
 driving pin = TX_CLK_DIV/U33/Q
 Clocks:
     FUN_UART_CLK (default)
 Design rule constraints:
     max transition  = 0.100000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
Information: Exception 'timing' is applied on 'TX_CLK_DIV/o_div_clk'. (CTS-062)
Information: Exception 'timing' is applied on 'TX_CLK_DIV/o_div_clk'. (CTS-062)
Information: Exception 'timing' is applied on 'TX_CLK_DIV/o_div_clk'. (CTS-062)
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.696983/__ min r/f: 0.694790/__) : skew = 0.002193 : U2_MUX2x1/U2/IN2
-------------------------------------------------------------
 Gate level 3 clock tree synthesis
 driving pin = RX_CLK_DIV/div_clk_reg/Q
 Clocks:
     FUN_UART_CLK (default)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 2
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.963516/__ min r/f: 0.963516/__) : skew = 0.000000 : RX_CLK_DIV/U32/IN2
-------------------------------------------------------------
 Gate level 3 clock tree synthesis
 driving pin = TX_CLK_DIV/div_clk_reg/Q
 Clocks:
     FUN_UART_CLK (default)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 2
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 1.111794/__ min r/f: 1.109600/__) : skew = 0.002193 : TX_CLK_DIV/U33/IN2
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = U1_MUX2x1/U2/Q
 Clocks:
     FUN_UART_CLK (default)
 Design rule constraints:
     max transition  = 0.100000
     max capacitance = 600.000000
 Number of load sinks = 18
 Number of ignore points = 0
 Number of gates with existing phase delay = 4
    1. Phase delay = (max r/f: 2.107048/__ min r/f: 2.105942/__) : skew = 0.001106 : TX_CLK_DIV/div_clk_reg/CLK
    2. Phase delay = (max r/f: 1.915703/__ min r/f: 1.915703/__) : skew = 0.000000 : RX_CLK_DIV/div_clk_reg/CLK
    3. Phase delay = (max r/f: 1.209106/__ min r/f: 1.208000/__) : skew = 0.001106 : TX_CLK_DIV/U33/IN1
    4. Phase delay = (max r/f: 1.028728/__ min r/f: 1.028728/__) : skew = 0.000000 : RX_CLK_DIV/U32/IN1
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = FUN_UART_CLK
 Clocks:
     FUN_UART_CLK (default)
 Design rule constraints:
     max transition  = 0.100000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 2.814674/__ min r/f: 0.535622/__) : skew = 2.279053 : U1_MUX2x1/U2/IN2
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 1.11 sec, cpu time is 0 hr : 0 min : 1.11 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
There are 3 buffers and 54 inverters added (total area 2703.97) by Clock Tree Synthesis.
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
Information: The net parasitics of block SYSTEM_TOP are cleared. (TIM-123)
Total number of global routed clock nets: 66
Information: The run time for clock net global routing is 0 hr : 0 min : 0.28 sec, cpu time is 0 hr : 0 min : 0.27 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design'. (TIM-125)
Information: Design SYSTEM_TOP_cts has 2126 nets, 66 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'SYSTEM_TOP'. (NEX-022)
Information: Design Average RC for design SYSTEM_TOP_cts  (NEX-011)
Information: r = 0.562500 ohm/um, via_r = 0.900000 ohm/cut, c = 0.104285 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.564812 ohm/um, via_r = 0.900000 ohm/cut, c = 0.090167 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2124, routed nets = 66, across physical hierarchy nets = 0, parasitics cached nets = 67, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 2. (TIM-112)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: FUN_REF_CLK mode: default root: FUN_REF_CLK

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: FUN_REF_CLK, Mode: default, Root: FUN_REF_CLK
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.8209; ID = 4.7946; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 2538.0864; ClockCellArea = 74572.9297; Clock = FUN_REF_CLK; Mode = default; Corner = default; ClockRoot = FUN_REF_CLK. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: FUN_REF_CLK, Mode: default, Root: FUN_REF_CLK
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.8209; ID = 4.7946; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 2538.0864; ClockCellArea = 74572.9297; Clock = FUN_REF_CLK; Mode = default; Corner = default; ClockRoot = FUN_REF_CLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
-------------------------------------------------------------
Fixing clock: FUN_UART_CLK mode: default root: FUN_UART_CLK

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: FUN_UART_CLK, Mode: default, Root: FUN_UART_CLK
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 2.2754; ID = 2.8797; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 0.0000; ClockCellArea = 144121.2969; Clock = FUN_UART_CLK; Mode = default; Corner = default; ClockRoot = FUN_UART_CLK. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: FUN_UART_CLK, Mode: default, Root: FUN_UART_CLK
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 2.2754; ID = 2.8797; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 0.0000; ClockCellArea = 144121.2969; Clock = FUN_UART_CLK; Mode = default; Corner = default; ClockRoot = FUN_UART_CLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
-------------------------------------------------------------
Optimizing clock tree
clock: FUN_REF_CLK mode: default root: FUN_REF_CLK
Clock QoR Before Optimization:
Clock: FUN_REF_CLK, Mode: default, Root: FUN_REF_CLK
Information: CTS QoR Pre Optimization: GlobalSkew = 0.8209; ID = 4.7946; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 2538.0864; ClockCellArea = 74572.9297; Clock = FUN_REF_CLK; Mode = default; Corner = default; ClockRoot = FUN_REF_CLK. (CTS-037)

Begin Network Flow Based Optimization:
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
Default network flow optimizer made 28 successful improvements out of 35 iterations
Resized 23, relocated 1, deleted 0, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 0.32 sec, cpu time is 0 hr : 0 min : 0.32 sec.
Ran incremental ZGR 31 time(s) for 61 net(s) and restored ZGR 2 time(s) for 4 net(s)
Clock Qor After Network Flow Optimization:
Clock: FUN_REF_CLK, Mode: default, Root: FUN_REF_CLK
Information: CTS QoR Post Optimization: GlobalSkew = 0.0261; ID = 1.5464; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 1858.8672; ClockCellArea = 73895.5547; Clock = FUN_REF_CLK; Mode = default; Corner = default; ClockRoot = FUN_REF_CLK. (CTS-037)

Begin Layer Optimization:

Beginning layer optimization ...
Clock FUN_REF_CLK: 56 nets unchanged because there is no cap variation on their layers
All clocks: total net count: 56
All clocks: total committed/restored net count: 0/0
All clocks: total count of nets with two layers: 0 (skipped)
All clocks: total count of nets with unchanged layers: 56

Ending layer optimization ...

The elapsed time for layer optimization is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Layer Optimization:
Clock: FUN_REF_CLK, Mode: default, Root: FUN_REF_CLK
Information: CTS QoR Post Optimization: GlobalSkew = 0.0261; ID = 1.5464; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 1858.8672; ClockCellArea = 73895.5547; Clock = FUN_REF_CLK; Mode = default; Corner = default; ClockRoot = FUN_REF_CLK. (CTS-037)

Begin Area Recovery Buffer Removal:
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
AR: deleted 2 cell(s)
Ran incremental ZGR 22 time(s) for 23 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Removal:
Clock: FUN_REF_CLK, Mode: default, Root: FUN_REF_CLK
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0261; ID = 1.5464; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 1806.3361; ClockCellArea = 73843.0234; Clock = FUN_REF_CLK; Mode = default; Corner = default; ClockRoot = FUN_REF_CLK. (CTS-037)

Begin Area Recovery Resizing:
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
AR: resized 16 out of 54 cell(s)
Ran incremental ZGR 16 time(s) for 32 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Resizing:
Clock: FUN_REF_CLK, Mode: default, Root: FUN_REF_CLK
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0245; ID = 1.5464; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 1464.4224; ClockCellArea = 73501.1094; Clock = FUN_REF_CLK; Mode = default; Corner = default; ClockRoot = FUN_REF_CLK. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 0.38 sec, cpu time is 0 hr : 0 min : 0.38 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.72 sec, cpu time is 0 hr : 0 min : 0.72 sec.
-------------------------------------------------------------
Optimizing clock tree
clock: FUN_UART_CLK mode: default root: FUN_UART_CLK
Clock QoR Before Optimization:
Clock: FUN_UART_CLK, Mode: default, Root: FUN_UART_CLK
Information: CTS QoR Pre Optimization: GlobalSkew = 2.2754; ID = 2.8797; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 0.0000; ClockCellArea = 144121.2969; Clock = FUN_UART_CLK; Mode = default; Corner = default; ClockRoot = FUN_UART_CLK. (CTS-037)

Begin Network Flow Based Optimization:
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
Default network flow optimizer made 18 successful improvements out of 28 iterations
Resized 6, relocated 2, deleted 0, inserted 6, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 0.34 sec, cpu time is 0 hr : 0 min : 0.34 sec.
Ran incremental ZGR 33 time(s) for 64 net(s) and restored ZGR 10 time(s) for 17 net(s)
Clock Qor After Network Flow Optimization:
Clock: FUN_UART_CLK, Mode: default, Root: FUN_UART_CLK
Information: CTS QoR Post Optimization: GlobalSkew = 0.0727; ID = 2.3680; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 82.0224; ClockCellArea = 144210.6875; Clock = FUN_UART_CLK; Mode = default; Corner = default; ClockRoot = FUN_UART_CLK. (CTS-037)

Begin Layer Optimization:

Beginning layer optimization ...
Clock FUN_UART_CLK: 13 nets unchanged because there is no cap variation on their layers
All clocks: total net count: 13
All clocks: total committed/restored net count: 0/0
All clocks: total count of nets with two layers: 0 (skipped)
All clocks: total count of nets with unchanged layers: 13

Ending layer optimization ...

The elapsed time for layer optimization is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Layer Optimization:
Clock: FUN_UART_CLK, Mode: default, Root: FUN_UART_CLK
Information: CTS QoR Post Optimization: GlobalSkew = 0.0727; ID = 2.3680; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 82.0224; ClockCellArea = 144210.6875; Clock = FUN_UART_CLK; Mode = default; Corner = default; ClockRoot = FUN_UART_CLK. (CTS-037)

Begin Area Recovery Buffer Removal:
AR: deleted 0 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Removal:
Clock: FUN_UART_CLK, Mode: default, Root: FUN_UART_CLK
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0727; ID = 2.3680; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 82.0224; ClockCellArea = 144210.6875; Clock = FUN_UART_CLK; Mode = default; Corner = default; ClockRoot = FUN_UART_CLK. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 0 out of 13 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Resizing:
Clock: FUN_UART_CLK, Mode: default, Root: FUN_UART_CLK
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0727; ID = 2.3680; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 82.0224; ClockCellArea = 144210.6875; Clock = FUN_UART_CLK; Mode = default; Corner = default; ClockRoot = FUN_UART_CLK. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.35 sec, cpu time is 0 hr : 0 min : 0.35 sec.
Information: The run time for skew latency optimization is 0 hr : 0 min : 1.07 sec, cpu time is 0 hr : 0 min : 1.07 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: FUN_REF_CLK mode: default root: FUN_REF_CLK
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: FUN_REF_CLK, Mode: default, Root: FUN_REF_CLK
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0245; ID = 1.5464; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 1464.4224; ClockCellArea = 73501.1094; Clock = FUN_REF_CLK; Mode = default; Corner = default; ClockRoot = FUN_REF_CLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
-------------------------------------------------------------
Fixing clock: FUN_UART_CLK mode: default root: FUN_UART_CLK
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: FUN_UART_CLK, Mode: default, Root: FUN_UART_CLK
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0727; ID = 2.3680; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 82.0224; ClockCellArea = 144210.6875; Clock = FUN_UART_CLK; Mode = default; Corner = default; ClockRoot = FUN_UART_CLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
All together, ran incremental ZGR 102 time(s) for 180 net(s) and restoring ZGR invoked 12 time(s) for 21 net(s)
There are 6 buffers added and 2 inverters reduced by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 266 total shapes.
Cached 708 vias out of 7478 total vias.

Legalizing Top Level Design SYSTEM_TOP ... 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     61662.4         1997        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1997
number of references:                66
number of site rows:                 86
number of locations attempted:    36955
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1559 (16793 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            0.717 um ( 0.25 row height)
rms weighted cell displacement:   0.717 um ( 0.25 row height)
max cell displacement:            6.080 um ( 2.11 row height)
avg cell displacement:            0.165 um ( 0.06 row height)
avg weighted cell displacement:   0.165 um ( 0.06 row height)
number of cells moved:              118
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U0_REG_FILE/U325 (AO22X1)
  Input location: (81.04,107.92)
  Legal location: (74.96,107.92)
  Displacement:   6.080 um ( 2.11 row height)
Cell: U0_REG_FILE/U317 (AO22X1)
  Input location: (85.84,107.92)
  Legal location: (86.48,102.16)
  Displacement:   5.795 um ( 2.01 row height)
Cell: U0_REG_FILE/U335 (AO22X1)
  Input location: (85.52,113.68)
  Legal location: (85.52,119.44)
  Displacement:   5.760 um ( 2.00 row height)
Cell: U0_REG_FILE/U344 (AO22X1)
  Input location: (90.96,107.92)
  Legal location: (95.44,110.8)
  Displacement:   5.326 um ( 1.85 row height)
Cell: U0_REG_FILE/U333 (AO22X1)
  Input location: (112.4,76.24)
  Legal location: (117.2,76.24)
  Displacement:   4.800 um ( 1.67 row height)
Cell: U0_REG_FILE/U70 (AO22X1)
  Input location: (108.24,87.76)
  Legal location: (113.04,87.76)
  Displacement:   4.800 um ( 1.67 row height)
Cell: U0_REG_FILE/U398 (NAND2X2)
  Input location: (80.72,110.8)
  Legal location: (75.92,110.8)
  Displacement:   4.800 um ( 1.67 row height)
Cell: U0_REG_FILE/U53 (AO22X1)
  Input location: (107.28,76.24)
  Legal location: (103.76,73.36)
  Displacement:   4.548 um ( 1.58 row height)
Cell: U0_REG_FILE/U345 (AO221X1)
  Input location: (90.96,113.68)
  Legal location: (95.44,113.68)
  Displacement:   4.480 um ( 1.56 row height)
Cell: U0_REG_FILE/U273 (AO22X1)
  Input location: (106.32,82)
  Legal location: (103.76,79.12)
  Displacement:   3.853 um ( 1.34 row height)

 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 0.24 sec, cpu time is 0 hr : 0 min : 0.24 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 69 flat clock tree nets.
There are 72 non-sink instances (total area 1903.10) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 9 buffers and 52 inverters (total area 1712.33).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:03.10u 00:00:00.00s 00:00:03.12e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
1

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (2589600 2576800)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Use advanced legalizer engine : 0
Information: Current block utilization is '0.48780', effective utilization is '0.49254'. (OPT-055)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2128, routed nets = 70, across physical hierarchy nets = 0, parasitics cached nets = 120, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 4. (TIM-112)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:17:14     0.000     0.000 30371.328     0.000     0.000       174       240         0     0.000       460 



Information: Running auto PG connection. (NDM-099)
1
icc2_shell> #report_clock_qor -type summary
icc2_shell> clock_opt -from route_clock -to route_clock
Use advanced legalizer engine : 0
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (2589600 2576800)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2

Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   73  Alloctr   74  Proc 1665 
GR will route in ATREE-style.
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        off                 
global.global_route_topology_style                      :        1                   
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,268.96,267.68)
Number of routing layers = 9
layer M1, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Ver, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Hor, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Ver, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   74  Alloctr   75  Proc 1665 
Net statistics:
Total number of nets     = 2130
Number of nets to route  = 70
Number of nets with min-layer-mode soft = 69
Number of nets with min-layer-mode soft-cost-medium = 69
Number of nets with max-layer-mode hard = 69
72 nets are fully connected,
 of which 2 are detail routed and 70 are global routed.
59 nets have non-default rule clk_network_NDR
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   75  Alloctr   75  Proc 1665 
Average gCell capacity  1.16     on layer (1)    M1
Average gCell capacity  8.63     on layer (2)    M2
Average gCell capacity  4.22     on layer (3)    M3
Average gCell capacity  4.23     on layer (4)    M4
Average gCell capacity  2.13     on layer (5)    M5
Average gCell capacity  2.12     on layer (6)    M6
Average gCell capacity  0.99     on layer (7)    M7
Average gCell capacity  0.34     on layer (8)    M8
Average gCell capacity  0.22     on layer (9)    M9
Average number of tracks per gCell 9.05  on layer (1)    M1
Average number of tracks per gCell 9.11  on layer (2)    M2
Average number of tracks per gCell 4.54  on layer (3)    M3
Average number of tracks per gCell 4.57  on layer (4)    M4
Average number of tracks per gCell 2.28  on layer (5)    M5
Average number of tracks per gCell 2.29  on layer (6)    M6
Average number of tracks per gCell 1.15  on layer (7)    M7
Average number of tracks per gCell 0.78  on layer (8)    M8
Average number of tracks per gCell 0.58  on layer (9)    M9
Number of gCells = 77004
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   76  Alloctr   76  Proc 1665 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   76  Alloctr   76  Proc 1665 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   76  Alloctr   76  Proc 1665 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   76  Alloctr   76  Proc 1665 
Initial. Routing result:
Initial. Both Dirs: Overflow =    11 Max = 3 GRCs =     7 (0.04%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =    11 Max = 3 (GRCs =  3) GRCs =     7 (0.08%)
Initial. M1         Overflow =     9 Max = 3 (GRCs =  2) GRCs =     4 (0.05%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     2 Max = 3 (GRCs =  1) GRCs =     3 (0.04%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 8497.48
Initial. Layer M1 wire length = 102.66
Initial. Layer M2 wire length = 337.52
Initial. Layer M3 wire length = 4249.44
Initial. Layer M4 wire length = 3487.50
Initial. Layer M5 wire length = 290.75
Initial. Layer M6 wire length = 29.61
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 1674
Initial. Via VIA12C count = 477
Initial. Via VIA23C count = 477
Initial. Via VIA34C count = 653
Initial. Via VIA45C count = 53
Initial. Via VIA56C count = 14
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   76  Alloctr   76  Proc 1665 
phase1. Routing result:
phase1. Both Dirs: Overflow =     9 Max = 3 GRCs =     6 (0.04%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     9 Max = 3 (GRCs =  2) GRCs =     6 (0.07%)
phase1. M1         Overflow =     9 Max = 3 (GRCs =  2) GRCs =     4 (0.05%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.02%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 8502.80
phase1. Layer M1 wire length = 102.66
phase1. Layer M2 wire length = 340.24
phase1. Layer M3 wire length = 4250.66
phase1. Layer M4 wire length = 3488.89
phase1. Layer M5 wire length = 290.75
phase1. Layer M6 wire length = 29.61
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 1675
phase1. Via VIA12C count = 477
phase1. Via VIA23C count = 478
phase1. Via VIA34C count = 653
phase1. Via VIA45C count = 53
phase1. Via VIA56C count = 14
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   76  Alloctr   76  Proc 1665 
phase2. Routing result:
phase2. Both Dirs: Overflow =     9 Max = 3 GRCs =     4 (0.02%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     9 Max = 3 (GRCs =  2) GRCs =     4 (0.05%)
phase2. M1         Overflow =     9 Max = 3 (GRCs =  2) GRCs =     4 (0.05%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 8502.80
phase2. Layer M1 wire length = 102.66
phase2. Layer M2 wire length = 340.24
phase2. Layer M3 wire length = 4250.66
phase2. Layer M4 wire length = 3488.89
phase2. Layer M5 wire length = 290.75
phase2. Layer M6 wire length = 29.61
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 1675
phase2. Via VIA12C count = 477
phase2. Via VIA23C count = 478
phase2. Via VIA34C count = 653
phase2. Via VIA45C count = 53
phase2. Via VIA56C count = 14
phase2. Via VIA67C count = 0
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   76  Alloctr   76  Proc 1665 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  2.79 %
Peak    vertical track utilization   = 83.33 %
Average horizontal track utilization =  1.97 %
Peak    horizontal track utilization = 61.54 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   75  Alloctr   76  Proc 1665 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[GR: Done] Total (MB): Used   75  Alloctr   76  Proc 1665 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   73  Alloctr   74  Proc 1665 

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   70  Alloctr   70  Proc 1665 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 241 of 1773


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   70  Alloctr   71  Proc 1665 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   70  Alloctr   71  Proc 1665 

Number of wires with overlap after iteration 1 = 30 of 1574


Wire length and via report:
---------------------------
Number of M1 wires: 15           POLYCON: 0
Number of M2 wires: 450                  VIA12C: 477
Number of M3 wires: 693                  VIA23C: 487
Number of M4 wires: 380                  VIA34C: 615
Number of M5 wires: 32           VIA45C: 53
Number of M6 wires: 4            VIA56C: 6
Number of M7 wires: 0            VIA67C: 0
Number of M8 wires: 0            VIA78C: 0
Number of M9 wires: 0            VIA89C: 0
Total number of wires: 1574              vias: 1638

Total M1 wire length: 6.0
Total M2 wire length: 486.7
Total M3 wire length: 4317.6
Total M4 wire length: 3279.8
Total M5 wire length: 297.9
Total M6 wire length: 15.4
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total wire length: 8403.4

Longest M1 wire length: 0.6
Longest M2 wire length: 15.4
Longest M3 wire length: 216.6
Longest M4 wire length: 119.5
Longest M5 wire length: 44.8
Longest M6 wire length: 5.8
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   69  Alloctr   70  Proc 1665 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   75  Alloctr   76  Proc 1665 
Total number of nets = 2130, of which 0 are not extracted
Total number of open nets = 2058, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/100 Partitions, Violations =  0
Routed  2/100 Partitions, Violations =  0
Routed  3/100 Partitions, Violations =  0
Routed  4/100 Partitions, Violations =  0
Routed  5/100 Partitions, Violations =  0
Routed  6/100 Partitions, Violations =  0
Routed  7/100 Partitions, Violations =  0
Routed  8/100 Partitions, Violations =  2
Routed  9/100 Partitions, Violations =  2
Routed  10/100 Partitions, Violations = 2
Routed  11/100 Partitions, Violations = 2
Routed  12/100 Partitions, Violations = 0
Routed  13/100 Partitions, Violations = 0
Routed  14/100 Partitions, Violations = 0
Routed  15/100 Partitions, Violations = 0
Routed  16/100 Partitions, Violations = 0
Routed  17/100 Partitions, Violations = 0
Routed  18/100 Partitions, Violations = 4
Routed  19/100 Partitions, Violations = 4
Routed  20/100 Partitions, Violations = 4
Routed  21/100 Partitions, Violations = 4
Routed  22/100 Partitions, Violations = 4
Routed  23/100 Partitions, Violations = 4
Routed  24/100 Partitions, Violations = 11
Routed  25/100 Partitions, Violations = 13
Routed  26/100 Partitions, Violations = 13
Routed  27/100 Partitions, Violations = 13
Routed  28/100 Partitions, Violations = 13
Routed  29/100 Partitions, Violations = 13
Routed  30/100 Partitions, Violations = 13
Routed  31/100 Partitions, Violations = 10
Routed  32/100 Partitions, Violations = 1
Routed  33/100 Partitions, Violations = 1
Routed  34/100 Partitions, Violations = 1
Routed  35/100 Partitions, Violations = 1
Routed  37/100 Partitions, Violations = 1
Routed  38/100 Partitions, Violations = 1
Routed  39/100 Partitions, Violations = 1
Routed  40/100 Partitions, Violations = 2
Routed  41/100 Partitions, Violations = 2
Routed  42/100 Partitions, Violations = 2
Routed  43/100 Partitions, Violations = 2
Routed  44/100 Partitions, Violations = 2
Routed  45/100 Partitions, Violations = 2
Routed  47/100 Partitions, Violations = 2
Routed  49/100 Partitions, Violations = 1
Routed  50/100 Partitions, Violations = 1
Routed  51/100 Partitions, Violations = 1
Routed  52/100 Partitions, Violations = 3
Routed  53/100 Partitions, Violations = 3
Routed  54/100 Partitions, Violations = 3
Routed  57/100 Partitions, Violations = 3
Routed  58/100 Partitions, Violations = 3
Routed  59/100 Partitions, Violations = 3
Routed  60/100 Partitions, Violations = 3
Routed  61/100 Partitions, Violations = 3
Routed  62/100 Partitions, Violations = 1
Routed  63/100 Partitions, Violations = 1
Routed  66/100 Partitions, Violations = 1
Routed  67/100 Partitions, Violations = 1
Routed  68/100 Partitions, Violations = 1
Routed  69/100 Partitions, Violations = 1
Routed  70/100 Partitions, Violations = 1
Routed  71/100 Partitions, Violations = 1
Routed  72/100 Partitions, Violations = 1
Routed  74/100 Partitions, Violations = 1
Routed  75/100 Partitions, Violations = 1
Routed  76/100 Partitions, Violations = 1
Routed  77/100 Partitions, Violations = 1
Routed  78/100 Partitions, Violations = 1
Routed  79/100 Partitions, Violations = 1
Routed  81/100 Partitions, Violations = 1
Routed  82/100 Partitions, Violations = 1
Routed  83/100 Partitions, Violations = 1
Routed  84/100 Partitions, Violations = 1
Routed  87/100 Partitions, Violations = 1
Routed  88/100 Partitions, Violations = 1
Routed  89/100 Partitions, Violations = 1
Routed  92/100 Partitions, Violations = 1
Routed  93/100 Partitions, Violations = 1
Routed  94/100 Partitions, Violations = 1
Routed  96/100 Partitions, Violations = 1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Diff net var rule spacing : 1

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 0] Total (MB): Used   84  Alloctr   85  Proc 1665 

End DR iteration 0 with 100 parts

Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:00 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 1] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 1] Total (MB): Used   84  Alloctr   85  Proc 1665 

End DR iteration 1 with 1 parts

Finish DR since reached 0 DRC

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   69  Alloctr   70  Proc 1665 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   69  Alloctr   70  Proc 1665 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    8413 micron
Total Number of Contacts =             1613
Total Number of Wires =                1559
Total Number of PtConns =              220
Total Number of Routed Wires =       1559
Total Routed Wire Length =           8376 micron
Total Number of Routed Contacts =       1613
        Layer          M1 :          6 micron
        Layer          M2 :        552 micron
        Layer          M3 :       4290 micron
        Layer          M4 :       3231 micron
        Layer          M5 :        320 micron
        Layer          M6 :         15 micron
        Layer          M7 :          0 micron
        Layer          M8 :          0 micron
        Layer          M9 :          0 micron
        Via        VIA56C :          6
        Via        VIA45C :         12
        Via   VIA45C(rot) :         45
        Via        VIA34C :        588
        Via   VIA23C(rot) :        485
        Via        VIA12C :        335
        Via   VIA12C(rot) :          1
        Via        VIA12B :        141

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 1613 vias)
 
    Layer VIA1       =  0.00% (0      / 477     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (477     vias)
    Layer VIA2       =  0.00% (0      / 485     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (485     vias)
    Layer VIA3       =  0.00% (0      / 588     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (588     vias)
    Layer VIA4       =  0.00% (0      / 57      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (57      vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 
  Total double via conversion rate    =  0.00% (0 / 1613 vias)
 
    Layer VIA1       =  0.00% (0      / 477     vias)
    Layer VIA2       =  0.00% (0      / 485     vias)
    Layer VIA3       =  0.00% (0      / 588     vias)
    Layer VIA4       =  0.00% (0      / 57      vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 1613 vias)
 
    Layer VIA1       =  0.00% (0      / 477     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (477     vias)
    Layer VIA2       =  0.00% (0      / 485     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (485     vias)
    Layer VIA3       =  0.00% (0      / 588     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (588     vias)
    Layer VIA4       =  0.00% (0      / 57      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (57      vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 

Total number of nets = 2130
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block SYSTEM_TOP are cleared. (TIM-123)
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
route.global.global_route_topology_style 0
Information: The stitching and editing of coupling caps is turned OFF for design 'SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design'. (TIM-125)
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
Information: Design SYSTEM_TOP_cts has 2130 nets, 0 global routed, 70 detail routed. (NEX-024)
Information: The stitching and editing of coupling caps is turned OFF for design 'SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design'. (TIM-125)
Information: The RC mode used is CTO for design 'SYSTEM_TOP'. (NEX-022)
Information: Design Average RC for design SYSTEM_TOP_cts  (NEX-011)
Information: r = 0.562500 ohm/um, via_r = 0.900000 ohm/cut, c = 0.104189 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.564841 ohm/um, via_r = 0.900000 ohm/cut, c = 0.090082 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2128, routed nets = 70, across physical hierarchy nets = 0, parasitics cached nets = 71, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 2. (TIM-112)

Mode:default          Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
FUN_REF_CLK  Yes     0.3702  0.3702  1.5413  1.5413   default
FUN_UART_CLK Yes     0.6075  0.6075  2.2943  2.2943   default
FUN_TX_CLK   Yes     0.1042  0.1042  0.6050  0.6050   default
FUN_RX_CLK   Yes     0.1044  0.1044  0.6302  0.6302   default
ALU_CLK      Yes     0.0000  0.0000  0.0000  0.0000   default
SCAN_CLK     Yes         --      --      --      --   default


Information: Running auto PG connection. (NDM-099)
1
icc2_shell> clock_opt -from route_clock -to final_opto
Use advanced legalizer engine : 0
Information: The stitching and editing of coupling caps is turned OFF for design 'SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (2589600 2576800)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2

Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   73  Alloctr   74  Proc 1665 
GR will route in ATREE-style.
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        off                 
global.global_route_topology_style                      :        1                   
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,268.96,267.68)
Number of routing layers = 9
layer M1, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Ver, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Hor, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Ver, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   74  Alloctr   75  Proc 1665 
Warning: No existing global route is available for reuse in incremental global routing. (ZRT-586)
Net statistics:
Total number of nets     = 2130
Number of nets to route  = 70
Number of nets with min-layer-mode soft = 69
Number of nets with min-layer-mode soft-cost-medium = 69
Number of nets with max-layer-mode hard = 69
72 nets are fully connected,
 of which 72 are detail routed and 0 are global routed.
59 nets have non-default rule clk_network_NDR
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   75  Alloctr   75  Proc 1665 
Average gCell capacity  1.16     on layer (1)    M1
Average gCell capacity  8.54     on layer (2)    M2
Average gCell capacity  4.11     on layer (3)    M3
Average gCell capacity  4.16     on layer (4)    M4
Average gCell capacity  2.12     on layer (5)    M5
Average gCell capacity  2.12     on layer (6)    M6
Average gCell capacity  0.99     on layer (7)    M7
Average gCell capacity  0.34     on layer (8)    M8
Average gCell capacity  0.22     on layer (9)    M9
Average number of tracks per gCell 9.05  on layer (1)    M1
Average number of tracks per gCell 9.11  on layer (2)    M2
Average number of tracks per gCell 4.54  on layer (3)    M3
Average number of tracks per gCell 4.57  on layer (4)    M4
Average number of tracks per gCell 2.28  on layer (5)    M5
Average number of tracks per gCell 2.29  on layer (6)    M6
Average number of tracks per gCell 1.15  on layer (7)    M7
Average number of tracks per gCell 0.78  on layer (8)    M8
Average number of tracks per gCell 0.58  on layer (9)    M9
Number of gCells = 77004
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   76  Alloctr   76  Proc 1665 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   76  Alloctr   76  Proc 1665 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   76  Alloctr   76  Proc 1665 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   76  Alloctr   76  Proc 1665 
Initial. Routing result:
Initial. Both Dirs: Overflow =     1 Max = 1 GRCs =    12 (0.07%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     1 Max = 1 (GRCs = 12) GRCs =    12 (0.14%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     1 Max = 1 (GRCs = 12) GRCs =    12 (0.14%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12C count = 0
Initial. Via VIA23C count = 0
Initial. Via VIA34C count = 0
Initial. Via VIA45C count = 0
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   76  Alloctr   76  Proc 1665 
phase1. Routing result:
phase1. Both Dirs: Overflow =     1 Max = 1 GRCs =    12 (0.07%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     1 Max = 1 (GRCs = 12) GRCs =    12 (0.14%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     1 Max = 1 (GRCs = 12) GRCs =    12 (0.14%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12C count = 0
phase1. Via VIA23C count = 0
phase1. Via VIA34C count = 0
phase1. Via VIA45C count = 0
phase1. Via VIA56C count = 0
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   76  Alloctr   76  Proc 1665 
phase2. Routing result:
phase2. Both Dirs: Overflow =     1 Max = 1 GRCs =    12 (0.07%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     1 Max = 1 (GRCs = 12) GRCs =    12 (0.14%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     1 Max = 1 (GRCs = 12) GRCs =    12 (0.14%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 0.00
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 0.00
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 0
phase2. Via VIA12C count = 0
phase2. Via VIA23C count = 0
phase2. Via VIA34C count = 0
phase2. Via VIA45C count = 0
phase2. Via VIA56C count = 0
phase2. Via VIA67C count = 0
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   76  Alloctr   76  Proc 1665 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  1.51 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  0.72 %
Peak    horizontal track utilization = 27.27 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   75  Alloctr   76  Proc 1665 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[GR: Done] Total (MB): Used   75  Alloctr   76  Proc 1665 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   73  Alloctr   74  Proc 1665 

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   70  Alloctr   70  Proc 1665 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   75  Alloctr   76  Proc 1665 
Total number of nets = 2130, of which 0 are not extracted
Total number of open nets = 2058, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/100 Partitions, Violations =  0
Routed  2/100 Partitions, Violations =  0
Routed  3/100 Partitions, Violations =  0
Routed  4/100 Partitions, Violations =  0
Routed  5/100 Partitions, Violations =  0
Routed  6/100 Partitions, Violations =  0
Routed  7/100 Partitions, Violations =  0
Routed  8/100 Partitions, Violations =  0
Routed  9/100 Partitions, Violations =  0
Routed  10/100 Partitions, Violations = 0
Routed  11/100 Partitions, Violations = 0
Routed  12/100 Partitions, Violations = 0
Routed  13/100 Partitions, Violations = 0
Routed  14/100 Partitions, Violations = 0
Routed  15/100 Partitions, Violations = 0
Routed  16/100 Partitions, Violations = 0
Routed  17/100 Partitions, Violations = 0
Routed  18/100 Partitions, Violations = 0
Routed  19/100 Partitions, Violations = 0
Routed  20/100 Partitions, Violations = 0
Routed  21/100 Partitions, Violations = 0
Routed  22/100 Partitions, Violations = 0
Routed  23/100 Partitions, Violations = 0
Routed  24/100 Partitions, Violations = 0
Routed  25/100 Partitions, Violations = 0
Routed  26/100 Partitions, Violations = 0
Routed  27/100 Partitions, Violations = 0
Routed  28/100 Partitions, Violations = 0
Routed  29/100 Partitions, Violations = 0
Routed  30/100 Partitions, Violations = 0
Routed  31/100 Partitions, Violations = 0
Routed  32/100 Partitions, Violations = 0
Routed  33/100 Partitions, Violations = 0
Routed  34/100 Partitions, Violations = 0
Routed  35/100 Partitions, Violations = 0
Routed  37/100 Partitions, Violations = 0
Routed  38/100 Partitions, Violations = 0
Routed  39/100 Partitions, Violations = 0
Routed  40/100 Partitions, Violations = 0
Routed  41/100 Partitions, Violations = 0
Routed  42/100 Partitions, Violations = 0
Routed  43/100 Partitions, Violations = 0
Routed  44/100 Partitions, Violations = 0
Routed  45/100 Partitions, Violations = 0
Routed  47/100 Partitions, Violations = 0
Routed  49/100 Partitions, Violations = 0
Routed  50/100 Partitions, Violations = 0
Routed  51/100 Partitions, Violations = 0
Routed  52/100 Partitions, Violations = 0
Routed  53/100 Partitions, Violations = 0
Routed  54/100 Partitions, Violations = 0
Routed  57/100 Partitions, Violations = 0
Routed  58/100 Partitions, Violations = 0
Routed  59/100 Partitions, Violations = 0
Routed  60/100 Partitions, Violations = 0
Routed  61/100 Partitions, Violations = 0
Routed  62/100 Partitions, Violations = 0
Routed  63/100 Partitions, Violations = 0
Routed  66/100 Partitions, Violations = 0
Routed  67/100 Partitions, Violations = 0
Routed  68/100 Partitions, Violations = 0
Routed  69/100 Partitions, Violations = 0
Routed  70/100 Partitions, Violations = 0
Routed  71/100 Partitions, Violations = 0
Routed  72/100 Partitions, Violations = 0
Routed  74/100 Partitions, Violations = 0
Routed  75/100 Partitions, Violations = 0
Routed  76/100 Partitions, Violations = 0
Routed  77/100 Partitions, Violations = 0
Routed  78/100 Partitions, Violations = 0
Routed  79/100 Partitions, Violations = 0
Routed  81/100 Partitions, Violations = 0
Routed  82/100 Partitions, Violations = 0
Routed  83/100 Partitions, Violations = 0
Routed  84/100 Partitions, Violations = 0
Routed  87/100 Partitions, Violations = 0
Routed  88/100 Partitions, Violations = 0
Routed  89/100 Partitions, Violations = 0
Routed  92/100 Partitions, Violations = 0
Routed  93/100 Partitions, Violations = 0
Routed  94/100 Partitions, Violations = 0
Routed  96/100 Partitions, Violations = 0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 0] Total (MB): Used   84  Alloctr   85  Proc 1665 

End DR iteration 0 with 100 parts

Finish DR since reached 0 DRC

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   69  Alloctr   70  Proc 1665 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   69  Alloctr   70  Proc 1665 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    8414 micron
Total Number of Contacts =             1613
Total Number of Wires =                1542
Total Number of PtConns =              220
Total Number of Routed Wires =       1542
Total Routed Wire Length =           8377 micron
Total Number of Routed Contacts =       1613
        Layer          M1 :          6 micron
        Layer          M2 :        552 micron
        Layer          M3 :       4290 micron
        Layer          M4 :       3231 micron
        Layer          M5 :        320 micron
        Layer          M6 :         15 micron
        Layer          M7 :          0 micron
        Layer          M8 :          0 micron
        Layer          M9 :          0 micron
        Via        VIA56C :          6
        Via        VIA45C :         12
        Via   VIA45C(rot) :         45
        Via        VIA34C :        588
        Via   VIA23C(rot) :        485
        Via        VIA12C :        335
        Via   VIA12C(rot) :          1
        Via        VIA12B :        141

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 1613 vias)
 
    Layer VIA1       =  0.00% (0      / 477     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (477     vias)
    Layer VIA2       =  0.00% (0      / 485     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (485     vias)
    Layer VIA3       =  0.00% (0      / 588     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (588     vias)
    Layer VIA4       =  0.00% (0      / 57      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (57      vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 
  Total double via conversion rate    =  0.00% (0 / 1613 vias)
 
    Layer VIA1       =  0.00% (0      / 477     vias)
    Layer VIA2       =  0.00% (0      / 485     vias)
    Layer VIA3       =  0.00% (0      / 588     vias)
    Layer VIA4       =  0.00% (0      / 57      vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 1613 vias)
 
    Layer VIA1       =  0.00% (0      / 477     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (477     vias)
    Layer VIA2       =  0.00% (0      / 485     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (485     vias)
    Layer VIA3       =  0.00% (0      / 588     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (588     vias)
    Layer VIA4       =  0.00% (0      / 57      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (57      vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 

Total number of nets = 2130
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block SYSTEM_TOP are cleared. (TIM-123)
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
route.global.global_route_topology_style 0
Information: The stitching and editing of coupling caps is turned OFF for design 'SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design'. (TIM-125)
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
Information: Design SYSTEM_TOP_cts has 2130 nets, 0 global routed, 70 detail routed. (NEX-024)
Information: The stitching and editing of coupling caps is turned OFF for design 'SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design'. (TIM-125)
Information: The RC mode used is CTO for design 'SYSTEM_TOP'. (NEX-022)
Information: Design Average RC for design SYSTEM_TOP_cts  (NEX-011)
Information: r = 0.562500 ohm/um, via_r = 0.900000 ohm/cut, c = 0.104189 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.564841 ohm/um, via_r = 0.900000 ohm/cut, c = 0.090082 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2128, routed nets = 70, across physical hierarchy nets = 0, parasitics cached nets = 71, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 2. (TIM-112)

Mode:default          Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
FUN_REF_CLK  Yes     0.3702  0.3702  1.5413  1.5413   default
FUN_UART_CLK Yes     0.6075  0.6075  2.2943  2.2943   default
FUN_TX_CLK   Yes     0.1042  0.1042  0.6050  0.6050   default
FUN_RX_CLK   Yes     0.1044  0.1044  0.6302  0.6302   default
ALU_CLK      Yes     0.0000  0.0000  0.0000  0.0000   default
SCAN_CLK     Yes         --      --      --      --   default


Information: The net parasitics of block SYSTEM_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design'. (TIM-125)
Information: Design SYSTEM_TOP_cts has 2130 nets, 0 global routed, 70 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'SYSTEM_TOP'. (NEX-022)
Information: Design Average RC for design SYSTEM_TOP_cts  (NEX-011)
Information: r = 0.562500 ohm/um, via_r = 0.900000 ohm/cut, c = 0.104189 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.564841 ohm/um, via_r = 0.900000 ohm/cut, c = 0.090082 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2128, routed nets = 70, across physical hierarchy nets = 0, parasitics cached nets = 2128, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 4. (TIM-112)
npo-clock-opt command begin                   CPU:    31 s (  0.01 hr )  ELAPSE:  1038 s (  0.29 hr )  MEM-PEAK:   460 MB
Information: Removed 8 routing shapes from 3043 signal nets

npo-clock-opt timing update complete          CPU:    31 s (  0.01 hr )  ELAPSE:  1038 s (  0.29 hr )  MEM-PEAK:   460 MB
INFO: Propagating Switching Activities
INFO: Switching Activity propagation took     0.00003 sec

npo-clock-opt initial QoR
_________________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: FUN_REF_CLK
8: FUN_UART_CLK
9: FUN_TX_CLK
10: FUN_RX_CLK
11: ALU_CLK
12: SCAN_CLK

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.9256   249.2814    443
    1   8   0.0000     0.0000      0   0.3253     3.9573     16
    1   9   0.0000     0.0000      0   1.8339    69.4269     38
    1  10   0.0000     0.0000      0   1.7698    49.4884     28
    1  11   0.0000     0.0000      0   0.8798    21.6397     34
    1  12   0.0000     0.0000      0   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   1.8339   393.7936    559        -          -        -          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000      0   1.8339   393.7936    559        -          -        -          -     30371.33       1997        174        240
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt initial QoR Summary       WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt initial QoR Summary    0.0000     0.0000      0   1.8339   393.7936    559        -        -          -     30371.33       1997
Information: The netlist and extraction change observers are disabled for further incremental timing updates during on-route optimization. (TIM-119)
INFO: using 1 threads
INFO: Cluster Analysis Failed to get worst leakage scenario
npo-clock-opt initialization complete         CPU:    31 s (  0.01 hr )  ELAPSE:  1039 s (  0.29 hr )  MEM-PEAK:   460 MB
Use advanced legalizer engine : 0
npo-clock-opt optimization summary            SETUP-COST HOLD-COST LDRC-COST        AREA       POWER     ELAPSE (hr)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (2589600 2576800)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Information: The netlist and extraction change observers are enabled for further incremental timing updates. (TIM-120)
Use advanced legalizer engine : 0

Running post-clock optimization step.
Turning on CRPR.

Use advanced legalizer engine : 0
npo-clock-opt optimization Phase 3 Iter  1          0.00      0.00         0       0.030           -           0.289
ORB: timingScenario default timingCorner default
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
ORB: Nominal = 0.181379  Design MT = 0.500000  Target = 0.449995 (2.481 nominal)  MaxRC = 0.157748
ORB: timingScenario default timingCorner default
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
ORB: Nominal = 0.181379  Design MT = 0.500000  Target = 0.449995 (2.481 nominal)  MaxRC = 0.157748
npo-clock-opt optimization Phase 3 Iter  2          0.00      0.00         0       0.030           -           0.289

npo-clock-opt optimization Phase 4 Iter  1          0.00      0.00         0       0.030           -           0.289
Running post-clock timing-driven placement.
Information: Current block utilization is '0.48780', effective utilization is '0.49254'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.48780', effective utilization is '0.49254'. (OPT-055)
chip utilization before DTDP: 0.49
Start Timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.congestion_driven_max_util                 :        0.6                 
place.coarse.target_routing_density                     :        0.6                 

Start transferring placement data.
Completed transferring placement data.
Use advanced legalizer engine : 0
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1665 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        off                 
global.global_route_topology_style                      :        0                   
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Read DB] Total (MB): Used   73  Alloctr   74  Proc 1665 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,268.96,267.68)
Number of routing layers = 9
layer M1, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Ver, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Hor, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Ver, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   74  Alloctr   75  Proc 1665 
Net statistics:
Total number of nets     = 2130
Number of nets to route  = 2059
Number of nets with min-layer-mode soft = 69
Number of nets with min-layer-mode soft-cost-medium = 69
Number of nets with max-layer-mode hard = 69
71 nets are fully connected,
 of which 71 are detail routed and 0 are global routed.
59 nets have non-default rule clk_network_NDR
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   75  Alloctr   75  Proc 1665 
Average gCell capacity  1.16     on layer (1)    M1
Average gCell capacity  8.54     on layer (2)    M2
Average gCell capacity  4.11     on layer (3)    M3
Average gCell capacity  4.16     on layer (4)    M4
Average gCell capacity  2.12     on layer (5)    M5
Average gCell capacity  2.12     on layer (6)    M6
Average gCell capacity  0.99     on layer (7)    M7
Average gCell capacity  0.34     on layer (8)    M8
Average gCell capacity  0.22     on layer (9)    M9
Average number of tracks per gCell 9.05  on layer (1)    M1
Average number of tracks per gCell 9.11  on layer (2)    M2
Average number of tracks per gCell 4.54  on layer (3)    M3
Average number of tracks per gCell 4.57  on layer (4)    M4
Average number of tracks per gCell 2.28  on layer (5)    M5
Average number of tracks per gCell 2.29  on layer (6)    M6
Average number of tracks per gCell 1.15  on layer (7)    M7
Average number of tracks per gCell 0.78  on layer (8)    M8
Average number of tracks per gCell 0.58  on layer (9)    M9
Number of gCells = 77004
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   76  Alloctr   76  Proc 1665 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   76  Alloctr   76  Proc 1665 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   76  Alloctr   76  Proc 1665 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used   77  Alloctr   77  Proc 1665 
Initial. Routing result:
Initial. Both Dirs: Overflow =   156 Max = 3 GRCs =   314 (1.83%)
Initial. H routing: Overflow =    29 Max = 3 (GRCs =  1) GRCs =    54 (0.63%)
Initial. V routing: Overflow =   126 Max = 2 (GRCs = 13) GRCs =   260 (3.04%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    29 Max = 3 (GRCs =  1) GRCs =    53 (0.62%)
Initial. M3         Overflow =   106 Max = 2 (GRCs = 13) GRCs =   239 (2.79%)
Initial. M4         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
Initial. M5         Overflow =    13 Max = 1 (GRCs = 14) GRCs =    14 (0.16%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     7 Max = 1 (GRCs =  7) GRCs =     7 (0.08%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 74759.96
Initial. Layer M1 wire length = 393.84
Initial. Layer M2 wire length = 33122.24
Initial. Layer M3 wire length = 26780.53
Initial. Layer M4 wire length = 4600.24
Initial. Layer M5 wire length = 7666.64
Initial. Layer M6 wire length = 570.49
Initial. Layer M7 wire length = 1625.97
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 16636
Initial. Via VIA12C count = 7486
Initial. Via VIA23C count = 7507
Initial. Via VIA34C count = 780
Initial. Via VIA45C count = 675
Initial. Via VIA56C count = 101
Initial. Via VIA67C count = 87
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   77  Alloctr   77  Proc 1665 
phase1. Routing result:
phase1. Both Dirs: Overflow =    10 Max = 2 GRCs =    44 (0.26%)
phase1. H routing: Overflow =     8 Max = 2 (GRCs =  3) GRCs =    16 (0.19%)
phase1. V routing: Overflow =     2 Max = 1 (GRCs = 28) GRCs =    28 (0.33%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     8 Max = 2 (GRCs =  3) GRCs =    16 (0.19%)
phase1. M3         Overflow =     2 Max = 1 (GRCs = 28) GRCs =    28 (0.33%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 75745.40
phase1. Layer M1 wire length = 393.84
phase1. Layer M2 wire length = 33103.67
phase1. Layer M3 wire length = 26166.81
phase1. Layer M4 wire length = 5562.26
phase1. Layer M5 wire length = 7977.94
phase1. Layer M6 wire length = 690.96
phase1. Layer M7 wire length = 1849.92
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 16929
phase1. Via VIA12C count = 7480
phase1. Via VIA23C count = 7521
phase1. Via VIA34C count = 912
phase1. Via VIA45C count = 790
phase1. Via VIA56C count = 123
phase1. Via VIA67C count = 103
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   77  Alloctr   77  Proc 1665 
phase2. Routing result:
phase2. Both Dirs: Overflow =     3 Max = 1 GRCs =    15 (0.09%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     3 Max = 1 (GRCs = 15) GRCs =    15 (0.18%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     3 Max = 1 (GRCs = 15) GRCs =    15 (0.18%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 75844.04
phase2. Layer M1 wire length = 393.84
phase2. Layer M2 wire length = 33231.72
phase2. Layer M3 wire length = 26121.80
phase2. Layer M4 wire length = 5568.35
phase2. Layer M5 wire length = 8004.51
phase2. Layer M6 wire length = 676.56
phase2. Layer M7 wire length = 1847.27
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 16935
phase2. Via VIA12C count = 7481
phase2. Via VIA23C count = 7524
phase2. Via VIA34C count = 914
phase2. Via VIA45C count = 792
phase2. Via VIA56C count = 121
phase2. Via VIA67C count = 103
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   77  Alloctr   77  Proc 1665 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 24.34 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization = 16.97 %
Peak    horizontal track utilization = 90.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   76  Alloctr   77  Proc 1665 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   71  Alloctr   71  Proc    0 
[GR: Done] Total (MB): Used   76  Alloctr   77  Proc 1665 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used  -70  Alloctr  -71  Proc    0 
[DBOUT] Total (MB): Used    4  Alloctr    5  Proc 1665 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used    4  Alloctr    5  Proc 1665 
Information: 5.08% of design has horizontal routing density above target_routing_density of 0.60.
Information: 76.34% of design has vertical routing density above target_routing_density of 0.60.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.60. (PLACE-027)
coarse place 100% done.
Warning: There is insufficient area available to achieve the target routing density of 0.60. Using a value of 0.67 instead. (PLACE-029)
Information: Reducing cell density for 96.5% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.51 to 0.70. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 7.79498e+08
eLpp: using low effort
Warning: turning eLpp off because no active dynamic power scenarios were found
Start transferring placement data.
Information: Automatic timing control is enabled.
DTDP placement: scenario=default
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.60. (PLACE-027)
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 8.06995e+08
Completed Timing-driven placement, Elapsed time =   0: 0: 1 
Moved 1560 out of 1967 cells, ratio = 0.793086
Total displacement = 17968.294922(um)
Max displacement = 50.538601(um), U0_ASYN_FIFO/U0_SYNC_W2R/PLACE_HFSBUF_846_99 (226.000000, 96.400002, 4) => (254.799500, 118.139099, 2)
Displacement histogram:
----------------------------------------------------------------
DFT: number of valid scan chains : 4
DFT: number of failed scan chains : 0
DFT: repartition_method: physical_aware
DFT: reordering_method: timing_friendly
Information: The stitching and editing of coupling caps is turned OFF for design 'SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design'. (TIM-125)
Information: Design SYSTEM_TOP_cts has 2130 nets, 0 global routed, 69 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'SYSTEM_TOP'. (NEX-022)
Information: Design Average RC for design SYSTEM_TOP_cts  (NEX-011)
Information: r = 0.562500 ohm/um, via_r = 0.900000 ohm/cut, c = 0.104823 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.564841 ohm/um, via_r = 0.900000 ohm/cut, c = 0.090522 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2128, routed nets = 69, across physical hierarchy nets = 0, parasitics cached nets = 2128, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 4. (TIM-112)
Use advanced legalizer engine : 0
Information: The RC mode used is CTO for design 'SYSTEM_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3474, routed nets = 69, across physical hierarchy nets = 0, parasitics cached nets = 3474, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 4. (TIM-112)
Running DFT optimization using 1 thread(s)
DFT: pre-opt wirelength:  7237.035000
DFT: post-opt wirelength: 6259.430000
DFT: Timing on scan path is likely to be met after proper buffering.
DFT: number of valid scan chains : 4
DFT: number of failed scan chains : 0
Fixing logic constant
Fixing logic constant
Information: The RC mode used is CTO for design 'SYSTEM_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2128, routed nets = 69, across physical hierarchy nets = 0, parasitics cached nets = 2128, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 4. (TIM-112)
----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 110 total shapes.
Cached 708 vias out of 7413 total vias.

Legalizing Top Level Design SYSTEM_TOP ... 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     61662.4         2000        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   2000
number of references:                66
number of site rows:                 86
number of locations attempted:    43215
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1903 (30777 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            0.656 um ( 0.23 row height)
rms weighted cell displacement:   0.656 um ( 0.23 row height)
max cell displacement:            3.152 um ( 1.09 row height)
avg cell displacement:            0.429 um ( 0.15 row height)
avg weighted cell displacement:   0.429 um ( 0.15 row height)
number of cells moved:             1561
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: PLACE_optlc_4795 (TIEL)
  Input location: (18.96,254.8)
  Legal location: (20.24,251.92)
  Displacement:   3.152 um ( 1.09 row height)
Cell: PLACE_optlc_4813 (TIEL)
  Input location: (235.6,21.52)
  Legal location: (234.64,24.4)
  Displacement:   3.036 um ( 1.05 row height)
Cell: PLACE_optlc_4805 (TIEL)
  Input location: (143.44,243.28)
  Legal location: (142.8,246.16)
  Displacement:   2.950 um ( 1.02 row height)
Cell: PLACE_optlc_4839 (TIEH)
  Input location: (109.2,33.04)
  Legal location: (109.2,30.16)
  Displacement:   2.880 um ( 1.00 row height)
Cell: U0_ALU/U79 (NOR2X0)
  Input location: (174.513,101.894)
  Legal location: (174.48,99.28)
  Displacement:   2.614 um ( 0.91 row height)
Cell: U0_REG_FILE/U208 (MUX21X1)
  Input location: (53.0093,56.38)
  Legal location: (52.88,58.96)
  Displacement:   2.583 um ( 0.90 row height)
Cell: U0_REG_FILE/PLACE_HFSBUF_4317_138 (NBUFFX2)
  Input location: (15.9041,147.743)
  Legal location: (15.76,145.36)
  Displacement:   2.388 um ( 0.83 row height)
Cell: U0_ALU/PLACE_HFSBUF_1600_182 (NBUFFX2)
  Input location: (157.101,123.157)
  Legal location: (157.2,125.2)
  Displacement:   2.045 um ( 0.71 row height)
Cell: U0_UART/U0_TX/U0_PARITY_CALC/PLACE_HFSBUF_1085_103 (NBUFFX2)
  Input location: (255.323,232.624)
  Legal location: (255.44,234.64)
  Displacement:   2.019 um ( 0.70 row height)
Cell: TX_CLK_DIV/U14 (AND2X1)
  Input location: (74.6621,14.8585)
  Legal location: (74.64,12.88)
  Displacement:   1.979 um ( 0.69 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 1561 out of 1970 cells, ratio = 0.792386
Total displacement = 2961.719482(um)
Max displacement = 7.040000(um), PLACE_optlc_4795 (18.959999, 257.679993, 4) => (20.240000, 251.919998, 0)
Displacement histogram:
Information: The net parasitics of block SYSTEM_TOP are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design'. (TIM-125)
Information: Design SYSTEM_TOP_cts has 2133 nets, 0 global routed, 69 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'SYSTEM_TOP'. (NEX-022)
Information: Design Average RC for design SYSTEM_TOP_cts  (NEX-011)
Information: r = 0.562500 ohm/um, via_r = 0.900000 ohm/cut, c = 0.104364 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.564841 ohm/um, via_r = 0.900000 ohm/cut, c = 0.090305 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2131, routed nets = 69, across physical hierarchy nets = 0, parasitics cached nets = 2131, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 4. (TIM-112)
Done with post-clock timing-driven placement.


npo-clock-opt optimization Phase 6 Iter  1          0.00      0.00         0       0.030           -           0.289
Running final optimization step.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (2589600 2576800)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2

Use advanced legalizer engine : 0
Use advanced legalizer engine : 0
npo-clock-opt optimization Phase 7 Iter  1          0.00      0.00         0       0.030           -           0.289
ORB: timingScenario default timingCorner default
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
ORB: Nominal = 0.181379  Design MT = 0.500000  Target = 0.449995 (2.481 nominal)  MaxRC = 0.157748
ORB: timingScenario default timingCorner default
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
ORB: Nominal = 0.181379  Design MT = 0.500000  Target = 0.449995 (2.481 nominal)  MaxRC = 0.157748
npo-clock-opt optimization Phase 7 Iter  2          0.00      0.00         0       0.030           -           0.289

CCL: Total Usage Adjustment : 1
route.global.debug_compact_coef 4
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Loading parastics information to the router ...
parastics information loaded to the router.
Information: RC layer preference is turned on for this design. (ZRT-613)
Updating congestion ...
Updating congestion ...
route.global.debug_compact_coef 1
INFO: Derive row count 6 from GR congestion map (24/4)
INFO: Derive col count 6 from GR congestion map (24/4)
npo-clock-opt optimization Phase 8 Iter  1          0.00      0.00         0       0.030           -           0.290
npo-clock-opt optimization Phase 8 Iter  2          0.00      0.00         0       0.030           -           0.290
npo-clock-opt optimization Phase 8 Iter  3          0.00      0.00         0       0.030           -           0.290
npo-clock-opt optimization Phase 8 Iter  4          0.00      0.00         0       0.030           -           0.290
npo-clock-opt optimization Phase 8 Iter  5          0.00      0.00         0       0.030           -           0.290
npo-clock-opt optimization Phase 8 Iter  6          0.00      0.00         0       0.030           -           0.290
npo-clock-opt optimization Phase 8 Iter  7          0.00      0.00         0       0.030           -           0.290

npo-clock-opt optimization Phase 9 Iter  1          0.00      0.00         0       0.030           -           0.290

npo-clock-opt optimization Phase 10 Iter  1         0.00      0.00         0       0.030           -           0.290

Use advanced legalizer engine : 0
npo-clock-opt optimization Phase 11 Iter  1         0.00      0.00         0       0.030           -           0.290
npo-clock-opt optimization Phase 11 Iter  2         0.00      0.00         0       0.030           -           0.290

npo-clock-opt optimization Phase 12 Iter  1         0.00      0.00         0       0.030           -           0.290

CCL: Total Usage Adjustment : 1
route.global.debug_compact_coef 4
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Loading parastics information to the router ...
parastics information loaded to the router.
Information: RC layer preference is turned on for this design. (ZRT-613)
Updating congestion ...
Updating congestion ...
route.global.debug_compact_coef 1
INFO: Derive row count 6 from GR congestion map (24/4)
INFO: Derive col count 6 from GR congestion map (24/4)
Use advanced legalizer engine : 0
npo-clock-opt optimization Phase 13 Iter  1         0.00      0.00         0       0.030           -           0.290
npo-clock-opt optimization Phase 13 Iter  2         0.00      0.00         0       0.030           -           0.290
npo-clock-opt optimization Phase 13 Iter  3         0.00      0.00         0       0.030           -           0.290
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 13 Iter  4         0.00      0.00         0       0.030           -           0.290
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 13 Iter  5         0.00      0.00         0       0.030           -           0.290

npo-clock-opt optimization Phase 14 Iter  1         0.00      0.00         0       0.030           -           0.290

npo-clock-opt optimization Phase 15 Iter  1         0.00      0.00         0       0.030           -           0.290

npo-clock-opt optimization Phase 16 Iter  1         0.00      0.00         0       0.030           -           0.290

npo-clock-opt optimization Phase 17 Iter  1         0.00      0.00         0       0.030           -           0.290

Use advanced legalizer engine : 0
npo-clock-opt optimization Phase 18 Iter  1         0.00      0.00         0       0.030           -           0.290

Use advanced legalizer engine : 0
npo-clock-opt optimization Phase 19 Iter  1         0.00      0.00         0       0.030           -           0.290
npo-clock-opt optimization Phase 19 Iter  2         0.00      0.00         0       0.030           -           0.290

npo-clock-opt optimization Phase 20 Iter  1         0.00    389.57         0       0.030           -           0.290
npo-clock-opt optimization Phase 20 Iter  2         0.00    389.57         0       0.030           -           0.290
Begin building search trees for block SYSTEM_TOP.dlib:SCRATCH_DESIGN_2147483648.design
Done building search trees for block SYSTEM_TOP.dlib:SCRATCH_DESIGN_2147483648.design (time 0s)
npo-clock-opt optimization Phase 20 Iter  3         0.00      2.06         0       0.041           -           0.291
npo-clock-opt optimization Phase 20 Iter  4         0.00      2.06         0       0.041           -           0.291

npo-clock-opt optimization Phase 21 Iter  1         0.00      0.00         0       0.041           -           0.291

npo-clock-opt optimization Phase 22 Iter  1         0.00      0.00         0       0.041           -           0.291

npo-clock-opt optimization Phase 23 Iter  1         0.00      0.00         0       0.041           -           0.291
----------------------------------------------------------------
running legalize_placement
Information: The net parasitics of block SYSTEM_TOP are cleared. (TIM-123)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 110 total shapes.
Cached 708 vias out of 7413 total vias.

Legalizing Top Level Design SYSTEM_TOP ... 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     61662.4         2949        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   2949
number of references:                75
number of site rows:                 86
number of locations attempted:   235782
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2852 (42585 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            2.030 um ( 0.71 row height)
rms weighted cell displacement:   2.030 um ( 0.71 row height)
max cell displacement:           11.524 um ( 4.00 row height)
avg cell displacement:            1.190 um ( 0.41 row height)
avg weighted cell displacement:   1.190 um ( 0.41 row height)
number of cells moved:             1628
number of large displacements:        4
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U0_ALU/U105 (NOR2X0)
  Input location: (153.68,56.08)
  Legal location: (154,67.6)
  Displacement:  11.524 um ( 4.00 row height)
Cell: PLACE_optlc_4819 (TIEL)
  Input location: (144.72,58.96)
  Legal location: (138,67.6)
  Displacement:  10.946 um ( 3.80 row height)
Cell: U0_ALU/PLACE_copt_h_inst_5414 (NBUFFX2)
  Input location: (129.51,55.887)
  Legal location: (120.4,61.84)
  Displacement:  10.883 um ( 3.78 row height)
Cell: U5_MUX2x1/U2 (MUX21X1)
  Input location: (123.28,33.04)
  Legal location: (114.96,35.92)
  Displacement:   8.804 um ( 3.06 row height)
Cell: U0_ALU/PLACE_copt_h_inst_5262 (NBUFFX32)
  Input location: (138.946,58.5903)
  Legal location: (139.28,50.32)
  Displacement:   8.277 um ( 2.87 row height)
Cell: U0_ALU/PLACE_copt_h_inst_5108 (NBUFFX2)
  Input location: (153.093,55.965)
  Legal location: (160.72,58.96)
  Displacement:   8.194 um ( 2.85 row height)
Cell: PLACE_copt_h_inst_4843 (DELLN1X2)
  Input location: (127.47,38.6175)
  Legal location: (119.44,38.8)
  Displacement:   8.032 um ( 2.79 row height)
Cell: U0_REG_FILE/PLACE_copt_h_inst_5812 (NBUFFX2)
  Input location: (100.142,138.317)
  Legal location: (97.04,130.96)
  Displacement:   7.985 um ( 2.77 row height)
Cell: PLACE_copt_h_inst_4849 (NBUFFX2)
  Input location: (139.907,42.7949)
  Legal location: (137.36,50.32)
  Displacement:   7.945 um ( 2.76 row height)
Cell: U0_REG_FILE/regfile_reg[1][1] (SDFFARX1)
  Input location: (122.64,50.32)
  Legal location: (115.28,53.2)
  Displacement:   7.903 um ( 2.74 row height)

Legalization succeeded.
Total Legalizer CPU: 0.916
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design'. (TIM-125)
Information: Design SYSTEM_TOP_cts has 3082 nets, 0 global routed, 69 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'SYSTEM_TOP'. (NEX-022)
Information: Design Average RC for design SYSTEM_TOP_cts  (NEX-011)
Information: r = 0.562500 ohm/um, via_r = 0.900000 ohm/cut, c = 0.106072 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.564498 ohm/um, via_r = 0.900000 ohm/cut, c = 0.091264 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3080, routed nets = 69, across physical hierarchy nets = 0, parasitics cached nets = 3080, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 4. (TIM-112)
Use advanced legalizer engine : 0

CCL: Total Usage Adjustment : 1
route.global.debug_compact_coef 4
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Loading parastics information to the router ...
parastics information loaded to the router.
Information: RC layer preference is turned on for this design. (ZRT-613)
Updating congestion ...
Updating congestion ...
route.global.debug_compact_coef 1
INFO: Derive row count 6 from GR congestion map (24/4)
INFO: Derive col count 6 from GR congestion map (24/4)
Use advanced legalizer engine : 0
npo-clock-opt optimization Phase 24 Iter  1         0.35      0.00         0       0.041           -           0.292
npo-clock-opt optimization Phase 24 Iter  2         0.35      0.00         0       0.041           -           0.292
npo-clock-opt optimization Phase 24 Iter  3         0.35      0.00         0       0.041           -           0.292
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 24 Iter  4         0.35      0.00         0       0.041           -           0.292
Begin building search trees for block SYSTEM_TOP.dlib:SCRATCH_DESIGN_2147483648.design
Done building search trees for block SYSTEM_TOP.dlib:SCRATCH_DESIGN_2147483648.design (time 0s)
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 24 Iter  5         0.00      0.00         0       0.041           -           0.292
npo-clock-opt optimization Phase 24 Iter  6         0.00      0.00         0       0.041           -           0.292

npo-clock-opt optimization Phase 25 Iter  1         0.00      0.00         0       0.041           -           0.292
npo-clock-opt optimization Phase 25 Iter  2         0.00      0.00         0       0.041           -           0.292

npo-clock-opt optimization Phase 26 Iter  1         0.00      0.00         0       0.041           -           0.292
ORB: timingScenario default timingCorner default
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
ORB: Nominal = 0.181379  Design MT = 0.500000  Target = 0.449995 (2.481 nominal)  MaxRC = 0.157748
ORB: timingScenario default timingCorner default
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
ORB: Nominal = 0.181379  Design MT = 0.500000  Target = 0.449995 (2.481 nominal)  MaxRC = 0.157748
npo-clock-opt optimization Phase 26 Iter  2         0.00      0.00         0       0.041           -           0.292

npo-clock-opt optimization Phase 27 Iter  1         0.00      0.00         0       0.041           -           0.292
----------------------------------------------------------------
running legalize_placement
Information: The net parasitics of block SYSTEM_TOP are cleared. (TIM-123)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 110 total shapes.
Cached 708 vias out of 7413 total vias.

Legalizing Top Level Design SYSTEM_TOP ... 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     61662.4         2960        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   2960
number of references:                75
number of site rows:                 86
number of locations attempted:    50945
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2863 (42635 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            0.171 um ( 0.06 row height)
rms weighted cell displacement:   0.171 um ( 0.06 row height)
max cell displacement:            3.649 um ( 1.27 row height)
avg cell displacement:            0.020 um ( 0.01 row height)
avg weighted cell displacement:   0.020 um ( 0.01 row height)
number of cells moved:               83
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U0_SYS_CTRL/PLACE_copt_d_inst_5849 (INVX0)
  Input location: (129.68,194.32)
  Legal location: (131.92,191.44)
  Displacement:   3.649 um ( 1.27 row height)
Cell: U0_SYS_CTRL/PLACE_copt_d_inst_5848 (NBUFFX2)
  Input location: (129.68,194.32)
  Legal location: (131.92,197.2)
  Displacement:   3.649 um ( 1.27 row height)
Cell: U0_ALU/PLACE_copt_d_inst_5851 (INVX0)
  Input location: (237.2,10)
  Legal location: (236.24,12.88)
  Displacement:   3.036 um ( 1.05 row height)
Cell: U0_ALU/PLACE_copt_d_inst_5854 (NBUFFX2)
  Input location: (237.2,10)
  Legal location: (238.16,12.88)
  Displacement:   3.036 um ( 1.05 row height)
Cell: U0_ALU/PLACE_copt_d_inst_5853 (INVX0)
  Input location: (183.44,73.36)
  Legal location: (184.08,70.48)
  Displacement:   2.950 um ( 1.02 row height)
Cell: U0_ALU/PLACE_copt_d_inst_5858 (INVX0)
  Input location: (242.64,10)
  Legal location: (243.28,12.88)
  Displacement:   2.950 um ( 1.02 row height)
Cell: U0_ALU/PLACE_copt_d_inst_5861 (INVX0)
  Input location: (151.76,102.16)
  Legal location: (152.08,99.28)
  Displacement:   2.898 um ( 1.01 row height)
Cell: U0_REG_FILE/PLACE_copt_d_inst_5845 (INVX0)
  Input location: (83.92,182.8)
  Legal location: (83.92,179.92)
  Displacement:   2.880 um ( 1.00 row height)
Cell: U0_ALU/PLACE_copt_h_inst_5422 (NBUFFX2)
  Input location: (177.36,84.88)
  Legal location: (177.36,82)
  Displacement:   2.880 um ( 1.00 row height)
Cell: U0_REG_FILE/PLACE_copt_d_inst_5846 (INVX0)
  Input location: (83.92,182.8)
  Legal location: (83.92,185.68)
  Displacement:   2.880 um ( 1.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.295
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design'. (TIM-125)
Information: Design SYSTEM_TOP_cts has 3093 nets, 0 global routed, 69 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'SYSTEM_TOP'. (NEX-022)
Information: Design Average RC for design SYSTEM_TOP_cts  (NEX-011)
Information: r = 0.562500 ohm/um, via_r = 0.900000 ohm/cut, c = 0.106072 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.564498 ohm/um, via_r = 0.900000 ohm/cut, c = 0.091264 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3091, routed nets = 69, across physical hierarchy nets = 0, parasitics cached nets = 3091, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 4. (TIM-112)

npo-clock-opt optimization Phase 28 Iter  1         0.01      0.00         0       0.041           -           0.292

npo-clock-opt optimization Phase 29 Iter  1         0.01      0.00         0       0.041           -           0.292
route_group -all_clock_nets
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   74  Alloctr   75  Proc 1710 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.debug_compact_coef                               :        1                   
global.deterministic                                    :        off                 
global.global_route_topology_style                      :        0                   
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,268.96,267.68)
Number of routing layers = 9
layer M1, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Ver, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Hor, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Ver, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   75  Alloctr   75  Proc 1710 
Net statistics:
Total number of nets     = 3093
Number of nets to route  = 70
Number of nets with min-layer-mode soft = 69
Number of nets with min-layer-mode soft-cost-medium = 69
Number of nets with max-layer-mode hard = 69
11 nets are partially connected,
 of which 11 are detail routed and 0 are global routed.
60 nets are fully connected,
 of which 60 are detail routed and 0 are global routed.
59 nets have non-default rule clk_network_NDR
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   76  Alloctr   76  Proc 1710 
Average gCell capacity  1.15     on layer (1)    M1
Average gCell capacity  8.54     on layer (2)    M2
Average gCell capacity  4.11     on layer (3)    M3
Average gCell capacity  4.16     on layer (4)    M4
Average gCell capacity  2.12     on layer (5)    M5
Average gCell capacity  2.12     on layer (6)    M6
Average gCell capacity  0.99     on layer (7)    M7
Average gCell capacity  0.34     on layer (8)    M8
Average gCell capacity  0.22     on layer (9)    M9
Average number of tracks per gCell 9.05  on layer (1)    M1
Average number of tracks per gCell 9.11  on layer (2)    M2
Average number of tracks per gCell 4.54  on layer (3)    M3
Average number of tracks per gCell 4.57  on layer (4)    M4
Average number of tracks per gCell 2.28  on layer (5)    M5
Average number of tracks per gCell 2.29  on layer (6)    M6
Average number of tracks per gCell 1.15  on layer (7)    M7
Average number of tracks per gCell 0.78  on layer (8)    M8
Average number of tracks per gCell 0.58  on layer (9)    M9
Number of gCells = 77004
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   76  Alloctr   77  Proc 1710 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   76  Alloctr   77  Proc 1710 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   76  Alloctr   77  Proc 1710 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   76  Alloctr   77  Proc 1710 
Initial. Routing result:
Initial. Both Dirs: Overflow =     1 Max = 1 GRCs =    12 (0.07%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     1 Max = 1 (GRCs = 12) GRCs =    12 (0.14%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     1 Max = 1 (GRCs = 12) GRCs =    12 (0.14%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 116.83
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 75.22
Initial. Layer M3 wire length = 41.61
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 72
Initial. Via VIA12C count = 41
Initial. Via VIA23C count = 30
Initial. Via VIA34C count = 1
Initial. Via VIA45C count = 0
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   76  Alloctr   77  Proc 1710 
phase1. Routing result:
phase1. Both Dirs: Overflow =     1 Max = 1 GRCs =    12 (0.07%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     1 Max = 1 (GRCs = 12) GRCs =    12 (0.14%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     1 Max = 1 (GRCs = 12) GRCs =    12 (0.14%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 116.83
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 75.22
phase1. Layer M3 wire length = 41.61
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 72
phase1. Via VIA12C count = 41
phase1. Via VIA23C count = 30
phase1. Via VIA34C count = 1
phase1. Via VIA45C count = 0
phase1. Via VIA56C count = 0
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   76  Alloctr   77  Proc 1710 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  1.53 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  0.99 %
Peak    horizontal track utilization = 45.45 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   76  Alloctr   77  Proc 1710 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[GR: Done] Total (MB): Used   76  Alloctr   77  Proc 1710 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   74  Alloctr   75  Proc 1710 

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   71  Alloctr   71  Proc 1710 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 44 of 177


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   71  Alloctr   72  Proc 1710 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   71  Alloctr   72  Proc 1710 

Number of wires with overlap after iteration 1 = 30 of 155


Wire length and via report:
---------------------------
Number of M1 wires: 49           POLYCON: 0
Number of M2 wires: 77           VIA12C: 85
Number of M3 wires: 27           VIA23C: 30
Number of M4 wires: 2            VIA34C: 3
Number of M5 wires: 0            VIA45C: 0
Number of M6 wires: 0            VIA56C: 0
Number of M7 wires: 0            VIA67C: 0
Number of M8 wires: 0            VIA78C: 0
Number of M9 wires: 0            VIA89C: 0
Total number of wires: 155               vias: 118

Total M1 wire length: 10.8
Total M2 wire length: 106.4
Total M3 wire length: 44.5
Total M4 wire length: 1.9
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total wire length: 163.7

Longest M1 wire length: 0.5
Longest M2 wire length: 20.3
Longest M3 wire length: 7.7
Longest M4 wire length: 1.3
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   70  Alloctr   71  Proc 1710 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   76  Alloctr   77  Proc 1710 
Total number of nets = 3093, of which 0 are not extracted
Total number of open nets = 3021, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/100 Partitions, Violations =  0
Routed  2/100 Partitions, Violations =  0
Routed  3/100 Partitions, Violations =  0
Routed  4/100 Partitions, Violations =  0
Routed  5/100 Partitions, Violations =  0
Routed  6/100 Partitions, Violations =  0
Routed  7/100 Partitions, Violations =  0
Routed  8/100 Partitions, Violations =  0
Routed  9/100 Partitions, Violations =  0
Routed  10/100 Partitions, Violations = 0
Routed  11/100 Partitions, Violations = 0
Routed  12/100 Partitions, Violations = 2
Routed  13/100 Partitions, Violations = 2
Routed  14/100 Partitions, Violations = 4
Routed  15/100 Partitions, Violations = 4
Routed  16/100 Partitions, Violations = 4
Routed  17/100 Partitions, Violations = 4
Routed  18/100 Partitions, Violations = 4
Routed  19/100 Partitions, Violations = 4
Routed  20/100 Partitions, Violations = 4
Routed  21/100 Partitions, Violations = 4
Routed  22/100 Partitions, Violations = 4
Routed  23/100 Partitions, Violations = 4
Routed  24/100 Partitions, Violations = 6
Routed  25/100 Partitions, Violations = 8
Routed  26/100 Partitions, Violations = 8
Routed  27/100 Partitions, Violations = 11
Routed  28/100 Partitions, Violations = 11
Routed  29/100 Partitions, Violations = 11
Routed  30/100 Partitions, Violations = 11
Routed  31/100 Partitions, Violations = 11
Routed  32/100 Partitions, Violations = 11
Routed  33/100 Partitions, Violations = 9
Routed  34/100 Partitions, Violations = 9
Routed  35/100 Partitions, Violations = 9
Routed  37/100 Partitions, Violations = 9
Routed  38/100 Partitions, Violations = 9
Routed  39/100 Partitions, Violations = 9
Routed  40/100 Partitions, Violations = 9
Routed  41/100 Partitions, Violations = 12
Routed  42/100 Partitions, Violations = 12
Routed  43/100 Partitions, Violations = 12
Routed  44/100 Partitions, Violations = 12
Routed  45/100 Partitions, Violations = 12
Routed  47/100 Partitions, Violations = 12
Routed  49/100 Partitions, Violations = 12
Routed  50/100 Partitions, Violations = 12
Routed  51/100 Partitions, Violations = 12
Routed  52/100 Partitions, Violations = 12
Routed  53/100 Partitions, Violations = 12
Routed  54/100 Partitions, Violations = 12
Routed  57/100 Partitions, Violations = 12
Routed  58/100 Partitions, Violations = 12
Routed  59/100 Partitions, Violations = 12
Routed  60/100 Partitions, Violations = 12
Routed  61/100 Partitions, Violations = 12
Routed  62/100 Partitions, Violations = 12
Routed  63/100 Partitions, Violations = 12
Routed  66/100 Partitions, Violations = 12
Routed  67/100 Partitions, Violations = 12
Routed  68/100 Partitions, Violations = 12
Routed  69/100 Partitions, Violations = 12
Routed  70/100 Partitions, Violations = 12
Routed  71/100 Partitions, Violations = 12
Routed  72/100 Partitions, Violations = 12
Routed  74/100 Partitions, Violations = 12
Routed  75/100 Partitions, Violations = 12
Routed  76/100 Partitions, Violations = 12
Routed  77/100 Partitions, Violations = 12
Routed  78/100 Partitions, Violations = 12
Routed  79/100 Partitions, Violations = 12
Routed  81/100 Partitions, Violations = 12
Routed  82/100 Partitions, Violations = 12
Routed  83/100 Partitions, Violations = 12
Routed  84/100 Partitions, Violations = 12
Routed  87/100 Partitions, Violations = 12
Routed  88/100 Partitions, Violations = 12
Routed  89/100 Partitions, Violations = 12
Routed  92/100 Partitions, Violations = 12
Routed  93/100 Partitions, Violations = 18
Routed  94/100 Partitions, Violations = 18
Routed  96/100 Partitions, Violations = 12

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      12
        Diff net spacing : 2
        Less than NDR width : 1
        Same net spacing : 2
        Short : 6
        Internal-only types : 1

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   14  Alloctr   14  Proc    8 
[Iter 0] Total (MB): Used   85  Alloctr   85  Proc 1718 

End DR iteration 0 with 100 parts

Start DR iteration 1: non-uniform partition
Routed  1/5 Partitions, Violations =    9
Routed  2/5 Partitions, Violations =    6
Routed  3/5 Partitions, Violations =    4
Routed  4/5 Partitions, Violations =    2
Routed  5/5 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:00 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 1] Stage (MB): Used   14  Alloctr   14  Proc    8 
[Iter 1] Total (MB): Used   85  Alloctr   85  Proc 1718 

End DR iteration 1 with 5 parts

Finish DR since reached 0 DRC

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    8 
[DR] Total (MB): Used   70  Alloctr   71  Proc 1718 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    8 
[DR: Done] Total (MB): Used   70  Alloctr   71  Proc 1718 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    8503 micron
Total Number of Contacts =             1600
Total Number of Wires =                1578
Total Number of PtConns =              212
Total Number of Routed Wires =       1578
Total Routed Wire Length =           8467 micron
Total Number of Routed Contacts =       1600
        Layer          M1 :          7 micron
        Layer          M2 :        692 micron
        Layer          M3 :       4303 micron
        Layer          M4 :       3166 micron
        Layer          M5 :        320 micron
        Layer          M6 :         15 micron
        Layer          M7 :          0 micron
        Layer          M8 :          0 micron
        Layer          M9 :          0 micron
        Via        VIA56C :          6
        Via        VIA45C :         12
        Via   VIA45C(rot) :         45
        Via        VIA34C :        567
        Via   VIA23C(rot) :        493
        Via        VIA12C :        329
        Via   VIA12C(rot) :          1
        Via        VIA12B :        147

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 1600 vias)
 
    Layer VIA1       =  0.00% (0      / 477     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (477     vias)
    Layer VIA2       =  0.00% (0      / 493     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (493     vias)
    Layer VIA3       =  0.00% (0      / 567     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (567     vias)
    Layer VIA4       =  0.00% (0      / 57      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (57      vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 
  Total double via conversion rate    =  0.00% (0 / 1600 vias)
 
    Layer VIA1       =  0.00% (0      / 477     vias)
    Layer VIA2       =  0.00% (0      / 493     vias)
    Layer VIA3       =  0.00% (0      / 567     vias)
    Layer VIA4       =  0.00% (0      / 57      vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 1600 vias)
 
    Layer VIA1       =  0.00% (0      / 477     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (477     vias)
    Layer VIA2       =  0.00% (0      / 493     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (493     vias)
    Layer VIA3       =  0.00% (0      / 567     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (567     vias)
    Layer VIA4       =  0.00% (0      / 57      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (57      vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 

Total number of nets = 3093
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block SYSTEM_TOP are cleared. (TIM-123)
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
Information: The stitching and editing of coupling caps is turned OFF for design 'SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design'. (TIM-125)
Information: Design SYSTEM_TOP_cts has 3093 nets, 0 global routed, 70 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'SYSTEM_TOP'. (NEX-022)
Information: Design Average RC for design SYSTEM_TOP_cts  (NEX-011)
Information: r = 0.562500 ohm/um, via_r = 0.900000 ohm/cut, c = 0.106072 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.564498 ohm/um, via_r = 0.900000 ohm/cut, c = 0.091264 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3091, routed nets = 70, across physical hierarchy nets = 0, parasitics cached nets = 3091, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 4. (TIM-112)

npo-clock-opt optimization Phase 30 Iter  1         0.01      3.26         0       0.041           -           0.292
Enable dominated scenarios

npo-clock-opt optimization complete                 0.01      3.26         0       0.041           -           0.292
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187623794  0.485089379614  3.179510733784  -5.567214854587  -2.894454487461  -6.565921317863  -9.017937605874  3.107607932746  9.863528209851  6.078130364085  2.744222341123
8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  -0.968752889964  -6.613180823294  -4.146578893224  -7.876358018112  2.194162235409  0.963823841094  2.700155843881  3.840474064440
3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  -0.032845195897  -0.596111612371  -4.701287496892  -7.205135612169  8.271388420071  1.183814890997  3.334443808244  5.867623731622
7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  -1.878805917928  -3.230072443539  -1.226270137326  -7.050450594780  2.406956688865  6.139052544054  4.100227466110  1.274732589655
4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  -0.626142638674  -6.381676752919  -9.187474122495  -0.513656896621  5.020508123796  6.119013446103  6.181489712107  1.581699365776
7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.472458902409  -3.368484494994  -4.897111649020  -6.860149344452  -2.000104151691  9.098373412813  2.197241709512  0.915917467443  5.466016308426
8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.682716012888  7.173433718510  -9.939562808373  -3.617852872683  -8.946772737652  -1.169969632707  4.522974161496  3.090179409795  5.580733536993  1.131311763510
0.721709625254  7.515947417690  0.649322209371  1.017031043513  5.811519666269  5.826730883342  -4.349383392435  -0.216216018317  -9.612142522527  -7.311156882104  0.826547656852  0.356361286693  8.022026969284  2.603156585844
5.024802551363  1.359359521353  5.407563451201  2.804123477518  1.265300052200  0.417760313533  -1.833872565081  -6.448557837188  -4.848373212548  -2.936801155033  8.674412225397  4.212505316610  9.007634670112  3.308121178452
5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.551199989997  2.300508202625  -0.754685130179  -1.961421511696  -2.781303441418  -3.355375255650  9.430927994774  9.136902642545  9.020216608464  9.978495495117
7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.309910198619  -7.452798306103  -1.902827024529  -5.623407359547  -7.269363108696  3.360421204856  7.093841515702  7.411343556476  6.944260976650
5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  -9.287277874418  -7.540401148505  -0.000353417956  -5.833784656721  4.757505380517  4.387661656592  1.217870301793  7.505898310467
0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  -3.950064238237  -0.221226038718  -4.029619414242  -9.406669196875  2.782982762480  0.723494414657  8.793231187635  8.918136219113
5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  -1.167950875967  -8.473967886224  -3.056717140238  -7.977150103284  5.098815150783  1.512571470128  7.396809120513  5.512183827835
1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  -7.347087863210  -6.393266867907  -8.063326083131  -4.288630287880  5.810946424179  2.343739122627  0.037333105045  0.494704240392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  -7.253678575913  -3.418263640902  -7.926377360982  -3.652834162614  2.531692739239  6.652119918747  4.022402451365  6.796645502757
0.618562611981  3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  -7.387119492116  -0.867338165048  -8.682345047245  -8.902409436848  4.397912580883  1.549220686014  9.244469600010  4.051615909534
5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224824446  -3.794567450487  -0.705451268271  -6.012888817343  -3.718510093956  2.701391462857  2.772883894677  2.637669516996  9.532721452994
6.656262309097  9.409795558072  6.136993113139  7.763510140657  9.625282608903  7.417645964932  -2.209371201703  -1.043513681151  -9.666269682673  -0.883342534938  3.295453122793  6.918517961214  2.422534131115  6.782128082351
9.141628035613  1.286693802208  9.569284360313  2.585844538610  2.551363331060  9.521353340756  -3.451201380412  -3.477518226530  -0.052200141776  -0.313533283387  2.469107384470  7.737372384837  3.112650593680  1.055057867149
4.124225421237  5.316610900769  7.270112430810  7.178452560747  1.109985851474  3.640423276467  -6.979434032421  -6.938770255119  -9.989997330050  -8.202625175468  5.034295836767  1.411880178130  3.341520635537  5.155674943790
9.893602913677  2.642545902027  9.208464097847  1.495117746745  7.734047317127  4.721421981592  -0.740044533141  -4.637138141352  -4.984361430991  -0.198619845279  8.200229830807  7.924713462340  7.259659026936  3.008610336740
3.103784703578  1.515702776326  6.156477394424  6.976650523956  5.921087480218  9.647382389440  -1.463832553161  -0.419342260515  -5.657803917373  -0.247963028727  7.778534494665  1.048799900035  3.317068883378  4.556745475458
7.289445438746  1.656592121786  3.901793750587  4.310467080093  3.986343950985  1.607812396408  -5.274420934112  -3.831811660490  -7.969922602608  -3.246462495006  4.132368360559  6.938904402961  9.314354240666  9.096890378996
4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.096373414109  4.270014844388  -1.384045106444  -0.375020705316  -9.766345984229  -9.621220216795  0.779098185723  7.786410305671  7.040340097715  0.003209609589
7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.333443640824  -4.586760073162  -2.717389538536  -4.966981099976  -1.759148834708  7.767341977753  6.767193806332  6.983243728863  0.187805681792
8.323007234920  9.122627003474  6.705045249478  0.240392817363  1.613985254405  4.410021006611  -0.127471958965  -5.457074765306  -3.562487980882  -0.782685825367  8.479044689253  3.540198792637  7.260094665283  4.062639353867
4.638167665868  9.918747402981  5.051365879662  1.502757061856  2.611981344610  3.618147231210  -7.158167636577  -6.748604282210  -7.958456346975  -6.204172838711  9.396247324160  8.065234868234  5.947357190240  9.336863539499
4.489711154683  0.686014925753  2.200010805169  1.909534526064  9.219704496285  2.091591506744  -3.546609330842  -6.814269105588  -3.460719426522  -4.824446479456  7.354518318972  1.168467601288  8.717455671851  0.993971370837
3.361785277949  3.894677264073  2.116996353270  7.452994691922  2.309097266203  5.558073113699  -3.113139876351  -0.072170062525  -4.751594841769  -0.064932320937  1.105834442788  3.581347966626  9.582785388334  2.434953429243

npo-clock-opt final QoR
_______________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: FUN_REF_CLK
8: FUN_UART_CLK
9: FUN_TX_CLK
10: FUN_RX_CLK
11: ALU_CLK
12: SCAN_CLK

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0078     0.0097      3   0.3631     2.6741     12
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
    1  11   0.0035     0.0035      1   0.3378     0.5892      3
    1  12   0.0000     0.0000      0   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0078     0.0132      4   0.3631     3.2633     15        -          -        -          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0078     0.0132      4   0.3631     3.2633     15        -          -        -          -     41313.48       2960       1123        251
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt final QoR Summary         WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt final QoR Summary      0.0078     0.0132      4   0.3631     3.2633     15        -        -          -     41313.48       2960

npo-clock-opt command complete                CPU:    46 s (  0.01 hr )  ELAPSE:  1053 s (  0.29 hr )  MEM-PEAK:   513 MB
npo-clock-opt command statistics  CPU=14 sec (0.00 hr) ELAPSED=15 sec (0.00 hr) MEM-PEAK=0.501 GB
Information: Running auto PG connection. (NDM-099)
1
icc2_shell> report_timing -delay_type max -max_paths 3
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 3
        -report_by design
Design : SYSTEM_TOP
Version: O-2018.06-SP1
Date   : Sun Sep  7 15:28:38 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: U0_SYS_CTRL/cs_reg[3] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[7][7] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: FUN_REF_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (propagated)                 1.54      1.54

  U0_SYS_CTRL/cs_reg[3]/CLK (SDFFARX1)             0.00      1.54 r
  U0_SYS_CTRL/cs_reg[3]/QN (SDFFARX1)              0.50      2.04 f
  U0_SYS_CTRL/PLACE_copt_h_inst_5624/Z (NBUFFX2)   0.20      2.24 f
  U0_SYS_CTRL/PLACE_copt_h_inst_5625/Z (NBUFFX2)   0.17      2.41 f
  U0_SYS_CTRL/U147/QN (NOR3X0)                     0.31      2.73 r
  U0_SYS_CTRL/U9/QN (OAI22X1)                      0.61      3.34 f
  U0_REG_FILE/PLACE_copt_h_inst_4890/Z (NBUFFX32)
                                                   0.30      3.64 f
  U0_REG_FILE/PLACE_copt_h_inst_4889/Z (DELLN1X2)
                                                   0.86      4.50 f
  U0_REG_FILE/PLACE_copt_h_inst_4888/Z (DELLN3X2)
                                                   2.90      7.40 f
  U0_REG_FILE/U225/ZN (INVX0)                      0.25      7.65 r
  U0_REG_FILE/U186/ZN (INVX0)                      0.17      7.82 f
  U0_REG_FILE/U226/Q (AND2X1)                      0.31      8.12 f
  U0_REG_FILE/U396/Q (AND2X1)                      0.24      8.36 f
  U0_REG_FILE/PLACE_copt_h_inst_4947/Z (DELLN1X2)
                                                   0.92      9.28 f
  U0_REG_FILE/PLACE_copt_h_inst_4948/Z (NBUFFX32)
                                                   0.33      9.60 f
  U0_REG_FILE/PLACE_copt_h_inst_4949/Z (NBUFFX2)   0.19      9.79 f
  U0_REG_FILE/U187/Q (MUX21X1)                     0.26     10.05 f
  U0_REG_FILE/regfile_reg[7][7]/D (SDFFARX1)       0.00     10.05 f
  data arrival time                                         10.05

  clock FUN_REF_CLK (rise edge)                   10.00     10.00
  clock network delay (propagated)                 0.37     10.37
  clock reconvergence pessimism                    0.52     10.89
  U0_REG_FILE/regfile_reg[7][7]/CLK (SDFFARX1)     0.00     10.89 r
  clock uncertainty                               -0.20     10.69
  library setup time                              -0.65     10.04
  data required time                                        10.04
  ------------------------------------------------------------------------
  data required time                                        10.04
  data arrival time                                        -10.05
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.01



  Startpoint: U0_REG_FILE/regfile_reg[0][0] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9] (rising edge-triggered flip-flop clocked by ALU_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: ALU_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (propagated)                 1.54      1.54

  U0_REG_FILE/regfile_reg[0][0]/CLK (SDFFARX1)     0.00      1.54 r
  U0_REG_FILE/regfile_reg[0][0]/QN (SDFFARX1)      0.55      2.09 f
  U0_ALU/PLACE_copt_h_inst_5098/Z (NBUFFX16)       0.29      2.38 f
  U0_ALU/PLACE_copt_h_inst_5088/Z (NBUFFX32)       0.26      2.64 f
  U0_ALU/PLACE_copt_h_inst_5095/Z (NBUFFX2)        0.17      2.81 f
  U0_ALU/PLACE_copt_h_inst_5089/Z (DELLN1X2)       0.91      3.72 f
  U0_ALU/PLACE_copt_h_inst_5087/Z (NBUFFX32)       0.32      4.04 f
  U0_ALU/mult_42/PLACE_HFSBUF_41_300/Z (NBUFFX2)   0.21      4.25 f
  U0_ALU/mult_42/U149/QN (NOR2X0)                  0.18      4.43 r
  U0_ALU/mult_42/U9/Q (AND2X1)                     0.31      4.74 r
  U0_ALU/mult_42/S2_2_4/S (FADDX1)                 0.50      5.24 f
  U0_ALU/mult_42/S2_3_3/S (FADDX1)                 0.46      5.70 f
  U0_ALU/mult_42/S2_4_2/S (FADDX1)                 0.47      6.16 f
  U0_ALU/mult_42/S2_5_1/CO (FADDX1)                0.42      6.58 f
  U0_ALU/mult_42/S2_6_1/S (FADDX1)                 0.52      7.09 f
  U0_ALU/mult_42/S4_0/CO (FADDX1)                  0.40      7.49 f
  U0_ALU/mult_42/U66/Q (AND2X1)                    0.24      7.73 f
  U0_ALU/mult_42/FS_1/PLACE_copt_h_inst_5213/Z (NBUFFX2)
                                                   0.19      7.92 f
  U0_ALU/mult_42/FS_1/U3/Q (XOR2X1)                0.25      8.17 f
  U0_ALU/PLACE_copt_h_inst_5060/Z (DELLN2X2)       2.00     10.17 f
  U0_ALU/U247/QN (NAND2X0)                         0.21     10.38 r
  U0_ALU/U200/QN (NAND2X0)                         0.21     10.59 f
  U0_ALU/ALU_OUT_reg[9]/D (SDFFARX1)               0.00     10.59 f
  data arrival time                                         10.59

  clock ALU_CLK (rise edge)                       10.00     10.00
  clock network delay (propagated)                 0.84     10.84
  clock reconvergence pessimism                    0.52     11.36
  U0_ALU/ALU_OUT_reg[9]/CLK (SDFFARX1)             0.00     11.36 r
  clock uncertainty                               -0.20     11.16
  library setup time                              -0.58     10.59
  data required time                                        10.59
  ------------------------------------------------------------------------
  data required time                                        10.59
  data arrival time                                        -10.59
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.00



  Startpoint: U0_SYS_CTRL/cs_reg[3] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/RdData_reg[6] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: FUN_REF_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (propagated)                 1.54      1.54

  U0_SYS_CTRL/cs_reg[3]/CLK (SDFFARX1)             0.00      1.54 r
  U0_SYS_CTRL/cs_reg[3]/QN (SDFFARX1)              0.50      2.04 f
  U0_SYS_CTRL/PLACE_copt_h_inst_5624/Z (NBUFFX2)   0.20      2.24 f
  U0_SYS_CTRL/PLACE_copt_h_inst_5625/Z (NBUFFX2)   0.17      2.41 f
  U0_SYS_CTRL/U147/QN (NOR3X0)                     0.31      2.73 r
  U0_SYS_CTRL/U9/QN (OAI22X1)                      0.61      3.34 f
  U0_REG_FILE/PLACE_copt_h_inst_4890/Z (NBUFFX32)
                                                   0.30      3.64 f
  U0_REG_FILE/PLACE_copt_h_inst_4889/Z (DELLN1X2)
                                                   0.86      4.50 f
  U0_REG_FILE/PLACE_copt_h_inst_4888/Z (DELLN3X2)
                                                   2.90      7.40 f
  U0_REG_FILE/PLACE_copt_d_inst_5846/ZN (INVX0)    0.20      7.59 r
  U0_REG_FILE/U281/Q (OR2X1)                       0.23      7.83 r
  U0_REG_FILE/PLACE_HFSINV_940_221/ZN (INVX0)      0.16      7.99 f
  U0_REG_FILE/PLACE_HFSBUF_404_220/Z (NBUFFX2)     0.25      8.23 f
  U0_REG_FILE/PLACE_HFSBUF_114_219/Z (NBUFFX2)     0.21      8.44 f
  U0_REG_FILE/U329/Q (AO22X1)                      0.32      8.76 f
  U0_REG_FILE/U330/Q (AO221X1)                     0.27      9.03 f
  U0_REG_FILE/PLACE_copt_h_inst_5524/Z (NBUFFX2)   0.19      9.22 f
  U0_REG_FILE/PLACE_copt_h_inst_5580/Z (NBUFFX2)   0.15      9.37 f
  U0_REG_FILE/U336/Q (AO221X1)                     0.40      9.77 f
  U0_REG_FILE/U182/Q (AO22X1)                      0.28     10.05 f
  U0_REG_FILE/RdData_reg[6]/D (SDFFARX1)           0.00     10.05 f
  data arrival time                                         10.05

  clock FUN_REF_CLK (rise edge)                   10.00     10.00
  clock network delay (propagated)                 0.36     10.36
  clock reconvergence pessimism                    0.52     10.88
  U0_REG_FILE/RdData_reg[6]/CLK (SDFFARX1)         0.00     10.88 r
  clock uncertainty                               -0.20     10.68
  library setup time                              -0.63     10.05
  data required time                                        10.05
  ------------------------------------------------------------------------
  data required time                                        10.05
  data arrival time                                        -10.05
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.00


1
icc2_shell> report_timing -delay_type min -max_paths 3
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 3
        -report_by design
Design : SYSTEM_TOP
Version: O-2018.06-SP1
Date   : Sun Sep  7 15:28:44 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: U0_REG_FILE/regfile_reg[8][5] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/RdData_reg[5] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: FUN_REF_CLK
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (propagated)                 0.36      0.36

  U0_REG_FILE/regfile_reg[8][5]/CLK (SDFFARX1)     0.00      0.36 r
  U0_REG_FILE/regfile_reg[8][5]/Q (SDFFARX1)       0.13      0.48 f
  U0_REG_FILE/U319/Q (AO22X1)                      0.04      0.53 f
  U0_REG_FILE/PLACE_copt_h_inst_5194/Z (NBUFFX2)   0.06      0.58 f
  U0_REG_FILE/U320/Q (AO221X1)                     0.04      0.62 f
  U0_REG_FILE/U326/Q (AO221X1)                     0.06      0.69 f
  U0_REG_FILE/U181/Q (AO22X1)                      0.04      0.73 f
  U0_REG_FILE/RdData_reg[5]/D (SDFFARX1)           0.00      0.73 f
  data arrival time                                          0.73

  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (propagated)                 1.52      1.52
  clock reconvergence pessimism                   -0.52      1.00
  U0_REG_FILE/RdData_reg[5]/CLK (SDFFARX1)         0.00      1.00 r
  clock uncertainty                                0.10      1.10
  library hold time                               -0.01      1.09
  data required time                                         1.09
  ------------------------------------------------------------------------
  data required time                                         1.09
  data arrival time                                         -0.73
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.36



  Startpoint: U0_REG_FILE/regfile_reg[0][0] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0] (rising edge-triggered flip-flop clocked by ALU_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: ALU_CLK
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (propagated)                 0.37      0.37

  U0_REG_FILE/regfile_reg[0][0]/CLK (SDFFARX1)     0.00      0.37 r
  U0_REG_FILE/regfile_reg[0][0]/QN (SDFFARX1)      0.09      0.46 r
  U0_ALU/PLACE_copt_h_inst_5098/Z (NBUFFX16)       0.08      0.55 r
  U0_ALU/PLACE_HFSINV_497_298/ZN (INVX2)           0.03      0.58 f
  U0_ALU/U116/Q (AO221X1)                          0.05      0.64 f
  U0_ALU/U22/Q (AND2X1)                            0.03      0.67 f
  U0_ALU/U170/Q (OR2X1)                            0.03      0.70 f
  U0_ALU/U113/Q (AO221X1)                          0.03      0.74 f
  U0_ALU/U132/Q (OA21X1)                           0.05      0.78 f
  U0_ALU/ALU_OUT_reg[0]/D (SDFFARX1)               0.00      0.78 f
  data arrival time                                          0.78

  clock ALU_CLK (rise edge)                        0.00      0.00
  clock network delay (propagated)                 1.55      1.55
  clock reconvergence pessimism                   -0.52      1.02
  U0_ALU/ALU_OUT_reg[0]/CLK (SDFFARX1)             0.00      1.02 r
  clock uncertainty                                0.10      1.12
  library hold time                               -0.00      1.12
  data required time                                         1.12
  ------------------------------------------------------------------------
  data required time                                         1.12
  data arrival time                                         -0.78
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.34



  Startpoint: U0_REG_FILE/regfile_reg[5][7] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/RdData_reg[7] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: FUN_REF_CLK
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (propagated)                 0.37      0.37

  U0_REG_FILE/regfile_reg[5][7]/CLK (SDFFARX1)     0.00      0.37 r
  U0_REG_FILE/regfile_reg[5][7]/Q (SDFFARX1)       0.13      0.49 f
  U0_REG_FILE/U341/Q (AO22X1)                      0.05      0.54 f
  U0_REG_FILE/U342/Q (AO221X1)                     0.04      0.58 f
  U0_REG_FILE/U344/Q (AO22X1)                      0.05      0.62 f
  U0_REG_FILE/U345/Q (AO221X1)                     0.03      0.66 f
  U0_REG_FILE/PLACE_copt_h_inst_5073/Z (NBUFFX2)   0.06      0.72 f
  U0_REG_FILE/U105/Q (AO22X1)                      0.04      0.76 f
  U0_REG_FILE/RdData_reg[7]/D (SDFFARX1)           0.00      0.76 f
  data arrival time                                          0.76

  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (propagated)                 1.52      1.52
  clock reconvergence pessimism                   -0.52      1.00
  U0_REG_FILE/RdData_reg[7]/CLK (SDFFARX1)         0.00      1.00 r
  clock uncertainty                                0.10      1.10
  library hold time                               -0.01      1.09
  data required time                                         1.09
  ------------------------------------------------------------------------
  data required time                                         1.09
  data arrival time                                         -0.76
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.33


1
icc2_shell> clock_opt -from build_clock -to build_clock
Use advanced legalizer engine : 0
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (2589600 2576800)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2

Running clock synthesis step.

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (2589600 2576800)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
remove buffers/inverters in clock FUN_REF_CLK and its generated clocks:
  0 buffer(s) and 52 inverter(s) have been removed
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
remove buffers/inverters in clock FUN_UART_CLK and its generated clocks:
  6 buffer(s) and 0 inverter(s) have been removed
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
remove buffers/inverters in clock SCAN_CLK:
  no buffer or inverter has been removed

A total of 6 buffer(s) and 52 inverter(s) have been removed.
Remove clock trees finished successfully
synthesize_clock_trees
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   default      (Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 3 master clocks and 3 generated clocks. (CTS-107)
Information: Clock derating is disabled

CTS related app options set by user:
   cts.common.max_fanout = 40
   cts.common.user_instance_name_prefix = CTS_

Buffer/Inverter reference list for clock tree synthesis:
   saed90nm_m/DELLN1X2
   saed90nm_m/DELLN2X2
   saed90nm_m/DELLN3X2
   saed90nm_m/NBUFFX16
   saed90nm_m/NBUFFX32
   saed90nm_m/NBUFFX4
   saed90nm_m/AOBUFX1
   saed90nm_m/AOBUFX2
   saed90nm_m/AOBUFX4
   saed90nm_m/IBUFFX16
   saed90nm_m/IBUFFX2
   saed90nm_m/IBUFFX32
   saed90nm_m/IBUFFX4
   saed90nm_m/IBUFFX8
   saed90nm_m/INVX1
   saed90nm_m/INVX16
   saed90nm_m/INVX2
   saed90nm_m/INVX32
   saed90nm_m/INVX4
   saed90nm_m/INVX8
   saed90nm_m/AOINVX1
   saed90nm_m/AOINVX2
   saed90nm_m/AOINVX4

ICG reference list:
   saed90nm_max_cg/CGLPPSX4

Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (2589600 2576800)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
CTS NDR rule list:
   Design Base; Net Type: sink;     Rule: default rule; Min Layer: M2; Max Layer: M7
   Design Base; Net Type: internal; Rule: clk_network_NDR; Min Layer: M2; Max Layer: M7
   Design Base; Net Type: root;     Rule: clk_network_NDR; Min Layer: M2; Max Layer: M7

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.07 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Warning: There are fixed routing shapes on the net 'SCAN_CLK', so the  dont_touch flag is set on this net to prevent buffering. (CTS-032)
Use advanced legalizer engine : 0
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 87 total shapes.
Cached 708 vias out of 5808 total vias.
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.08 sec, cpu time is 0 hr : 0 min : 0.08 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Information: The stitching and editing of coupling caps is turned OFF for design 'SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3033, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 11, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 2. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Inst 'U0_CLK_GATE/U0_CGLPPSX4' did not get relocated
Inst 'U0_MUX2x1/U2' did not get relocated
Information: Relocated the clock cell 'U3_MUX2x1/U2' from (55.44, 234.64) to (55.44, 234.64). (CTS-106)
Inst 'RX_CLK_DIV/U32' did not get relocated
Inst 'RX_CLK_DIV/div_clk_reg' did not get relocated
Information: Relocated the clock cell 'U2_MUX2x1/U2' from (235.28, 177.04) to (235.28, 182.80). (CTS-106)
Inst 'TX_CLK_DIV/U33' did not get relocated
Inst 'TX_CLK_DIV/div_clk_reg' did not get relocated
Inst 'U1_MUX2x1/U2' did not get relocated
A total of 1 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.09 sec, cpu time is 0 hr : 0 min : 0.09 sec. (CTS-104)
Information: The run time for enable resynthesis is 0 hr : 0 min : 0.09 sec, cpu time is 0 hr : 0 min : 0.09 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3033, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 11, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 2. (TIM-112)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = U0_CLK_GATE/GATED_CLK
 Clocks:
     FUN_REF_CLK (default)
 Design rule constraints:
     max transition  = 0.100000
     max capacitance = 600.000000
 Number of load sinks = 17
 Number of ignore points = 0
Information: Exception 'timing' is applied on 'U0_CLK_GATE/GATED_CLK'. (CTS-062)
Information: Exception 'timing' is applied on 'U0_CLK_GATE/GATED_CLK'. (CTS-062)
Information: Exception 'timing' is applied on 'U0_CLK_GATE/GATED_CLK'. (CTS-062)
-------------------------------------------------------------
 Gate level 3 clock tree synthesis
 driving pin = U0_CLK_GATE/U0_CGLPPSX4/GCLK
 Clocks:
     FUN_REF_CLK (default)
 Design rule constraints:
     max transition  = 0.100000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
Information: Exception 'timing' is applied on 'U0_CLK_GATE/GATED_CLK'. (CTS-062)
Information: Exception 'timing' is applied on 'U0_CLK_GATE/GATED_CLK'. (CTS-062)
Information: Exception 'timing' is applied on 'U0_CLK_GATE/GATED_CLK'. (CTS-062)
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = U0_MUX2x1/U2/Q
 Clocks:
     FUN_REF_CLK (default)
 Design rule constraints:
     max transition  = 0.100000
     max capacitance = 600.000000
 Number of load sinks = 235
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.671711/__ min r/f: 0.671711/__) : skew = 0.000000 : U0_CLK_GATE/U0_CGLPPSX4/CLK
 Added 28 Repeaters. Built 6 Repeater Levels
 Phase delay: U0_MUX2x1/U2/IN2 : (2.962 2.190) : skew = 0.772
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = FUN_REF_CLK
 Clocks:
     FUN_REF_CLK (default)
 Design rule constraints:
     max transition  = 0.100000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 2.961617/__ min r/f: 2.189598/__) : skew = 0.772018 : U0_MUX2x1/U2/IN2
-------------------------------------------------------------
 Gate level 5 clock tree synthesis
 driving pin = U3_MUX2x1/U2/Q
 Clocks:
     FUN_UART_CLK (default)
 Design rule constraints:
     max transition  = 0.100000
     max capacitance = 600.000000
 Number of load sinks = 28
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 5 clock tree synthesis
 driving pin = U2_MUX2x1/U2/Q
 Clocks:
     FUN_UART_CLK (default)
 Design rule constraints:
     max transition  = 0.100000
     max capacitance = 600.000000
 Number of load sinks = 38
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = RX_CLK_DIV/o_div_clk
 Clocks:
     FUN_UART_CLK (default)
 Design rule constraints:
     max transition  = 0.100000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
Information: Exception 'timing' is applied on 'RX_CLK_DIV/o_div_clk'. (CTS-062)
Information: Exception 'timing' is applied on 'RX_CLK_DIV/o_div_clk'. (CTS-062)
Information: Exception 'timing' is applied on 'RX_CLK_DIV/o_div_clk'. (CTS-062)
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.603580/__ min r/f: 0.603580/__) : skew = 0.000000 : U3_MUX2x1/U2/IN2
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = TX_CLK_DIV/o_div_clk
 Clocks:
     FUN_UART_CLK (default)
 Design rule constraints:
     max transition  = 0.100000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
Information: Exception 'timing' is applied on 'TX_CLK_DIV/o_div_clk'. (CTS-062)
Information: Exception 'timing' is applied on 'TX_CLK_DIV/o_div_clk'. (CTS-062)
Information: Exception 'timing' is applied on 'TX_CLK_DIV/o_div_clk'. (CTS-062)
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.553493/__ min r/f: 0.551052/__) : skew = 0.002441 : U2_MUX2x1/U2/IN2
-------------------------------------------------------------
 Gate level 3 clock tree synthesis
 driving pin = RX_CLK_DIV/U32/Q
 Clocks:
     FUN_UART_CLK (default)
 Design rule constraints:
     max transition  = 0.100000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
Information: Exception 'timing' is applied on 'RX_CLK_DIV/o_div_clk'. (CTS-062)
Information: Exception 'timing' is applied on 'RX_CLK_DIV/o_div_clk'. (CTS-062)
Information: Exception 'timing' is applied on 'RX_CLK_DIV/o_div_clk'. (CTS-062)
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.675983/__ min r/f: 0.675983/__) : skew = 0.000000 : U3_MUX2x1/U2/IN2
-------------------------------------------------------------
 Gate level 3 clock tree synthesis
 driving pin = TX_CLK_DIV/U33/Q
 Clocks:
     FUN_UART_CLK (default)
 Design rule constraints:
     max transition  = 0.100000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
Information: Exception 'timing' is applied on 'TX_CLK_DIV/o_div_clk'. (CTS-062)
Information: Exception 'timing' is applied on 'TX_CLK_DIV/o_div_clk'. (CTS-062)
Information: Exception 'timing' is applied on 'TX_CLK_DIV/o_div_clk'. (CTS-062)
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.553493/__ min r/f: 0.551052/__) : skew = 0.002441 : U2_MUX2x1/U2/IN2
-------------------------------------------------------------
 Gate level 3 clock tree synthesis
 driving pin = RX_CLK_DIV/div_clk_reg/Q
 Clocks:
     FUN_UART_CLK (default)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 2
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 1.047859/__ min r/f: 1.047859/__) : skew = 0.000000 : RX_CLK_DIV/U32/IN2
-------------------------------------------------------------
 Gate level 3 clock tree synthesis
 driving pin = TX_CLK_DIV/div_clk_reg/Q
 Clocks:
     FUN_UART_CLK (default)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 2
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.951614/__ min r/f: 0.949173/__) : skew = 0.002441 : TX_CLK_DIV/U33/IN2
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = U1_MUX2x1/U2/Q
 Clocks:
     FUN_UART_CLK (default)
 Design rule constraints:
     max transition  = 0.100000
     max capacitance = 600.000000
 Number of load sinks = 18
 Number of ignore points = 0
 Number of gates with existing phase delay = 4
    1. Phase delay = (max r/f: 1.840954/__ min r/f: 1.840954/__) : skew = 0.000000 : RX_CLK_DIV/div_clk_reg/CLK
    2. Phase delay = (max r/f: 1.815491/__ min r/f: 1.813049/__) : skew = 0.002441 : TX_CLK_DIV/div_clk_reg/CLK
    3. Phase delay = (max r/f: 1.042080/__ min r/f: 1.042080/__) : skew = 0.000000 : RX_CLK_DIV/U32/IN1
    4. Phase delay = (max r/f: 1.004810/__ min r/f: 1.002369/__) : skew = 0.002441 : TX_CLK_DIV/U33/IN1
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = FUN_UART_CLK
 Clocks:
     FUN_UART_CLK (default)
 Design rule constraints:
     max transition  = 0.100000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 2.422810/__ min r/f: 0.473251/__) : skew = 1.949558 : U1_MUX2x1/U2/IN2
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.98 sec, cpu time is 0 hr : 0 min : 0.98 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
There are 3 buffers and 28 inverters added (total area 1382.40) by Clock Tree Synthesis.
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
Information: The net parasitics of block SYSTEM_TOP are cleared. (TIM-123)
Total number of global routed clock nets: 40
Information: The run time for clock net global routing is 0 hr : 0 min : 0.27 sec, cpu time is 0 hr : 0 min : 0.26 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design'. (TIM-125)
Information: Design SYSTEM_TOP_cts has 3063 nets, 39 global routed, 1 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'SYSTEM_TOP'. (NEX-022)
Information: Design Average RC for design SYSTEM_TOP_cts  (NEX-011)
Information: r = 0.562500 ohm/um, via_r = 0.900000 ohm/cut, c = 0.106022 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.564512 ohm/um, via_r = 0.900000 ohm/cut, c = 0.091222 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3061, routed nets = 40, across physical hierarchy nets = 0, parasitics cached nets = 41, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 2. (TIM-112)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: FUN_REF_CLK mode: default root: FUN_REF_CLK

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: FUN_REF_CLK, Mode: default, Root: FUN_REF_CLK
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.7619; ID = 3.0191; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 1316.0448; ClockCellArea = 73352.7266; Clock = FUN_REF_CLK; Mode = default; Corner = default; ClockRoot = FUN_REF_CLK. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: FUN_REF_CLK, Mode: default, Root: FUN_REF_CLK
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.7619; ID = 3.0191; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 1316.0448; ClockCellArea = 73352.7266; Clock = FUN_REF_CLK; Mode = default; Corner = default; ClockRoot = FUN_REF_CLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
-------------------------------------------------------------
Fixing clock: FUN_UART_CLK mode: default root: FUN_UART_CLK

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: FUN_UART_CLK, Mode: default, Root: FUN_UART_CLK
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.9590; ID = 2.4965; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 0.0000; ClockCellArea = 144126.8281; Clock = FUN_UART_CLK; Mode = default; Corner = default; ClockRoot = FUN_UART_CLK. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: FUN_UART_CLK, Mode: default, Root: FUN_UART_CLK
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.9590; ID = 2.4965; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 0.0000; ClockCellArea = 144126.8281; Clock = FUN_UART_CLK; Mode = default; Corner = default; ClockRoot = FUN_UART_CLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
-------------------------------------------------------------
Optimizing clock tree
clock: FUN_REF_CLK mode: default root: FUN_REF_CLK
Clock QoR Before Optimization:
Clock: FUN_REF_CLK, Mode: default, Root: FUN_REF_CLK
Information: CTS QoR Pre Optimization: GlobalSkew = 0.7619; ID = 3.0191; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 1316.0448; ClockCellArea = 73352.7266; Clock = FUN_REF_CLK; Mode = default; Corner = default; ClockRoot = FUN_REF_CLK. (CTS-037)

Begin Network Flow Based Optimization:
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
Default network flow optimizer made 14 successful improvements out of 20 iterations
Resized 7, relocated 1, deleted 0, inserted 1, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 0.28 sec, cpu time is 0 hr : 0 min : 0.28 sec.
Ran incremental ZGR 19 time(s) for 37 net(s) and restored ZGR 4 time(s) for 7 net(s)
Clock Qor After Network Flow Optimization:
Clock: FUN_REF_CLK, Mode: default, Root: FUN_REF_CLK
Information: CTS QoR Post Optimization: GlobalSkew = 0.1060; ID = 1.5627; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 1104.0768; ClockCellArea = 73140.7578; Clock = FUN_REF_CLK; Mode = default; Corner = default; ClockRoot = FUN_REF_CLK. (CTS-037)

Begin Layer Optimization:

Beginning layer optimization ...
Clock FUN_REF_CLK: 31 nets unchanged because there is no cap variation on their layers
All clocks: total net count: 31
All clocks: total committed/restored net count: 0/0
All clocks: total count of nets with two layers: 0 (skipped)
All clocks: total count of nets with unchanged layers: 31

Ending layer optimization ...

The elapsed time for layer optimization is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Layer Optimization:
Clock: FUN_REF_CLK, Mode: default, Root: FUN_REF_CLK
Information: CTS QoR Post Optimization: GlobalSkew = 0.1060; ID = 1.5627; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 1104.0768; ClockCellArea = 73140.7578; Clock = FUN_REF_CLK; Mode = default; Corner = default; ClockRoot = FUN_REF_CLK. (CTS-037)

Begin Area Recovery Buffer Removal:
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
AR: deleted 8 cell(s)
Ran incremental ZGR 12 time(s) for 16 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Removal:
Clock: FUN_REF_CLK, Mode: default, Root: FUN_REF_CLK
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.1060; ID = 1.5627; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 764.9280; ClockCellArea = 72801.6094; Clock = FUN_REF_CLK; Mode = default; Corner = default; ClockRoot = FUN_REF_CLK. (CTS-037)

Begin Area Recovery Resizing:
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
AR: resized 9 out of 23 cell(s)
Ran incremental ZGR 9 time(s) for 18 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Resizing:
Clock: FUN_REF_CLK, Mode: default, Root: FUN_REF_CLK
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.1060; ID = 1.5627; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 452.5056; ClockCellArea = 72489.1875; Clock = FUN_REF_CLK; Mode = default; Corner = default; ClockRoot = FUN_REF_CLK. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 0.24 sec, cpu time is 0 hr : 0 min : 0.24 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.54 sec, cpu time is 0 hr : 0 min : 0.54 sec.
-------------------------------------------------------------
Optimizing clock tree
clock: FUN_UART_CLK mode: default root: FUN_UART_CLK
Clock QoR Before Optimization:
Clock: FUN_UART_CLK, Mode: default, Root: FUN_UART_CLK
Information: CTS QoR Pre Optimization: GlobalSkew = 1.9590; ID = 2.4965; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 0.0000; ClockCellArea = 144126.8281; Clock = FUN_UART_CLK; Mode = default; Corner = default; ClockRoot = FUN_UART_CLK. (CTS-037)

Begin Network Flow Based Optimization:
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
Default network flow optimizer made 7 successful improvements out of 11 iterations
Resized 1, relocated 0, deleted 0, inserted 5, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 0.17 sec, cpu time is 0 hr : 0 min : 0.17 sec.
Ran incremental ZGR 14 time(s) for 26 net(s) and restored ZGR 6 time(s) for 10 net(s)
Clock Qor After Network Flow Optimization:
Clock: FUN_UART_CLK, Mode: default, Root: FUN_UART_CLK
Information: CTS QoR Post Optimization: GlobalSkew = 0.1788; ID = 2.3241; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 150.2208; ClockCellArea = 144278.8906; Clock = FUN_UART_CLK; Mode = default; Corner = default; ClockRoot = FUN_UART_CLK. (CTS-037)

Begin Layer Optimization:

Beginning layer optimization ...
Clock FUN_UART_CLK: 12 nets unchanged because there is no cap variation on their layers
All clocks: total net count: 12
All clocks: total committed/restored net count: 0/0
All clocks: total count of nets with two layers: 0 (skipped)
All clocks: total count of nets with unchanged layers: 12

Ending layer optimization ...

The elapsed time for layer optimization is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Layer Optimization:
Clock: FUN_UART_CLK, Mode: default, Root: FUN_UART_CLK
Information: CTS QoR Post Optimization: GlobalSkew = 0.1788; ID = 2.3241; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 150.2208; ClockCellArea = 144278.8906; Clock = FUN_UART_CLK; Mode = default; Corner = default; ClockRoot = FUN_UART_CLK. (CTS-037)

Begin Area Recovery Buffer Removal:
AR: deleted 0 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Removal:
Clock: FUN_UART_CLK, Mode: default, Root: FUN_UART_CLK
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.1788; ID = 2.3241; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 150.2208; ClockCellArea = 144278.8906; Clock = FUN_UART_CLK; Mode = default; Corner = default; ClockRoot = FUN_UART_CLK. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 3 out of 12 cell(s)
Ran incremental ZGR 3 time(s) for 6 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Resizing:
Clock: FUN_UART_CLK, Mode: default, Root: FUN_UART_CLK
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.1774; ID = 2.2984; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 100.4544; ClockCellArea = 144229.1250; Clock = FUN_UART_CLK; Mode = default; Corner = default; ClockRoot = FUN_UART_CLK. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.20 sec, cpu time is 0 hr : 0 min : 0.20 sec.
Information: The run time for skew latency optimization is 0 hr : 0 min : 0.74 sec, cpu time is 0 hr : 0 min : 0.74 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: FUN_REF_CLK mode: default root: FUN_REF_CLK
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: FUN_REF_CLK, Mode: default, Root: FUN_REF_CLK
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1060; ID = 1.5627; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 452.5056; ClockCellArea = 72489.1875; Clock = FUN_REF_CLK; Mode = default; Corner = default; ClockRoot = FUN_REF_CLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
-------------------------------------------------------------
Fixing clock: FUN_UART_CLK mode: default root: FUN_UART_CLK
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: FUN_UART_CLK, Mode: default, Root: FUN_UART_CLK
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1774; ID = 2.2984; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 100.4544; ClockCellArea = 144229.1250; Clock = FUN_UART_CLK; Mode = default; Corner = default; ClockRoot = FUN_UART_CLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
All together, ran incremental ZGR 57 time(s) for 103 net(s) and restoring ZGR invoked 10 time(s) for 17 net(s)
There are 6 buffers added and 8 inverters reduced by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 262 total shapes.
Cached 708 vias out of 7228 total vias.

Legalizing Top Level Design SYSTEM_TOP ... 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     61662.4         2928        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   2928
number of references:                77
number of site rows:                 86
number of locations attempted:    67026
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2522 (28774 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            0.947 um ( 0.33 row height)
rms weighted cell displacement:   0.947 um ( 0.33 row height)
max cell displacement:            8.851 um ( 3.07 row height)
avg cell displacement:            0.286 um ( 0.10 row height)
avg weighted cell displacement:   0.286 um ( 0.10 row height)
number of cells moved:              364
number of large displacements:        2
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U0_REG_FILE/PLACE_copt_h_inst_5547 (NBUFFX2)
  Input location: (112.72,64.72)
  Legal location: (110.8,73.36)
  Displacement:   8.851 um ( 3.07 row height)
Cell: U0_REG_FILE/PLACE_copt_h_inst_5606 (NBUFFX2)
  Input location: (114.64,64.72)
  Legal location: (114.64,73.36)
  Displacement:   8.640 um ( 3.00 row height)
Cell: U0_REG_FILE/PLACE_copt_h_inst_5751 (NBUFFX2)
  Input location: (90.96,87.76)
  Legal location: (96.72,84.88)
  Displacement:   6.440 um ( 2.24 row height)
Cell: U0_REG_FILE/PLACE_copt_h_inst_5793 (NBUFFX2)
  Input location: (88.08,84.88)
  Legal location: (90.64,79.12)
  Displacement:   6.303 um ( 2.19 row height)
Cell: U0_REG_FILE/U113 (AO22X1)
  Input location: (117.52,41.68)
  Legal location: (115.28,35.92)
  Displacement:   6.180 um ( 2.15 row height)
Cell: U0_REG_FILE/PLACE_copt_h_inst_5728 (NBUFFX2)
  Input location: (111.12,67.6)
  Legal location: (108.88,73.36)
  Displacement:   6.180 um ( 2.15 row height)
Cell: U0_REG_FILE/U73 (AO22X1)
  Input location: (112.08,61.84)
  Legal location: (114,56.08)
  Displacement:   6.072 um ( 2.11 row height)
Cell: PLACE_copt_h_inst_4842 (NBUFFX8)
  Input location: (126.48,44.56)
  Legal location: (128.4,50.32)
  Displacement:   6.072 um ( 2.11 row height)
Cell: U0_REG_FILE/U241 (AO22X1)
  Input location: (116.88,67.6)
  Legal location: (118.48,73.36)
  Displacement:   5.978 um ( 2.08 row height)
Cell: U0_REG_FILE/PLACE_copt_h_inst_5663 (NBUFFX2)
  Input location: (114.96,67.6)
  Legal location: (116.56,73.36)
  Displacement:   5.978 um ( 2.08 row height)

 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 0.34 sec, cpu time is 0 hr : 0 min : 0.34 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 37 flat clock tree nets.
There are 40 non-sink instances (total area 810.09) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 9 buffers and 20 inverters (total area 619.32).

Skew Bottleneck Analysis:

Largest skew jumps (> 0.1 or 50 percent of the global skew) of the terms for clock FUN_REF_CLK:
  Skewgroup: default_FUN_REF_CLK, Corner: default
    Skew jumped by 0.102 at term U0_MUX2x1/U2/Q 
 Compilation of clock trees finished successfully
 Run time for cts 00:00:02.68u 00:00:00.00s 00:00:02.69e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-032    1  Warning  There are fixed routing shapes on the net '%s', so the ...
1

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (2589600 2576800)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Use advanced legalizer engine : 0
Information: Current block utilization is '0.64910', effective utilization is '0.65388'. (OPT-055)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3059, routed nets = 38, across physical hierarchy nets = 0, parasitics cached nets = 91, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 4. (TIM-112)

    Scenario default  WNS = 0.134981, TNS = 3.705885, NVP = 98

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:17:45     0.135     3.706 40320.000     0.000     0.000      1123       219         0     0.000       513 



Information: Running auto PG connection. (NDM-099)
1
icc2_shell> #report_clock_qor -type summary
icc2_shell> clock_opt -from route_clock -to route_clock
Use advanced legalizer engine : 0
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (2589600 2576800)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2

Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   74  Alloctr   75  Proc 1718 
GR will route in ATREE-style.
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        off                 
global.global_route_topology_style                      :        1                   
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,268.96,267.68)
Number of routing layers = 9
layer M1, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Ver, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Hor, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Ver, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   75  Alloctr   75  Proc 1718 
Net statistics:
Total number of nets     = 3061
Number of nets to route  = 38
Number of nets with min-layer-mode soft = 37
Number of nets with min-layer-mode soft-cost-medium = 37
Number of nets with max-layer-mode hard = 37
40 nets are fully connected,
 of which 3 are detail routed and 37 are global routed.
27 nets have non-default rule clk_network_NDR
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   76  Alloctr   76  Proc 1718 
Average gCell capacity  1.15     on layer (1)    M1
Average gCell capacity  8.63     on layer (2)    M2
Average gCell capacity  4.22     on layer (3)    M3
Average gCell capacity  4.23     on layer (4)    M4
Average gCell capacity  2.13     on layer (5)    M5
Average gCell capacity  2.12     on layer (6)    M6
Average gCell capacity  0.99     on layer (7)    M7
Average gCell capacity  0.34     on layer (8)    M8
Average gCell capacity  0.22     on layer (9)    M9
Average number of tracks per gCell 9.05  on layer (1)    M1
Average number of tracks per gCell 9.11  on layer (2)    M2
Average number of tracks per gCell 4.54  on layer (3)    M3
Average number of tracks per gCell 4.57  on layer (4)    M4
Average number of tracks per gCell 2.28  on layer (5)    M5
Average number of tracks per gCell 2.29  on layer (6)    M6
Average number of tracks per gCell 1.15  on layer (7)    M7
Average number of tracks per gCell 0.78  on layer (8)    M8
Average number of tracks per gCell 0.58  on layer (9)    M9
Number of gCells = 77004
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   76  Alloctr   77  Proc 1718 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   76  Alloctr   77  Proc 1718 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   76  Alloctr   77  Proc 1718 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   76  Alloctr   77  Proc 1718 
Initial. Routing result:
Initial. Both Dirs: Overflow =     1 Max = 2 GRCs =     4 (0.02%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     1 Max = 2 (GRCs =  1) GRCs =     4 (0.05%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     1 Max = 2 (GRCs =  1) GRCs =     4 (0.05%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 7162.94
Initial. Layer M1 wire length = 96.50
Initial. Layer M2 wire length = 151.72
Initial. Layer M3 wire length = 3659.43
Initial. Layer M4 wire length = 2947.05
Initial. Layer M5 wire length = 276.24
Initial. Layer M6 wire length = 32.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 1420
Initial. Via VIA12C count = 412
Initial. Via VIA23C count = 412
Initial. Via VIA34C count = 527
Initial. Via VIA45C count = 53
Initial. Via VIA56C count = 16
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   76  Alloctr   77  Proc 1718 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 1 GRCs =     3 (0.02%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.04%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.04%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 7166.52
phase1. Layer M1 wire length = 96.50
phase1. Layer M2 wire length = 157.69
phase1. Layer M3 wire length = 3659.28
phase1. Layer M4 wire length = 2944.82
phase1. Layer M5 wire length = 276.24
phase1. Layer M6 wire length = 32.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 1417
phase1. Via VIA12C count = 412
phase1. Via VIA23C count = 411
phase1. Via VIA34C count = 525
phase1. Via VIA45C count = 53
phase1. Via VIA56C count = 16
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   76  Alloctr   77  Proc 1718 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 7166.52
phase2. Layer M1 wire length = 96.50
phase2. Layer M2 wire length = 157.69
phase2. Layer M3 wire length = 3659.28
phase2. Layer M4 wire length = 2944.82
phase2. Layer M5 wire length = 276.24
phase2. Layer M6 wire length = 32.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 1417
phase2. Via VIA12C count = 412
phase2. Via VIA23C count = 411
phase2. Via VIA34C count = 525
phase2. Via VIA45C count = 53
phase2. Via VIA56C count = 16
phase2. Via VIA67C count = 0
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   76  Alloctr   77  Proc 1718 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  2.37 %
Peak    vertical track utilization   = 75.00 %
Average horizontal track utilization =  1.48 %
Peak    horizontal track utilization = 57.14 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   76  Alloctr   77  Proc 1718 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[GR: Done] Total (MB): Used   76  Alloctr   77  Proc 1718 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   74  Alloctr   75  Proc 1718 

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   70  Alloctr   71  Proc 1718 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 183 of 1515


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   71  Alloctr   72  Proc 1718 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   71  Alloctr   72  Proc 1718 

Number of wires with overlap after iteration 1 = 11 of 1378


Wire length and via report:
---------------------------
Number of M1 wires: 7            POLYCON: 0
Number of M2 wires: 395                  VIA12C: 412
Number of M3 wires: 603                  VIA23C: 418
Number of M4 wires: 331                  VIA34C: 498
Number of M5 wires: 38           VIA45C: 50
Number of M6 wires: 4            VIA56C: 6
Number of M7 wires: 0            VIA67C: 0
Number of M8 wires: 0            VIA78C: 0
Number of M9 wires: 0            VIA89C: 0
Total number of wires: 1378              vias: 1384

Total M1 wire length: 2.2
Total M2 wire length: 309.8
Total M3 wire length: 3711.1
Total M4 wire length: 2769.2
Total M5 wire length: 277.5
Total M6 wire length: 14.1
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total wire length: 7083.9

Longest M1 wire length: 0.4
Longest M2 wire length: 16.3
Longest M3 wire length: 216.6
Longest M4 wire length: 119.0
Longest M5 wire length: 85.1
Longest M6 wire length: 6.4
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   70  Alloctr   71  Proc 1718 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   76  Alloctr   77  Proc 1718 
Total number of nets = 3061, of which 0 are not extracted
Total number of open nets = 3021, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/100 Partitions, Violations =  0
Routed  2/100 Partitions, Violations =  0
Routed  3/100 Partitions, Violations =  0
Routed  4/100 Partitions, Violations =  0
Routed  5/100 Partitions, Violations =  0
Routed  6/100 Partitions, Violations =  0
Routed  7/100 Partitions, Violations =  0
Routed  8/100 Partitions, Violations =  15
Routed  9/100 Partitions, Violations =  15
Routed  10/100 Partitions, Violations = 15
Routed  11/100 Partitions, Violations = 15
Routed  12/100 Partitions, Violations = 16
Routed  13/100 Partitions, Violations = 16
Routed  14/100 Partitions, Violations = 18
Routed  15/100 Partitions, Violations = 18
Routed  17/100 Partitions, Violations = 18
Routed  18/100 Partitions, Violations = 17
Routed  19/100 Partitions, Violations = 17
Routed  20/100 Partitions, Violations = 17
Routed  21/100 Partitions, Violations = 17
Routed  22/100 Partitions, Violations = 17
Routed  23/100 Partitions, Violations = 17
Routed  24/100 Partitions, Violations = 17
Routed  25/100 Partitions, Violations = 17
Routed  26/100 Partitions, Violations = 17
Routed  27/100 Partitions, Violations = 17
Routed  28/100 Partitions, Violations = 17
Routed  30/100 Partitions, Violations = 17
Routed  31/100 Partitions, Violations = 17
Routed  32/100 Partitions, Violations = 17
Routed  33/100 Partitions, Violations = 19
Routed  34/100 Partitions, Violations = 19
Routed  35/100 Partitions, Violations = 19
Routed  39/100 Partitions, Violations = 19
Routed  40/100 Partitions, Violations = 19
Routed  41/100 Partitions, Violations = 19
Routed  42/100 Partitions, Violations = 19
Routed  43/100 Partitions, Violations = 19
Routed  44/100 Partitions, Violations = 19
Routed  45/100 Partitions, Violations = 19
Routed  49/100 Partitions, Violations = 19
Routed  50/100 Partitions, Violations = 22
Routed  51/100 Partitions, Violations = 22
Routed  52/100 Partitions, Violations = 22
Routed  53/100 Partitions, Violations = 22
Routed  54/100 Partitions, Violations = 22
Routed  58/100 Partitions, Violations = 22
Routed  59/100 Partitions, Violations = 22
Routed  60/100 Partitions, Violations = 22
Routed  61/100 Partitions, Violations = 22
Routed  62/100 Partitions, Violations = 22
Routed  63/100 Partitions, Violations = 22
Routed  66/100 Partitions, Violations = 22
Routed  67/100 Partitions, Violations = 25
Routed  68/100 Partitions, Violations = 25
Routed  69/100 Partitions, Violations = 25
Routed  70/100 Partitions, Violations = 25
Routed  71/100 Partitions, Violations = 25
Routed  72/100 Partitions, Violations = 25
Routed  74/100 Partitions, Violations = 25
Routed  75/100 Partitions, Violations = 25
Routed  76/100 Partitions, Violations = 25
Routed  77/100 Partitions, Violations = 25
Routed  78/100 Partitions, Violations = 25
Routed  79/100 Partitions, Violations = 25
Routed  81/100 Partitions, Violations = 25
Routed  82/100 Partitions, Violations = 25
Routed  83/100 Partitions, Violations = 25
Routed  84/100 Partitions, Violations = 26
Routed  87/100 Partitions, Violations = 26
Routed  88/100 Partitions, Violations = 26
Routed  89/100 Partitions, Violations = 25
Routed  92/100 Partitions, Violations = 25
Routed  93/100 Partitions, Violations = 25
Routed  94/100 Partitions, Violations = 25
Routed  96/100 Partitions, Violations = 25

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      25
        Diff net spacing : 12
        Internal-only types : 13

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 0] Total (MB): Used   84  Alloctr   85  Proc 1718 

End DR iteration 0 with 100 parts

Start DR iteration 1: non-uniform partition
Routed  1/6 Partitions, Violations =    22
Routed  2/6 Partitions, Violations =    19
Routed  3/6 Partitions, Violations =    17
Routed  4/6 Partitions, Violations =    15
Routed  5/6 Partitions, Violations =    13
Routed  6/6 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:00 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 1] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 1] Total (MB): Used   84  Alloctr   85  Proc 1718 

End DR iteration 1 with 6 parts

Finish DR since reached 0 DRC

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   70  Alloctr   71  Proc 1718 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   70  Alloctr   71  Proc 1718 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    7126 micron
Total Number of Contacts =             1371
Total Number of Wires =                1284
Total Number of PtConns =              220
Total Number of Routed Wires =       1284
Total Routed Wire Length =           7092 micron
Total Number of Routed Contacts =       1371
        Layer          M1 :          1 micron
        Layer          M2 :        351 micron
        Layer          M3 :       3691 micron
        Layer          M4 :       2760 micron
        Layer          M5 :        309 micron
        Layer          M6 :         14 micron
        Layer          M7 :          0 micron
        Layer          M8 :          0 micron
        Layer          M9 :          0 micron
        Via        VIA56C :          6
        Via        VIA45C :          4
        Via   VIA45C(rot) :         46
        Via        VIA34C :        485
        Via   VIA23C(rot) :        417
        Via        VIA12C :        279
        Via        VIA12B :        134

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 1371 vias)
 
    Layer VIA1       =  0.00% (0      / 413     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (413     vias)
    Layer VIA2       =  0.00% (0      / 417     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (417     vias)
    Layer VIA3       =  0.00% (0      / 485     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (485     vias)
    Layer VIA4       =  0.00% (0      / 50      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (50      vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 
  Total double via conversion rate    =  0.00% (0 / 1371 vias)
 
    Layer VIA1       =  0.00% (0      / 413     vias)
    Layer VIA2       =  0.00% (0      / 417     vias)
    Layer VIA3       =  0.00% (0      / 485     vias)
    Layer VIA4       =  0.00% (0      / 50      vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 1371 vias)
 
    Layer VIA1       =  0.00% (0      / 413     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (413     vias)
    Layer VIA2       =  0.00% (0      / 417     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (417     vias)
    Layer VIA3       =  0.00% (0      / 485     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (485     vias)
    Layer VIA4       =  0.00% (0      / 50      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (50      vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 

Total number of nets = 3061
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block SYSTEM_TOP are cleared. (TIM-123)
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
route.global.global_route_topology_style 0
Information: The stitching and editing of coupling caps is turned OFF for design 'SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design'. (TIM-125)
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
Information: Design SYSTEM_TOP_cts has 3061 nets, 0 global routed, 38 detail routed. (NEX-024)
Information: The stitching and editing of coupling caps is turned OFF for design 'SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design'. (TIM-125)
Information: The RC mode used is CTO for design 'SYSTEM_TOP'. (NEX-022)
Information: Design Average RC for design SYSTEM_TOP_cts  (NEX-011)
Information: r = 0.562500 ohm/um, via_r = 0.900000 ohm/cut, c = 0.106003 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.564527 ohm/um, via_r = 0.900000 ohm/cut, c = 0.091219 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3059, routed nets = 38, across physical hierarchy nets = 0, parasitics cached nets = 39, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 2. (TIM-112)

Mode:default          Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
FUN_REF_CLK  Yes     0.3928  0.3928  1.4606  1.4606   default
FUN_UART_CLK Yes     0.5623  0.5623  2.2411  2.2411   default
FUN_TX_CLK   Yes     0.1047  0.1047  0.6094  0.6094   default
FUN_RX_CLK   Yes     0.1046  0.1046  0.6326  0.6326   default
ALU_CLK      Yes     0.0000  0.0000  0.0000  0.0000   default
SCAN_CLK     Yes         --      --      --      --   default


Information: Running auto PG connection. (NDM-099)
1
icc2_shell> clock_opt -from route_clock -to final_opto
Use advanced legalizer engine : 0
Information: The stitching and editing of coupling caps is turned OFF for design 'SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (2589600 2576800)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2

Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   74  Alloctr   75  Proc 1718 
GR will route in ATREE-style.
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        off                 
global.global_route_topology_style                      :        1                   
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,268.96,267.68)
Number of routing layers = 9
layer M1, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Ver, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Hor, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Ver, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   75  Alloctr   75  Proc 1718 
Warning: No existing global route is available for reuse in incremental global routing. (ZRT-586)
Net statistics:
Total number of nets     = 3061
Number of nets to route  = 38
Number of nets with min-layer-mode soft = 37
Number of nets with min-layer-mode soft-cost-medium = 37
Number of nets with max-layer-mode hard = 37
40 nets are fully connected,
 of which 40 are detail routed and 0 are global routed.
27 nets have non-default rule clk_network_NDR
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   76  Alloctr   76  Proc 1718 
Average gCell capacity  1.15     on layer (1)    M1
Average gCell capacity  8.59     on layer (2)    M2
Average gCell capacity  4.15     on layer (3)    M3
Average gCell capacity  4.19     on layer (4)    M4
Average gCell capacity  2.13     on layer (5)    M5
Average gCell capacity  2.12     on layer (6)    M6
Average gCell capacity  0.99     on layer (7)    M7
Average gCell capacity  0.34     on layer (8)    M8
Average gCell capacity  0.22     on layer (9)    M9
Average number of tracks per gCell 9.05  on layer (1)    M1
Average number of tracks per gCell 9.11  on layer (2)    M2
Average number of tracks per gCell 4.54  on layer (3)    M3
Average number of tracks per gCell 4.57  on layer (4)    M4
Average number of tracks per gCell 2.28  on layer (5)    M5
Average number of tracks per gCell 2.29  on layer (6)    M6
Average number of tracks per gCell 1.15  on layer (7)    M7
Average number of tracks per gCell 0.78  on layer (8)    M8
Average number of tracks per gCell 0.58  on layer (9)    M9
Number of gCells = 77004
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   76  Alloctr   77  Proc 1718 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   76  Alloctr   77  Proc 1718 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   76  Alloctr   77  Proc 1718 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   76  Alloctr   77  Proc 1718 
Initial. Routing result:
Initial. Both Dirs: Overflow =     1 Max = 1 GRCs =    13 (0.08%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     1 Max = 1 (GRCs = 13) GRCs =    13 (0.15%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     1 Max = 1 (GRCs = 13) GRCs =    13 (0.15%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12C count = 0
Initial. Via VIA23C count = 0
Initial. Via VIA34C count = 0
Initial. Via VIA45C count = 0
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   76  Alloctr   77  Proc 1718 
phase1. Routing result:
phase1. Both Dirs: Overflow =     1 Max = 1 GRCs =    13 (0.08%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     1 Max = 1 (GRCs = 13) GRCs =    13 (0.15%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     1 Max = 1 (GRCs = 13) GRCs =    13 (0.15%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12C count = 0
phase1. Via VIA23C count = 0
phase1. Via VIA34C count = 0
phase1. Via VIA45C count = 0
phase1. Via VIA56C count = 0
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   76  Alloctr   77  Proc 1718 
phase2. Routing result:
phase2. Both Dirs: Overflow =     1 Max = 1 GRCs =    13 (0.08%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     1 Max = 1 (GRCs = 13) GRCs =    13 (0.15%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     1 Max = 1 (GRCs = 13) GRCs =    13 (0.15%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 0.00
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 0.00
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 0
phase2. Via VIA12C count = 0
phase2. Via VIA23C count = 0
phase2. Via VIA34C count = 0
phase2. Via VIA45C count = 0
phase2. Via VIA56C count = 0
phase2. Via VIA67C count = 0
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   76  Alloctr   77  Proc 1718 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  1.58 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  0.73 %
Peak    horizontal track utilization = 21.43 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   76  Alloctr   77  Proc 1718 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[GR: Done] Total (MB): Used   76  Alloctr   77  Proc 1718 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   74  Alloctr   75  Proc 1718 

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   70  Alloctr   71  Proc 1718 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   76  Alloctr   76  Proc 1718 
Total number of nets = 3061, of which 0 are not extracted
Total number of open nets = 3021, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/100 Partitions, Violations =  0
Routed  2/100 Partitions, Violations =  0
Routed  3/100 Partitions, Violations =  0
Routed  4/100 Partitions, Violations =  0
Routed  5/100 Partitions, Violations =  0
Routed  6/100 Partitions, Violations =  0
Routed  7/100 Partitions, Violations =  0
Routed  8/100 Partitions, Violations =  0
Routed  9/100 Partitions, Violations =  0
Routed  10/100 Partitions, Violations = 0
Routed  11/100 Partitions, Violations = 0
Routed  12/100 Partitions, Violations = 0
Routed  13/100 Partitions, Violations = 0
Routed  14/100 Partitions, Violations = 0
Routed  15/100 Partitions, Violations = 0
Routed  17/100 Partitions, Violations = 0
Routed  18/100 Partitions, Violations = 0
Routed  19/100 Partitions, Violations = 0
Routed  20/100 Partitions, Violations = 0
Routed  21/100 Partitions, Violations = 0
Routed  22/100 Partitions, Violations = 0
Routed  23/100 Partitions, Violations = 0
Routed  24/100 Partitions, Violations = 0
Routed  25/100 Partitions, Violations = 0
Routed  26/100 Partitions, Violations = 0
Routed  27/100 Partitions, Violations = 0
Routed  28/100 Partitions, Violations = 0
Routed  30/100 Partitions, Violations = 0
Routed  31/100 Partitions, Violations = 0
Routed  32/100 Partitions, Violations = 0
Routed  33/100 Partitions, Violations = 0
Routed  34/100 Partitions, Violations = 0
Routed  35/100 Partitions, Violations = 0
Routed  39/100 Partitions, Violations = 0
Routed  40/100 Partitions, Violations = 0
Routed  41/100 Partitions, Violations = 0
Routed  42/100 Partitions, Violations = 0
Routed  43/100 Partitions, Violations = 0
Routed  44/100 Partitions, Violations = 0
Routed  45/100 Partitions, Violations = 0
Routed  49/100 Partitions, Violations = 0
Routed  50/100 Partitions, Violations = 0
Routed  51/100 Partitions, Violations = 0
Routed  52/100 Partitions, Violations = 0
Routed  53/100 Partitions, Violations = 0
Routed  54/100 Partitions, Violations = 0
Routed  58/100 Partitions, Violations = 0
Routed  59/100 Partitions, Violations = 0
Routed  60/100 Partitions, Violations = 0
Routed  61/100 Partitions, Violations = 0
Routed  62/100 Partitions, Violations = 0
Routed  63/100 Partitions, Violations = 0
Routed  66/100 Partitions, Violations = 0
Routed  67/100 Partitions, Violations = 0
Routed  68/100 Partitions, Violations = 0
Routed  69/100 Partitions, Violations = 0
Routed  70/100 Partitions, Violations = 0
Routed  71/100 Partitions, Violations = 0
Routed  72/100 Partitions, Violations = 0
Routed  74/100 Partitions, Violations = 0
Routed  75/100 Partitions, Violations = 0
Routed  76/100 Partitions, Violations = 0
Routed  77/100 Partitions, Violations = 0
Routed  78/100 Partitions, Violations = 0
Routed  79/100 Partitions, Violations = 0
Routed  81/100 Partitions, Violations = 0
Routed  82/100 Partitions, Violations = 0
Routed  83/100 Partitions, Violations = 0
Routed  84/100 Partitions, Violations = 0
Routed  87/100 Partitions, Violations = 0
Routed  88/100 Partitions, Violations = 0
Routed  89/100 Partitions, Violations = 0
Routed  90/100 Partitions, Violations = 0
Routed  92/100 Partitions, Violations = 0
Routed  93/100 Partitions, Violations = 0
Routed  94/100 Partitions, Violations = 0
Routed  96/100 Partitions, Violations = 0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 0] Total (MB): Used   84  Alloctr   85  Proc 1718 

End DR iteration 0 with 100 parts

Finish DR since reached 0 DRC

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   70  Alloctr   71  Proc 1718 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   70  Alloctr   71  Proc 1718 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    7126 micron
Total Number of Contacts =             1371
Total Number of Wires =                1271
Total Number of PtConns =              220
Total Number of Routed Wires =       1271
Total Routed Wire Length =           7092 micron
Total Number of Routed Contacts =       1371
        Layer          M1 :          1 micron
        Layer          M2 :        351 micron
        Layer          M3 :       3691 micron
        Layer          M4 :       2760 micron
        Layer          M5 :        309 micron
        Layer          M6 :         14 micron
        Layer          M7 :          0 micron
        Layer          M8 :          0 micron
        Layer          M9 :          0 micron
        Via        VIA56C :          6
        Via        VIA45C :          4
        Via   VIA45C(rot) :         46
        Via        VIA34C :        485
        Via   VIA23C(rot) :        417
        Via        VIA12C :        279
        Via        VIA12B :        134

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 1371 vias)
 
    Layer VIA1       =  0.00% (0      / 413     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (413     vias)
    Layer VIA2       =  0.00% (0      / 417     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (417     vias)
    Layer VIA3       =  0.00% (0      / 485     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (485     vias)
    Layer VIA4       =  0.00% (0      / 50      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (50      vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 
  Total double via conversion rate    =  0.00% (0 / 1371 vias)
 
    Layer VIA1       =  0.00% (0      / 413     vias)
    Layer VIA2       =  0.00% (0      / 417     vias)
    Layer VIA3       =  0.00% (0      / 485     vias)
    Layer VIA4       =  0.00% (0      / 50      vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 1371 vias)
 
    Layer VIA1       =  0.00% (0      / 413     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (413     vias)
    Layer VIA2       =  0.00% (0      / 417     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (417     vias)
    Layer VIA3       =  0.00% (0      / 485     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (485     vias)
    Layer VIA4       =  0.00% (0      / 50      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (50      vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 

Total number of nets = 3061
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block SYSTEM_TOP are cleared. (TIM-123)
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
route.global.global_route_topology_style 0
Information: The stitching and editing of coupling caps is turned OFF for design 'SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design'. (TIM-125)
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
Information: Design SYSTEM_TOP_cts has 3061 nets, 0 global routed, 38 detail routed. (NEX-024)
Information: The stitching and editing of coupling caps is turned OFF for design 'SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design'. (TIM-125)
Information: The RC mode used is CTO for design 'SYSTEM_TOP'. (NEX-022)
Information: Design Average RC for design SYSTEM_TOP_cts  (NEX-011)
Information: r = 0.562500 ohm/um, via_r = 0.900000 ohm/cut, c = 0.106003 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.564527 ohm/um, via_r = 0.900000 ohm/cut, c = 0.091219 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3059, routed nets = 38, across physical hierarchy nets = 0, parasitics cached nets = 39, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 2. (TIM-112)

Mode:default          Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
FUN_REF_CLK  Yes     0.3928  0.3928  1.4606  1.4606   default
FUN_UART_CLK Yes     0.5623  0.5623  2.2411  2.2411   default
FUN_TX_CLK   Yes     0.1047  0.1047  0.6094  0.6094   default
FUN_RX_CLK   Yes     0.1046  0.1046  0.6326  0.6326   default
ALU_CLK      Yes     0.0000  0.0000  0.0000  0.0000   default
SCAN_CLK     Yes         --      --      --      --   default


Information: The net parasitics of block SYSTEM_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design'. (TIM-125)
Information: Design SYSTEM_TOP_cts has 3061 nets, 0 global routed, 38 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'SYSTEM_TOP'. (NEX-022)
Information: Design Average RC for design SYSTEM_TOP_cts  (NEX-011)
Information: r = 0.562500 ohm/um, via_r = 0.900000 ohm/cut, c = 0.106003 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.564527 ohm/um, via_r = 0.900000 ohm/cut, c = 0.091219 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3059, routed nets = 38, across physical hierarchy nets = 0, parasitics cached nets = 3059, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 4. (TIM-112)
npo-clock-opt command begin                   CPU:    52 s (  0.01 hr )  ELAPSE:  1068 s (  0.30 hr )  MEM-PEAK:   513 MB
Information: Removed 0 routing shapes from 4004 signal nets

npo-clock-opt timing update complete          CPU:    52 s (  0.01 hr )  ELAPSE:  1068 s (  0.30 hr )  MEM-PEAK:   513 MB
INFO: Propagating Switching Activities
INFO: Switching Activity propagation took     0.00002 sec

npo-clock-opt initial QoR
_________________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: FUN_REF_CLK
8: FUN_UART_CLK
9: FUN_TX_CLK
10: FUN_RX_CLK
11: ALU_CLK
12: SCAN_CLK

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.1320     3.0370     78   0.3945     4.0075     56
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
    1  11   0.0603     0.4482     12   0.4060     1.1438     10
    1  12   0.0000     0.0000      0   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.1320     3.4851     90   0.4060     5.1513     66        -          -        -          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.1320     3.4851     90   0.4060     5.1513     66        -          -        -          -     40320.00       2928       1123        219
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt initial QoR Summary       WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt initial QoR Summary    0.1320     3.4851     90   0.4060     5.1513     66        -        -          -     40320.00       2928
Information: The netlist and extraction change observers are disabled for further incremental timing updates during on-route optimization. (TIM-119)
INFO: using 1 threads
INFO: Cluster Analysis Failed to get worst leakage scenario
npo-clock-opt initialization complete         CPU:    52 s (  0.01 hr )  ELAPSE:  1068 s (  0.30 hr )  MEM-PEAK:   513 MB
Use advanced legalizer engine : 0
npo-clock-opt optimization summary            SETUP-COST HOLD-COST LDRC-COST        AREA       POWER     ELAPSE (hr)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (2589600 2576800)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Information: The netlist and extraction change observers are enabled for further incremental timing updates. (TIM-120)
Use advanced legalizer engine : 0

Running post-clock optimization step.
Turning on CRPR.

Use advanced legalizer engine : 0
npo-clock-opt optimization Phase 3 Iter  1          3.49      0.00         0       0.040           -           0.297
ORB: timingScenario default timingCorner default
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
ORB: Nominal = 0.181379  Design MT = 0.500000  Target = 0.449995 (2.481 nominal)  MaxRC = 0.157748
ORB: timingScenario default timingCorner default
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
ORB: Nominal = 0.181379  Design MT = 0.500000  Target = 0.449995 (2.481 nominal)  MaxRC = 0.157748
npo-clock-opt optimization Phase 3 Iter  2          3.49      0.00         0       0.040           -           0.297

npo-clock-opt optimization Phase 4 Iter  1          3.49      0.00         0       0.040           -           0.297
Running post-clock timing-driven placement.
Information: Current block utilization is '0.64910', effective utilization is '0.65388'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.64910', effective utilization is '0.65388'. (OPT-055)
chip utilization before DTDP: 0.65
Start Timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.congestion_driven_max_util                 :        0.6                 
place.coarse.target_routing_density                     :        0.6                 

Start transferring placement data.
Completed transferring placement data.
Use advanced legalizer engine : 0
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1718 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        off                 
global.global_route_topology_style                      :        0                   
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Read DB] Total (MB): Used   74  Alloctr   75  Proc 1718 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,268.96,267.68)
Number of routing layers = 9
layer M1, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Ver, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Hor, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Ver, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   75  Alloctr   75  Proc 1718 
Net statistics:
Total number of nets     = 3061
Number of nets to route  = 3021
Number of nets with min-layer-mode soft = 37
Number of nets with min-layer-mode soft-cost-medium = 37
Number of nets with max-layer-mode hard = 37
40 nets are fully connected,
 of which 40 are detail routed and 0 are global routed.
27 nets have non-default rule clk_network_NDR
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   76  Alloctr   76  Proc 1718 
Average gCell capacity  1.15     on layer (1)    M1
Average gCell capacity  8.59     on layer (2)    M2
Average gCell capacity  4.15     on layer (3)    M3
Average gCell capacity  4.19     on layer (4)    M4
Average gCell capacity  2.13     on layer (5)    M5
Average gCell capacity  2.12     on layer (6)    M6
Average gCell capacity  0.99     on layer (7)    M7
Average gCell capacity  0.34     on layer (8)    M8
Average gCell capacity  0.22     on layer (9)    M9
Average number of tracks per gCell 9.05  on layer (1)    M1
Average number of tracks per gCell 9.11  on layer (2)    M2
Average number of tracks per gCell 4.54  on layer (3)    M3
Average number of tracks per gCell 4.57  on layer (4)    M4
Average number of tracks per gCell 2.28  on layer (5)    M5
Average number of tracks per gCell 2.29  on layer (6)    M6
Average number of tracks per gCell 1.15  on layer (7)    M7
Average number of tracks per gCell 0.78  on layer (8)    M8
Average number of tracks per gCell 0.58  on layer (9)    M9
Number of gCells = 77004
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   76  Alloctr   77  Proc 1718 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   76  Alloctr   77  Proc 1718 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   76  Alloctr   77  Proc 1718 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used   78  Alloctr   78  Proc 1718 
Initial. Routing result:
Initial. Both Dirs: Overflow =   216 Max = 3 GRCs =   372 (2.17%)
Initial. H routing: Overflow =    20 Max = 3 (GRCs =  1) GRCs =    38 (0.44%)
Initial. V routing: Overflow =   195 Max = 3 (GRCs =  1) GRCs =   334 (3.90%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    20 Max = 3 (GRCs =  1) GRCs =    38 (0.44%)
Initial. M3         Overflow =   171 Max = 3 (GRCs =  1) GRCs =   310 (3.62%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.05%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =    20 Max = 1 (GRCs = 20) GRCs =    20 (0.23%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 83957.05
Initial. Layer M1 wire length = 324.89
Initial. Layer M2 wire length = 36864.64
Initial. Layer M3 wire length = 30057.88
Initial. Layer M4 wire length = 5514.93
Initial. Layer M5 wire length = 8645.25
Initial. Layer M6 wire length = 483.08
Initial. Layer M7 wire length = 2066.39
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 20674
Initial. Via VIA12C count = 9310
Initial. Via VIA23C count = 9209
Initial. Via VIA34C count = 1033
Initial. Via VIA45C count = 907
Initial. Via VIA56C count = 110
Initial. Via VIA67C count = 105
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   78  Alloctr   79  Proc 1718 
phase1. Routing result:
phase1. Both Dirs: Overflow =     8 Max = 2 GRCs =    46 (0.27%)
phase1. H routing: Overflow =     4 Max = 2 (GRCs =  2) GRCs =     8 (0.09%)
phase1. V routing: Overflow =     3 Max = 1 (GRCs = 38) GRCs =    38 (0.44%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     4 Max = 2 (GRCs =  2) GRCs =     8 (0.09%)
phase1. M3         Overflow =     3 Max = 1 (GRCs = 38) GRCs =    38 (0.44%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 85241.08
phase1. Layer M1 wire length = 365.23
phase1. Layer M2 wire length = 36954.61
phase1. Layer M3 wire length = 29280.93
phase1. Layer M4 wire length = 6575.45
phase1. Layer M5 wire length = 9101.76
phase1. Layer M6 wire length = 727.26
phase1. Layer M7 wire length = 2235.84
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 21059
phase1. Via VIA12C count = 9306
phase1. Via VIA23C count = 9219
phase1. Via VIA34C count = 1222
phase1. Via VIA45C count = 1064
phase1. Via VIA56C count = 130
phase1. Via VIA67C count = 118
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   78  Alloctr   79  Proc 1718 
phase2. Routing result:
phase2. Both Dirs: Overflow =     2 Max = 1 GRCs =    15 (0.09%)
phase2. H routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase2. V routing: Overflow =     2 Max = 1 (GRCs = 14) GRCs =    14 (0.16%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase2. M3         Overflow =     2 Max = 1 (GRCs = 14) GRCs =    14 (0.16%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 85421.17
phase2. Layer M1 wire length = 365.23
phase2. Layer M2 wire length = 37069.74
phase2. Layer M3 wire length = 29240.79
phase2. Layer M4 wire length = 6600.19
phase2. Layer M5 wire length = 9133.16
phase2. Layer M6 wire length = 776.23
phase2. Layer M7 wire length = 2235.84
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 21075
phase2. Via VIA12C count = 9307
phase2. Via VIA23C count = 9219
phase2. Via VIA34C count = 1226
phase2. Via VIA45C count = 1071
phase2. Via VIA56C count = 134
phase2. Via VIA67C count = 118
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   78  Alloctr   79  Proc 1718 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 27.99 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization = 19.93 %
Peak    horizontal track utilization = 92.86 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   77  Alloctr   78  Proc 1718 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   72  Alloctr   72  Proc    0 
[GR: Done] Total (MB): Used   77  Alloctr   78  Proc 1718 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used  -71  Alloctr  -71  Proc    0 
[DBOUT] Total (MB): Used    4  Alloctr    5  Proc 1718 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used    4  Alloctr    5  Proc 1718 
Information: 6.53% of design has horizontal routing density above target_routing_density of 0.60.
Information: 78.49% of design has vertical routing density above target_routing_density of 0.60.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.60. (PLACE-027)
coarse place 100% done.
Warning: There is insufficient area available to achieve the target routing density of 0.60. Using a value of 0.87 instead. (PLACE-029)
Information: Reducing cell density for 22.7% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.68 to 0.70. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 8.69265e+08
eLpp: using low effort
Warning: turning eLpp off because no active dynamic power scenarios were found
Start transferring placement data.
Information: Automatic timing control is enabled.
DTDP placement: scenario=default
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.60. (PLACE-027)
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 8.21182e+08
Completed Timing-driven placement, Elapsed time =   0: 0: 2 
Moved 2523 out of 2898 cells, ratio = 0.870600
Total displacement = 45940.312500(um)
Max displacement = 97.059799(um), U0_ALU/PLACE_copt_d_inst_5850 (235.279999, 10.000000, 0) => (206.260895, 78.040703, 6)
Displacement histogram:
----------------------------------------------------------------
DFT: number of valid scan chains : 4
DFT: number of failed scan chains : 0
DFT: repartition_method: physical_aware
DFT: reordering_method: timing_friendly
Information: The stitching and editing of coupling caps is turned OFF for design 'SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design'. (TIM-125)
Information: Design SYSTEM_TOP_cts has 3061 nets, 0 global routed, 38 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'SYSTEM_TOP'. (NEX-022)
Information: Design Average RC for design SYSTEM_TOP_cts  (NEX-011)
Information: r = 0.562500 ohm/um, via_r = 0.900000 ohm/cut, c = 0.105401 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.564527 ohm/um, via_r = 0.900000 ohm/cut, c = 0.090815 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3059, routed nets = 38, across physical hierarchy nets = 0, parasitics cached nets = 3059, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 4. (TIM-112)
Use advanced legalizer engine : 0
Information: The RC mode used is CTO for design 'SYSTEM_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4405, routed nets = 38, across physical hierarchy nets = 0, parasitics cached nets = 4405, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 4. (TIM-112)
Running DFT optimization using 1 thread(s)
DFT: pre-opt wirelength:  6301.430000
DFT: post-opt wirelength: 6080.715000
DFT: Timing on scan path is likely to be met after proper buffering.
DFT: number of valid scan chains : 4
DFT: number of failed scan chains : 0
Fixing logic constant
Fixing logic constant
Information: The RC mode used is CTO for design 'SYSTEM_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3013, routed nets = 38, across physical hierarchy nets = 0, parasitics cached nets = 3013, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 4. (TIM-112)
----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 91 total shapes.
Cached 708 vias out of 7175 total vias.

Legalizing Top Level Design SYSTEM_TOP ... 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     61662.4         2882        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   2882
number of references:                77
number of site rows:                 86
number of locations attempted:    64093
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2817 (42259 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            0.747 um ( 0.26 row height)
rms weighted cell displacement:   0.747 um ( 0.26 row height)
max cell displacement:            3.953 um ( 1.37 row height)
avg cell displacement:            0.539 um ( 0.19 row height)
avg weighted cell displacement:   0.539 um ( 0.19 row height)
number of cells moved:             2476
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U0_ALU/PLACE_HFSINV_1374_307 (INVX2)
  Input location: (151.575,51.3909)
  Legal location: (151.44,47.44)
  Displacement:   3.953 um ( 1.37 row height)
Cell: TX_CLK_DIV/U44 (MUX21X1)
  Input location: (84.2521,17.6771)
  Legal location: (84.24,21.52)
  Displacement:   3.843 um ( 1.33 row height)
Cell: PLACE_optlc_8883 (TIEL)
  Input location: (18.96,254.8)
  Legal location: (20.24,251.92)
  Displacement:   3.152 um ( 1.09 row height)
Cell: PLACE_optlc_8894 (TIEL)
  Input location: (235.6,21.52)
  Legal location: (236.88,18.64)
  Displacement:   3.152 um ( 1.09 row height)
Cell: PLACE_optlc_8896 (TIEL)
  Input location: (143.44,243.28)
  Legal location: (142.16,246.16)
  Displacement:   3.152 um ( 1.09 row height)
Cell: PLACE_optlc_8918 (TIEL)
  Input location: (255.76,182.8)
  Legal location: (255.76,179.92)
  Displacement:   2.880 um ( 1.00 row height)
Cell: PLACE_optlc_8917 (TIEL)
  Input location: (247.76,122.32)
  Legal location: (247.76,125.2)
  Displacement:   2.880 um ( 1.00 row height)
Cell: PLACE_optlc_8889 (TIEL)
  Input location: (15.76,84.88)
  Legal location: (15.76,87.76)
  Displacement:   2.880 um ( 1.00 row height)
Cell: PLACE_optlc_8903 (TIEL)
  Input location: (131.6,90.64)
  Legal location: (131.6,87.76)
  Displacement:   2.880 um ( 1.00 row height)
Cell: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/U198 (NAND2X0)
  Input location: (194.973,179.867)
  Legal location: (194.96,177.04)
  Displacement:   2.827 um ( 0.98 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 2476 out of 2852 cells, ratio = 0.868163
Total displacement = 4813.076660(um)
Max displacement = 7.040000(um), PLACE_optlc_8883 (18.959999, 257.679993, 4) => (20.240000, 251.919998, 0)
Displacement histogram:
Information: The net parasitics of block SYSTEM_TOP are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design'. (TIM-125)
Information: Design SYSTEM_TOP_cts has 3015 nets, 0 global routed, 38 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'SYSTEM_TOP'. (NEX-022)
Information: Design Average RC for design SYSTEM_TOP_cts  (NEX-011)
Information: r = 0.562500 ohm/um, via_r = 0.900000 ohm/cut, c = 0.105351 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.564541 ohm/um, via_r = 0.900000 ohm/cut, c = 0.090774 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3013, routed nets = 38, across physical hierarchy nets = 0, parasitics cached nets = 3013, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 4. (TIM-112)
Done with post-clock timing-driven placement.


npo-clock-opt optimization Phase 6 Iter  1          0.06      0.00         0       0.040           -           0.298
Running final optimization step.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (2589600 2576800)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2

Use advanced legalizer engine : 0
Use advanced legalizer engine : 0
npo-clock-opt optimization Phase 7 Iter  1          0.06      0.00         0       0.040           -           0.298
ORB: timingScenario default timingCorner default
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
ORB: Nominal = 0.181379  Design MT = 0.500000  Target = 0.449995 (2.481 nominal)  MaxRC = 0.157748
ORB: timingScenario default timingCorner default
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
ORB: Nominal = 0.181379  Design MT = 0.500000  Target = 0.449995 (2.481 nominal)  MaxRC = 0.157748
npo-clock-opt optimization Phase 7 Iter  2          0.06      0.00         0       0.040           -           0.298

CCL: Total Usage Adjustment : 1
route.global.debug_compact_coef 4
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Loading parastics information to the router ...
parastics information loaded to the router.
Information: RC layer preference is turned on for this design. (ZRT-613)
Updating congestion ...
Updating congestion ...
route.global.debug_compact_coef 1
INFO: Derive row count 6 from GR congestion map (24/4)
INFO: Derive col count 6 from GR congestion map (24/4)
npo-clock-opt optimization Phase 8 Iter  1          0.06      0.00         0       0.040           -           0.298
npo-clock-opt optimization Phase 8 Iter  2          0.00      0.00         0       0.040           -           0.298
npo-clock-opt optimization Phase 8 Iter  3          0.00      0.00         0       0.040           -           0.298
npo-clock-opt optimization Phase 8 Iter  4          0.00      0.00         0       0.040           -           0.298
npo-clock-opt optimization Phase 8 Iter  5          0.00      0.00         0       0.040           -           0.298
npo-clock-opt optimization Phase 8 Iter  6          0.00      0.00         0       0.040           -           0.298
npo-clock-opt optimization Phase 8 Iter  7          0.00      0.00         0       0.040           -           0.298
npo-clock-opt optimization Phase 8 Iter  8          0.00      0.00         0       0.040           -           0.298

npo-clock-opt optimization Phase 9 Iter  1          0.00      0.00         0       0.040           -           0.298
Begin building search trees for block SYSTEM_TOP.dlib:SCRATCH_DESIGN_2147483648.design
Done building search trees for block SYSTEM_TOP.dlib:SCRATCH_DESIGN_2147483648.design (time 0s)

npo-clock-opt optimization Phase 10 Iter  1         0.00      0.00         0       0.038           -           0.299

Use advanced legalizer engine : 0
npo-clock-opt optimization Phase 11 Iter  1         0.00      0.00         0       0.034           -           0.299
npo-clock-opt optimization Phase 11 Iter  2         0.00      0.00         0       0.034           -           0.299

npo-clock-opt optimization Phase 12 Iter  1         0.00      0.00         0       0.034           -           0.299

CCL: Total Usage Adjustment : 1
route.global.debug_compact_coef 4
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Loading parastics information to the router ...
parastics information loaded to the router.
Information: RC layer preference is turned on for this design. (ZRT-613)
Updating congestion ...
Updating congestion ...
route.global.debug_compact_coef 1
INFO: Derive row count 6 from GR congestion map (24/4)
INFO: Derive col count 6 from GR congestion map (24/4)
Use advanced legalizer engine : 0
npo-clock-opt optimization Phase 13 Iter  1         0.00      0.00         0       0.034           -           0.299
npo-clock-opt optimization Phase 13 Iter  2         0.00      0.00         0       0.034           -           0.299
npo-clock-opt optimization Phase 13 Iter  3         0.00      0.00         0       0.034           -           0.299
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 13 Iter  4         0.00      0.00         0       0.034           -           0.299
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 13 Iter  5         0.00      0.00         0       0.034           -           0.299
npo-clock-opt optimization Phase 13 Iter  6         0.00      0.00         0       0.034           -           0.299

npo-clock-opt optimization Phase 14 Iter  1         0.00      0.00         0       0.034           -           0.299
Begin building search trees for block SYSTEM_TOP.dlib:SCRATCH_DESIGN_2147483648.design
Done building search trees for block SYSTEM_TOP.dlib:SCRATCH_DESIGN_2147483648.design (time 0s)

npo-clock-opt optimization Phase 15 Iter  1         0.00      0.00         0       0.034           -           0.299

npo-clock-opt optimization Phase 16 Iter  1         0.00      0.00         0       0.034           -           0.299

npo-clock-opt optimization Phase 17 Iter  1         0.00      0.00         0       0.033           -           0.299

Use advanced legalizer engine : 0
npo-clock-opt optimization Phase 18 Iter  1         0.00      0.00         0       0.033           -           0.299

Use advanced legalizer engine : 0
npo-clock-opt optimization Phase 19 Iter  1         0.00      0.00         0       0.033           -           0.299
npo-clock-opt optimization Phase 19 Iter  2         0.00      0.00         0       0.033           -           0.299

npo-clock-opt optimization Phase 20 Iter  1         0.00    208.20         0       0.033           -           0.299
npo-clock-opt optimization Phase 20 Iter  2         0.00    208.20         0       0.033           -           0.299
Begin building search trees for block SYSTEM_TOP.dlib:SCRATCH_DESIGN_2147483648.design
Done building search trees for block SYSTEM_TOP.dlib:SCRATCH_DESIGN_2147483648.design (time 0s)
npo-clock-opt optimization Phase 20 Iter  3         0.00      0.18         0       0.039           -           0.299
npo-clock-opt optimization Phase 20 Iter  4         0.00      0.00         0       0.039           -           0.300

npo-clock-opt optimization Phase 21 Iter  1         0.00      0.00         0       0.039           -           0.300

npo-clock-opt optimization Phase 22 Iter  1         0.00      0.00         0       0.039           -           0.300

npo-clock-opt optimization Phase 23 Iter  1         0.00      0.00         0       0.039           -           0.300
----------------------------------------------------------------
running legalize_placement
Information: The net parasitics of block SYSTEM_TOP are cleared. (TIM-123)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 91 total shapes.
Cached 708 vias out of 7175 total vias.

Legalizing Top Level Design SYSTEM_TOP ... 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     61662.4         2890        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   2890
number of references:                70
number of site rows:                 86
number of locations attempted:    84379
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2825 (41605 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            1.056 um ( 0.37 row height)
rms weighted cell displacement:   1.056 um ( 0.37 row height)
max cell displacement:            6.728 um ( 2.34 row height)
avg cell displacement:            0.467 um ( 0.16 row height)
avg weighted cell displacement:   0.467 um ( 0.16 row height)
number of cells moved:              821
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U0_SYS_CTRL/U52 (NOR2X0)
  Input location: (197.2,159.76)
  Legal location: (203.28,162.64)
  Displacement:   6.728 um ( 2.34 row height)
Cell: U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/PLACE_copt_h_inst_5016 (DELLN1X2)
  Input location: (190.48,159.76)
  Legal location: (185.04,162.64)
  Displacement:   6.155 um ( 2.14 row height)
Cell: U0_SYS_CTRL/U143 (NOR2X0)
  Input location: (198.48,151.12)
  Legal location: (199.44,145.36)
  Displacement:   5.839 um ( 2.03 row height)
Cell: U0_REG_FILE/PLACE_copt_h_inst_4922 (DELLN3X2)
  Input location: (154.64,162.64)
  Legal location: (154.64,168.4)
  Displacement:   5.760 um ( 2.00 row height)
Cell: U0_REG_FILE/PLACE_copt_h_inst_9133 (NBUFFX2)
  Input location: (56.155,106.32)
  Legal location: (58.96,102.16)
  Displacement:   5.017 um ( 1.74 row height)
Cell: U0_REG_FILE/PLACE_copt_h_inst_9132 (NBUFFX2)
  Input location: (55.61,106.32)
  Legal location: (52.88,102.16)
  Displacement:   4.976 um ( 1.73 row height)
Cell: U0_REG_FILE/PLACE_copt_h_inst_8957 (DELLN2X2)
  Input location: (129.575,86.6175)
  Legal location: (128.4,82)
  Displacement:   4.765 um ( 1.65 row height)
Cell: U0_ALU/PLACE_copt_h_inst_8979 (NBUFFX2)
  Input location: (198.781,87.603)
  Legal location: (202.64,84.88)
  Displacement:   4.723 um ( 1.64 row height)
Cell: U0_ALU/PLACE_copt_h_inst_8939 (DELLN1X2)
  Input location: (190.34,112.395)
  Legal location: (188.24,116.56)
  Displacement:   4.664 um ( 1.62 row height)
Cell: U0_REG_FILE/PLACE_copt_h_inst_9070 (DELLN1X2)
  Input location: (66.88,198.425)
  Legal location: (67.28,202.96)
  Displacement:   4.553 um ( 1.58 row height)

Legalization succeeded.
Total Legalizer CPU: 0.400
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design'. (TIM-125)
Information: Design SYSTEM_TOP_cts has 3023 nets, 0 global routed, 38 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'SYSTEM_TOP'. (NEX-022)
Information: Design Average RC for design SYSTEM_TOP_cts  (NEX-011)
Information: r = 0.562500 ohm/um, via_r = 0.900000 ohm/cut, c = 0.105756 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.564555 ohm/um, via_r = 0.900000 ohm/cut, c = 0.090949 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3021, routed nets = 38, across physical hierarchy nets = 0, parasitics cached nets = 3021, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 4. (TIM-112)
Use advanced legalizer engine : 0

CCL: Total Usage Adjustment : 1
route.global.debug_compact_coef 4
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Loading parastics information to the router ...
parastics information loaded to the router.
Information: RC layer preference is turned on for this design. (ZRT-613)
Updating congestion ...
Updating congestion ...
route.global.debug_compact_coef 1
INFO: Derive row count 6 from GR congestion map (24/4)
INFO: Derive col count 6 from GR congestion map (24/4)
Use advanced legalizer engine : 0
npo-clock-opt optimization Phase 24 Iter  1         0.06      0.00         0       0.039           -           0.300
npo-clock-opt optimization Phase 24 Iter  2         0.04      0.00         0       0.039           -           0.300
npo-clock-opt optimization Phase 24 Iter  3         0.04      0.00         0       0.039           -           0.300
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 24 Iter  4         0.04      0.00         0       0.039           -           0.300
Begin building search trees for block SYSTEM_TOP.dlib:SCRATCH_DESIGN_2147483648.design
Done building search trees for block SYSTEM_TOP.dlib:SCRATCH_DESIGN_2147483648.design (time 0s)
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 24 Iter  5         0.00      0.00         0       0.039           -           0.300
npo-clock-opt optimization Phase 24 Iter  6         0.00      0.00         0       0.039           -           0.300

npo-clock-opt optimization Phase 25 Iter  1         0.00      0.00         0       0.039           -           0.300
npo-clock-opt optimization Phase 25 Iter  2         0.00      0.00         0       0.039           -           0.300

npo-clock-opt optimization Phase 26 Iter  1         0.00      0.00         0       0.039           -           0.300
ORB: timingScenario default timingCorner default
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
ORB: Nominal = 0.181379  Design MT = 0.500000  Target = 0.449995 (2.481 nominal)  MaxRC = 0.157748
ORB: timingScenario default timingCorner default
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
ORB: Nominal = 0.181379  Design MT = 0.500000  Target = 0.449995 (2.481 nominal)  MaxRC = 0.157748
npo-clock-opt optimization Phase 26 Iter  2         0.00      0.00         0       0.039           -           0.300

npo-clock-opt optimization Phase 27 Iter  1         0.00      0.00         0       0.039           -           0.300
----------------------------------------------------------------
running legalize_placement
Information: The net parasitics of block SYSTEM_TOP are cleared. (TIM-123)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 91 total shapes.
Cached 708 vias out of 7175 total vias.

Legalizing Top Level Design SYSTEM_TOP ... 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     61662.4         2890        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   2890
number of references:                70
number of site rows:                 86
number of locations attempted:    57127
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2825 (41609 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            0.004 um ( 0.00 row height)
rms weighted cell displacement:   0.004 um ( 0.00 row height)
max cell displacement:            0.320 um ( 0.11 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                1
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U0_REG_FILE/PLACE_copt_d_inst_5846 (INVX1)
  Input location: (72.4,177.04)
  Legal location: (72.72,177.04)
  Displacement:   0.320 um ( 0.11 row height)
Cell: TX_CLK_DIV/U37 (AND2X1)
  Input location: (51.6,27.28)
  Legal location: (51.6,27.28)
  Displacement:   0.000 um ( 0.00 row height)
Cell: TX_CLK_DIV/U38 (AND2X1)
  Input location: (49.68,18.64)
  Legal location: (49.68,18.64)
  Displacement:   0.000 um ( 0.00 row height)
Cell: TX_CLK_DIV/U36 (AND2X1)
  Input location: (55.44,18.64)
  Legal location: (55.44,18.64)
  Displacement:   0.000 um ( 0.00 row height)
Cell: TX_CLK_DIV/U19 (AND2X1)
  Input location: (79.76,38.8)
  Legal location: (79.76,38.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: TX_CLK_DIV/U16 (AND2X1)
  Input location: (78.16,27.28)
  Legal location: (78.16,27.28)
  Displacement:   0.000 um ( 0.00 row height)
Cell: TX_CLK_DIV/U18 (AND2X1)
  Input location: (82.32,35.92)
  Legal location: (82.32,35.92)
  Displacement:   0.000 um ( 0.00 row height)
Cell: TX_CLK_DIV/U17 (AND2X1)
  Input location: (80.08,30.16)
  Legal location: (80.08,30.16)
  Displacement:   0.000 um ( 0.00 row height)
Cell: TX_CLK_DIV/U15 (AND2X1)
  Input location: (65.04,24.4)
  Legal location: (65.04,24.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: TX_CLK_DIV/U39 (AND2X1)
  Input location: (48.72,24.4)
  Legal location: (48.72,24.4)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.305
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design'. (TIM-125)
Information: Design SYSTEM_TOP_cts has 3023 nets, 0 global routed, 38 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'SYSTEM_TOP'. (NEX-022)
Information: Design Average RC for design SYSTEM_TOP_cts  (NEX-011)
Information: r = 0.562500 ohm/um, via_r = 0.900000 ohm/cut, c = 0.105756 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.564555 ohm/um, via_r = 0.900000 ohm/cut, c = 0.090949 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3021, routed nets = 38, across physical hierarchy nets = 0, parasitics cached nets = 3021, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 4. (TIM-112)

npo-clock-opt optimization Phase 28 Iter  1         0.00      0.00         0       0.039           -           0.300

npo-clock-opt optimization Phase 29 Iter  1         0.00      0.00         0       0.039           -           0.300
route_group -all_clock_nets
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M8
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.320 may be too small: wire/via-down 0.325, wire/via-up 0.290. (ZRT-026)
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.320, wire/via-up 0.360. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   74  Alloctr   75  Proc 1718 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.debug_compact_coef                               :        1                   
global.deterministic                                    :        off                 
global.global_route_topology_style                      :        0                   
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,268.96,267.68)
Number of routing layers = 9
layer M1, dir Ver, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Ver, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Hor, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Ver, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   75  Alloctr   75  Proc 1718 
Net statistics:
Total number of nets     = 3023
Number of nets to route  = 38
Number of nets with min-layer-mode soft = 37
Number of nets with min-layer-mode soft-cost-medium = 37
Number of nets with max-layer-mode hard = 37
12 nets are partially connected,
 of which 12 are detail routed and 0 are global routed.
28 nets are fully connected,
 of which 28 are detail routed and 0 are global routed.
27 nets have non-default rule clk_network_NDR
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   76  Alloctr   76  Proc 1718 
Average gCell capacity  1.16     on layer (1)    M1
Average gCell capacity  8.59     on layer (2)    M2
Average gCell capacity  4.15     on layer (3)    M3
Average gCell capacity  4.19     on layer (4)    M4
Average gCell capacity  2.13     on layer (5)    M5
Average gCell capacity  2.12     on layer (6)    M6
Average gCell capacity  0.99     on layer (7)    M7
Average gCell capacity  0.34     on layer (8)    M8
Average gCell capacity  0.22     on layer (9)    M9
Average number of tracks per gCell 9.05  on layer (1)    M1
Average number of tracks per gCell 9.11  on layer (2)    M2
Average number of tracks per gCell 4.54  on layer (3)    M3
Average number of tracks per gCell 4.57  on layer (4)    M4
Average number of tracks per gCell 2.28  on layer (5)    M5
Average number of tracks per gCell 2.29  on layer (6)    M6
Average number of tracks per gCell 1.15  on layer (7)    M7
Average number of tracks per gCell 0.78  on layer (8)    M8
Average number of tracks per gCell 0.58  on layer (9)    M9
Number of gCells = 77004
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   76  Alloctr   77  Proc 1718 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   76  Alloctr   77  Proc 1718 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   76  Alloctr   77  Proc 1718 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   76  Alloctr   77  Proc 1718 
Initial. Routing result:
Initial. Both Dirs: Overflow =     1 Max = 1 GRCs =    13 (0.08%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     1 Max = 1 (GRCs = 13) GRCs =    13 (0.15%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     1 Max = 1 (GRCs = 13) GRCs =    13 (0.15%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 80.11
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 57.12
Initial. Layer M3 wire length = 22.98
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 47
Initial. Via VIA12C count = 31
Initial. Via VIA23C count = 16
Initial. Via VIA34C count = 0
Initial. Via VIA45C count = 0
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   76  Alloctr   77  Proc 1718 
phase1. Routing result:
phase1. Both Dirs: Overflow =     1 Max = 1 GRCs =    13 (0.08%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     1 Max = 1 (GRCs = 13) GRCs =    13 (0.15%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     1 Max = 1 (GRCs = 13) GRCs =    13 (0.15%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 80.11
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 57.12
phase1. Layer M3 wire length = 22.98
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 47
phase1. Via VIA12C count = 31
phase1. Via VIA23C count = 16
phase1. Via VIA34C count = 0
phase1. Via VIA45C count = 0
phase1. Via VIA56C count = 0
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   76  Alloctr   77  Proc 1718 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  1.58 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  1.02 %
Peak    horizontal track utilization = 28.57 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   76  Alloctr   77  Proc 1718 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[GR: Done] Total (MB): Used   76  Alloctr   77  Proc 1718 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   74  Alloctr   75  Proc 1718 

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   70  Alloctr   71  Proc 1718 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 31 of 113


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    7 
[Track Assign: Iteration 0] Total (MB): Used   71  Alloctr   72  Proc 1725 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    7 
[Track Assign: Iteration 1] Total (MB): Used   71  Alloctr   72  Proc 1725 

Number of wires with overlap after iteration 1 = 21 of 98


Wire length and via report:
---------------------------
Number of M1 wires: 28           POLYCON: 0
Number of M2 wires: 51           VIA12C: 59
Number of M3 wires: 18           VIA23C: 18
Number of M4 wires: 1            VIA34C: 2
Number of M5 wires: 0            VIA45C: 0
Number of M6 wires: 0            VIA56C: 0
Number of M7 wires: 0            VIA67C: 0
Number of M8 wires: 0            VIA78C: 0
Number of M9 wires: 0            VIA89C: 0
Total number of wires: 98                vias: 79

Total M1 wire length: 6.1
Total M2 wire length: 81.2
Total M3 wire length: 26.1
Total M4 wire length: 1.3
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total wire length: 114.7

Longest M1 wire length: 0.6
Longest M2 wire length: 11.3
Longest M3 wire length: 5.9
Longest M4 wire length: 1.3
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    7 
[Track Assign: Done] Total (MB): Used   70  Alloctr   71  Proc 1725 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   76  Alloctr   77  Proc 1725 
Total number of nets = 3023, of which 0 are not extracted
Total number of open nets = 2983, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/100 Partitions, Violations =  0
Routed  2/100 Partitions, Violations =  0
Routed  3/100 Partitions, Violations =  0
Routed  4/100 Partitions, Violations =  0
Routed  5/100 Partitions, Violations =  0
Routed  6/100 Partitions, Violations =  0
Routed  7/100 Partitions, Violations =  0
Routed  8/100 Partitions, Violations =  13
Routed  9/100 Partitions, Violations =  13
Routed  10/100 Partitions, Violations = 13
Routed  11/100 Partitions, Violations = 13
Routed  12/100 Partitions, Violations = 19
Routed  13/100 Partitions, Violations = 19
Routed  14/100 Partitions, Violations = 19
Routed  15/100 Partitions, Violations = 19
Routed  17/100 Partitions, Violations = 13
Routed  18/100 Partitions, Violations = 13
Routed  19/100 Partitions, Violations = 13
Routed  20/100 Partitions, Violations = 13
Routed  21/100 Partitions, Violations = 13
Routed  22/100 Partitions, Violations = 13
Routed  23/100 Partitions, Violations = 13
Routed  24/100 Partitions, Violations = 13
Routed  25/100 Partitions, Violations = 20
Routed  26/100 Partitions, Violations = 20
Routed  27/100 Partitions, Violations = 20
Routed  28/100 Partitions, Violations = 20
Routed  29/100 Partitions, Violations = 20
Routed  30/100 Partitions, Violations = 20
Routed  31/100 Partitions, Violations = 20
Routed  32/100 Partitions, Violations = 20
Routed  33/100 Partitions, Violations = 20
Routed  34/100 Partitions, Violations = 20
Routed  35/100 Partitions, Violations = 20
Routed  39/100 Partitions, Violations = 20
Routed  40/100 Partitions, Violations = 20
Routed  41/100 Partitions, Violations = 20
Routed  42/100 Partitions, Violations = 20
Routed  43/100 Partitions, Violations = 20
Routed  44/100 Partitions, Violations = 20
Routed  45/100 Partitions, Violations = 20
Routed  49/100 Partitions, Violations = 30
Routed  50/100 Partitions, Violations = 37
Routed  51/100 Partitions, Violations = 37
Routed  52/100 Partitions, Violations = 37
Routed  53/100 Partitions, Violations = 37
Routed  54/100 Partitions, Violations = 37
Routed  58/100 Partitions, Violations = 37
Routed  59/100 Partitions, Violations = 37
Routed  60/100 Partitions, Violations = 37
Routed  61/100 Partitions, Violations = 37
Routed  62/100 Partitions, Violations = 37
Routed  63/100 Partitions, Violations = 37
Routed  66/100 Partitions, Violations = 37
Routed  67/100 Partitions, Violations = 40
Routed  68/100 Partitions, Violations = 40
Routed  69/100 Partitions, Violations = 40
Routed  70/100 Partitions, Violations = 40
Routed  71/100 Partitions, Violations = 40
Routed  72/100 Partitions, Violations = 40
Routed  74/100 Partitions, Violations = 37
Routed  75/100 Partitions, Violations = 37
Routed  76/100 Partitions, Violations = 37
Routed  77/100 Partitions, Violations = 37
Routed  78/100 Partitions, Violations = 37
Routed  79/100 Partitions, Violations = 37
Routed  81/100 Partitions, Violations = 37
Routed  82/100 Partitions, Violations = 37
Routed  83/100 Partitions, Violations = 37
Routed  84/100 Partitions, Violations = 37
Routed  87/100 Partitions, Violations = 37
Routed  88/100 Partitions, Violations = 37
Routed  89/100 Partitions, Violations = 37
Routed  90/100 Partitions, Violations = 37
Routed  92/100 Partitions, Violations = 37
Routed  93/100 Partitions, Violations = 37
Routed  94/100 Partitions, Violations = 37
Routed  96/100 Partitions, Violations = 37

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      37
        Diff net spacing : 10
        Less than minimum area : 1
        Same net spacing : 2
        Same net via-cut spacing : 1
        Short : 10
        Internal-only types : 13

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 0] Total (MB): Used   84  Alloctr   85  Proc 1725 

End DR iteration 0 with 100 parts

Start DR iteration 1: non-uniform partition
Routed  1/4 Partitions, Violations =    27
Routed  2/4 Partitions, Violations =    20
Routed  3/4 Partitions, Violations =    13
Routed  4/4 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:00 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 1] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 1] Total (MB): Used   84  Alloctr   85  Proc 1725 

End DR iteration 1 with 4 parts

Finish DR since reached 0 DRC

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   70  Alloctr   71  Proc 1725 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   70  Alloctr   71  Proc 1725 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    7193 micron
Total Number of Contacts =             1355
Total Number of Wires =                1282
Total Number of PtConns =              209
Total Number of Routed Wires =       1282
Total Routed Wire Length =           7160 micron
Total Number of Routed Contacts =       1355
        Layer          M1 :          1 micron
        Layer          M2 :        448 micron
        Layer          M3 :       3701 micron
        Layer          M4 :       2719 micron
        Layer          M5 :        309 micron
        Layer          M6 :         14 micron
        Layer          M7 :          0 micron
        Layer          M8 :          0 micron
        Layer          M9 :          0 micron
        Via        VIA56C :          6
        Via        VIA45C :          4
        Via   VIA45C(rot) :         46
        Via        VIA34C :        469
        Via   VIA23C(rot) :        417
        Via        VIA12C :        265
        Via        VIA12B :        148

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 1355 vias)
 
    Layer VIA1       =  0.00% (0      / 413     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (413     vias)
    Layer VIA2       =  0.00% (0      / 417     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (417     vias)
    Layer VIA3       =  0.00% (0      / 469     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (469     vias)
    Layer VIA4       =  0.00% (0      / 50      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (50      vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 
  Total double via conversion rate    =  0.00% (0 / 1355 vias)
 
    Layer VIA1       =  0.00% (0      / 413     vias)
    Layer VIA2       =  0.00% (0      / 417     vias)
    Layer VIA3       =  0.00% (0      / 469     vias)
    Layer VIA4       =  0.00% (0      / 50      vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 1355 vias)
 
    Layer VIA1       =  0.00% (0      / 413     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (413     vias)
    Layer VIA2       =  0.00% (0      / 417     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (417     vias)
    Layer VIA3       =  0.00% (0      / 469     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (469     vias)
    Layer VIA4       =  0.00% (0      / 50      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (50      vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 

Total number of nets = 3023
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block SYSTEM_TOP are cleared. (TIM-123)
Begin building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design
Done building search trees for block SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design (time 0s)
Information: The stitching and editing of coupling caps is turned OFF for design 'SYSTEM_TOP.dlib:SYSTEM_TOP_cts.design'. (TIM-125)
Information: Design SYSTEM_TOP_cts has 3023 nets, 0 global routed, 38 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'SYSTEM_TOP'. (NEX-022)
Information: Design Average RC for design SYSTEM_TOP_cts  (NEX-011)
Information: r = 0.562500 ohm/um, via_r = 0.900000 ohm/cut, c = 0.105756 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.564555 ohm/um, via_r = 0.900000 ohm/cut, c = 0.090949 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3021, routed nets = 38, across physical hierarchy nets = 0, parasitics cached nets = 3021, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 4. (TIM-112)

npo-clock-opt optimization Phase 30 Iter  1         0.00      0.00         0       0.039           -           0.300
Enable dominated scenarios

npo-clock-opt optimization complete                 0.00      0.00         0       0.039           -           0.300
Co-efficient Ratio Summary:
4.193421605836  6.578038174048  2.479639687277  7.744187576707  0.485050326687  3.179566333784  -5.567214854587  -2.894454487461  -6.565921317863  -9.017937605874  3.108701148360  9.863625509851  6.078235264085  2.744223441123
8.318115617109  9.699225364596  2.464622950064  1.382370261711  9.387184534737  3.142425006669  -0.968752889964  -6.613180823294  -4.146578893224  -7.876358018112  2.195167103696  0.963926941094  2.700250743881  3.840471964440
3.750206066361  7.663458180702  6.212200167950  7.759678473967  7.862243056717  0.402387977150  -0.032845195897  -0.596111612371  -4.701287496892  -7.205135612169  8.272383398268  1.183917990997  3.334548708244  5.867620631622
7.173894398566  9.669819237274  7.591486347087  7.632106393266  7.679078063326  9.831314288630  -1.878805917928  -3.230072443539  -1.226270137326  -7.050450594780  2.407950173631  6.139044344054  4.100322366110  1.274739489655
4.570746656596  5.624878803580  7.826857453678  4.759133418263  5.409027926377  2.609823652834  -0.626142638674  -6.381676752919  -9.187474122495  -0.513656896621  5.020467955118  6.119091646103  6.181579012107  1.581696265776
7.486041825630  9.584562464416  2.041727587119  3.921160867338  0.650488682345  9.472458902409  -3.368484494994  -4.897111649020  -6.860149344452  -2.000104151691  9.098232244235  2.197229909512  0.915007767443  5.466013208426
8.142690058316  4.607193260984  8.244463994567  3.504870705451  1.682716012888  7.173433718510  -9.939562808373  -3.617852872683  -8.946772737652  -1.169969632707  4.522833993818  3.090157609795  5.580823836993  1.131318663510
0.721709625254  7.515947417690  0.649322209371  1.017031043513  5.811519666269  5.826730883342  -4.349383392435  -0.216216018317  -9.612142522527  -7.311156882104  0.826406396477  0.356349486693  8.022116269284  2.603153485844
5.024802551363  1.359359521353  5.407563451201  2.804123418575  1.265301142849  0.417770013533  -1.833872565081  -6.448557837188  -4.848373212548  -2.936801155033  8.674294423981  4.212577916610  9.007619170112  3.308128278452
5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.551199989997  2.300508202625  -0.754685130179  -1.961421511696  -2.781303441418  -3.355375255650  9.430268439696  9.136974242545  9.020291108464  9.978492595117
7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.309910198619  -7.452798306103  -1.902827024529  -5.623407359547  -7.269363108696  3.360762749778  7.093813115702  7.411328056476  6.944267076650
5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  -9.287277874418  -7.540401148505  -0.000353417956  -5.833784656721  4.757846825439  4.387633256592  1.217855801793  7.505895410467
0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  -3.950064238237  -0.221226038718  -4.029619414242  -9.406669196875  2.782223207302  0.723466014657  8.793216687635  8.918133319113
5.103696096373  4.141094270014  8.443881384045  0.064440406380  6.053189738701  8.842249721220  -1.167950875967  -8.473967886224  -3.056717140238  -7.977150103284  5.098169912283  1.512538670128  7.396879220513  5.512180927835
1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  -7.347087863210  -6.393266867907  -8.063326083131  -4.288630287880  5.810290286679  2.343796322627  0.037303205045  0.494701340392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  -7.253678575913  -3.418263640902  -7.926377360982  -3.652834162614  2.531990411041  6.652176118747  4.022472551365  6.796642602757
0.618562611981  3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  -7.387119492116  -0.867338165048  -8.682345047245  -8.902409436848  4.397210262695  1.549287886014  9.244439700010  4.051612009534
5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224824446  -3.794567450487  -0.705451268271  -6.012888817343  -3.718510093956  2.701695097494  2.772840094677  2.637639616996  9.532728552994
6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690064932  -2.209371201703  -1.043513681151  -9.666269682673  -0.883342534938  3.295757757330  6.918574161214  2.422504231115  6.782125182351
9.141628035616  1.286693802201  9.569284260313  2.585844633740  2.551383944439  9.521303640756  -3.451201380412  -3.477518226530  -0.052200141776  -0.313533283387  2.468303370564  7.737345684837  3.112525793680  1.055054967149
4.124225421341  5.316610900873  7.270112430810  7.178452560747  1.109985851474  3.640423276467  -6.979434032421  -6.938770255119  -9.989997330050  -8.202625175468  5.033006161433  1.411875278130  3.341517635537  5.155671043790
9.893602913781  2.642545902131  9.208464097847  1.495117746745  7.734047317127  4.721421981592  -0.740044533141  -4.637138141352  -4.984361430991  -0.198619845279  8.209030165573  7.924708562340  7.259646026936  3.008617436740
3.103784709475  1.515702741244  6.156476794424  6.976650523956  5.921087480218  9.647382389440  -1.463832553161  -0.419342260515  -5.657803917373  -0.247963028727  7.777345729331  1.048784000035  3.317055883378  4.556742575458
7.289445439839  1.656592126292  3.901794750587  4.310467080093  3.986343950985  1.607812396408  -5.274420934112  -3.831811660490  -7.969922602608  -3.246462495006  4.131164097413  6.938997402961  9.314341240666  9.096896378996
4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.096373414109  4.270014844388  -1.384045106444  -0.375020705316  -9.766345984229  -9.621220216795  0.778894280046  7.786403305671  7.040337097715  0.003205609589
7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.333443640824  -4.586760073162  -2.717389538536  -4.966981099976  -1.759148834708  7.766147072076  6.767186806332  6.983230728863  0.187801681792
8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  -0.127471958965  -5.457074765306  -3.562487980882  -0.782685825367  8.478840784576  3.540181792637  7.260081665283  4.062635353867
4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  -7.158167636577  -6.748604282210  -7.958456346975  -6.204172838711  9.395043429483  8.065227868234  5.947344190240  9.336869539499
4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  -3.546609330842  -6.814269105588  -3.460719426522  -4.824446479456  7.353314413295  1.168450601288  8.717442671851  0.993977370837
3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  -3.113139876351  -0.072170062525  -4.751594841769  -0.064932320937  1.104630547001  3.581330966626  9.582772388334  2.434959429243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  -4.260313358584  -4.502480355136  -3.135935052135  -3.540756445120  1.283349780401  8.126719005220  0.041875331353  3.183308346508

npo-clock-opt final QoR
_______________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: FUN_REF_CLK
8: FUN_UART_CLK
9: FUN_TX_CLK
10: FUN_RX_CLK
11: ALU_CLK
12: SCAN_CLK

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
    1  11   0.0000     0.0000      0   0.0000     0.0000      0
    1  12   0.0000     0.0000      0   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0000     0.0000      0        -          -        -          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        -          -        -          -     39374.44       2890       1093        211
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt final QoR Summary         WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt final QoR Summary      0.0000     0.0000      0   0.0000     0.0000      0        -        -          -     39374.44       2890

npo-clock-opt command complete                CPU:    65 s (  0.02 hr )  ELAPSE:  1082 s (  0.30 hr )  MEM-PEAK:   520 MB
npo-clock-opt command statistics  CPU=13 sec (0.00 hr) ELAPSED=13 sec (0.00 hr) MEM-PEAK=0.508 GB
Information: Running auto PG connection. (NDM-099)
1
icc2_shell> report_timing -delay_type max -max_paths 3
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 3
        -report_by design
Design : SYSTEM_TOP
Version: O-2018.06-SP1
Date   : Sun Sep  7 15:29:06 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: U0_REG_FILE/RdData_Valid_reg (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_SYS_CTRL/cs_reg[0] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: FUN_REF_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (propagated)                 1.47      1.47

  U0_REG_FILE/RdData_Valid_reg/CLK (SDFFARX1)      0.00      1.47 r
  U0_REG_FILE/RdData_Valid_reg/Q (SDFFARX1)        0.83      2.30 f
  U0_SYS_CTRL/PLACE_copt_h_inst_8938/Z (NBUFFX2)   0.22      2.52 f
  U0_SYS_CTRL/PLACE_copt_h_inst_8935/Z (NBUFFX32)
                                                   0.24      2.76 f
  U0_SYS_CTRL/PLACE_copt_h_inst_8936/Z (DELLN1X2)
                                                   0.87      3.64 f
  U0_SYS_CTRL/PLACE_copt_h_inst_8937/Z (NBUFFX2)   0.18      3.82 f
  U0_SYS_CTRL/PLACE_copt_h_inst_4868/Z (DELLN3X2)
                                                   2.83      6.65 f
  U0_SYS_CTRL/U148/QN (NOR2X0)                     0.16      6.81 r
  U0_SYS_CTRL/U3/QN (NOR4X1)                       0.39      7.20 f
  U0_SYS_CTRL/PLACE_copt_h_inst_4977/Z (DELLN3X2)
                                                   2.84     10.03 f
  U0_SYS_CTRL/U152/ZN (INVX0)                      0.10     10.14 r
  U0_SYS_CTRL/cs_reg[0]/D (SDFFARX1)               0.00     10.14 r
  data arrival time                                         10.14

  clock FUN_REF_CLK (rise edge)                   10.00     10.00
  clock network delay (propagated)                 0.35     10.35
  clock reconvergence pessimism                    0.53     10.88
  U0_SYS_CTRL/cs_reg[0]/CLK (SDFFARX1)             0.00     10.88 r
  clock uncertainty                               -0.20     10.68
  library setup time                              -0.54     10.14
  data required time                                        10.14
  ------------------------------------------------------------------------
  data required time                                        10.14
  data arrival time                                        -10.14
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: U0_REG_FILE/regfile_reg[0][7] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7] (rising edge-triggered flip-flop clocked by ALU_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: ALU_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (propagated)                 1.47      1.47

  U0_REG_FILE/regfile_reg[0][7]/CLK (SDFFARX1)     0.00      1.47 r
  U0_REG_FILE/regfile_reg[0][7]/QN (SDFFARX1)      0.51      1.98 f
  U0_ALU/PLACE_copt_h_inst_5075/Z (NBUFFX2)        0.19      2.17 f
  U0_ALU/PLACE_copt_h_inst_5077/Z (NBUFFX2)        0.16      2.33 f
  U0_ALU/PLACE_copt_h_inst_5079/Z (DELLN2X2)       2.00      4.33 f
  U0_ALU/PLACE_copt_h_inst_5076/Z (NBUFFX2)        0.24      4.57 f
  U0_ALU/PLACE_copt_h_inst_5074/Z (NBUFFX2)        0.19      4.75 f
  U0_ALU/PLACE_copt_h_inst_5078/Z (DELLN3X2)       2.82      7.57 f
  U0_ALU/U57/Q (AO221X1)                           0.45      8.02 f
  U0_ALU/PLACE_copt_h_inst_8978/Z (DELLN1X2)       0.88      8.90 f
  U0_ALU/PLACE_copt_h_inst_8979/Z (NBUFFX2)        0.18      9.08 f
  U0_ALU/PLACE_copt_h_inst_4976/Z (DELLN1X2)       0.85      9.93 f
  U0_ALU/U32/Q (OA21X1)                            0.34     10.27 f
  U0_ALU/PLACE_copt_h_inst_8994/Z (NBUFFX4)        0.21     10.48 f
  U0_ALU/PLACE_copt_h_inst_8995/Z (NBUFFX2)        0.16     10.64 f
  U0_ALU/ALU_OUT_reg[7]/D (SDFFARX1)               0.00     10.64 f
  data arrival time                                         10.64

  clock ALU_CLK (rise edge)                       10.00     10.00
  clock network delay (propagated)                 0.84     10.84
  clock reconvergence pessimism                    0.53     11.37
  U0_ALU/ALU_OUT_reg[7]/CLK (SDFFARX1)             0.00     11.37 r
  clock uncertainty                               -0.20     11.17
  library setup time                              -0.53     10.64
  data required time                                        10.64
  ------------------------------------------------------------------------
  data required time                                        10.64
  data arrival time                                        -10.64
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: U0_REG_FILE/regfile_reg[1][2] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0] (rising edge-triggered flip-flop clocked by ALU_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: ALU_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (propagated)                 1.45      1.45

  U0_REG_FILE/regfile_reg[1][2]/CLK (SDFFARX1)     0.00      1.45 r
  U0_REG_FILE/regfile_reg[1][2]/QN (SDFFARX1)      0.60      2.05 f
  U0_ALU/PLACE_copt_h_inst_5325/Z (DELLN1X2)       0.96      3.01 f
  U0_ALU/PLACE_copt_h_inst_5322/Z (NBUFFX2)        0.21      3.23 f
  U0_ALU/PLACE_copt_h_inst_5323/Z (NBUFFX2)        0.16      3.39 f
  U0_ALU/PLACE_copt_h_inst_5324/Z (NBUFFX2)        0.16      3.54 f
  U0_ALU/PLACE_HFSBUF_505_323/Z (NBUFFX2)          0.22      3.76 f
  U0_ALU/div_43/U37/Q (AND3X1)                     0.28      4.03 f
  U0_ALU/div_43/U38/Q (AND2X1)                     0.21      4.25 f
  U0_ALU/div_43/PLACE_copt_h_inst_5457/Z (NBUFFX2)
                                                   0.17      4.42 f
  U0_ALU/div_43/U40/Q (MUX21X1)                    0.30      4.72 r
  U0_ALU/div_43/U22/CO (FADDX1)                    0.34      5.06 r
  U0_ALU/div_43/U23/QN (NAND2X1)                   0.12      5.19 f
  U0_ALU/div_43/U18/QN (NAND2X0)                   0.17      5.36 r
  U0_ALU/div_43/U31/QN (NAND2X1)                   0.21      5.56 f
  U0_ALU/div_43/U4/CO (FADDX1)                     0.40      5.96 f
  U0_ALU/div_43/u_div/u_fa_PartRem_0_1_2/CO (FADDX1)
                                                   0.37      6.33 f
  U0_ALU/div_43/U42/QN (NAND2X1)                   0.11      6.44 r
  U0_ALU/div_43/U16/Q (MUX21X1)                    0.28      6.72 f
  U0_ALU/div_43/U21/QN (NAND2X0)                   0.14      6.86 r
  U0_ALU/div_43/U26/QN (NAND3X0)                   0.18      7.04 f
  U0_ALU/div_43/U9/QN (NAND2X0)                    0.14      7.18 r
  U0_ALU/div_43/U11/QN (NAND3X0)                   0.18      7.35 f
  U0_ALU/div_43/U2/QN (NAND2X0)                    0.15      7.51 r
  U0_ALU/div_43/U5/QN (NAND3X0)                    0.19      7.70 f
  U0_ALU/U67/QN (NAND2X1)                          0.13      7.83 r
  U0_ALU/U56/QN (NAND2X1)                          0.12      7.95 f
  U0_ALU/U147/Q (AO221X1)                          0.27      8.21 f
  U0_ALU/PLACE_copt_h_inst_8974/Z (DELLN2X2)       2.01     10.23 f
  U0_ALU/U132/Q (OA21X1)                           0.38     10.60 f
  U0_ALU/ALU_OUT_reg[0]/D (SDFFARX1)               0.00     10.60 f
  data arrival time                                         10.60

  clock ALU_CLK (rise edge)                       10.00     10.00
  clock network delay (propagated)                 0.84     10.84
  clock reconvergence pessimism                    0.53     11.37
  U0_ALU/ALU_OUT_reg[0]/CLK (SDFFARX1)             0.00     11.37 r
  clock uncertainty                               -0.20     11.17
  library setup time                              -0.56     10.61
  data required time                                        10.61
  ------------------------------------------------------------------------
  data required time                                        10.61
  data arrival time                                        -10.60
  ------------------------------------------------------------------------
  slack (MET)                                                0.01


1
icc2_shell> report_timing -delay_type min -max_paths 3
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 3
        -report_by design
Design : SYSTEM_TOP
Version: O-2018.06-SP1
Date   : Sun Sep  7 15:29:13 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: U0_REG_FILE/regfile_reg[14][1] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/RdData_reg[1] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: FUN_REF_CLK
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (propagated)                 0.35      0.35

  U0_REG_FILE/regfile_reg[14][1]/CLK (SDFFARX1)    0.00      0.35 r
  U0_REG_FILE/regfile_reg[14][1]/Q (SDFFARX1)      0.13      0.48 f
  U0_REG_FILE/PLACE_copt_h_inst_5031/Z (NBUFFX2)   0.06      0.54 f
  U0_REG_FILE/PLACE_copt_h_inst_5358/Z (NBUFFX2)   0.06      0.60 f
  U0_REG_FILE/U289/Q (AO221X1)                     0.05      0.66 f
  U0_REG_FILE/U294/Q (AO221X1)                     0.05      0.71 f
  U0_REG_FILE/PLACE_copt_h_inst_8970/Z (NBUFFX16)
                                                   0.08      0.78 f
  U0_REG_FILE/PLACE_copt_h_inst_8967/Z (NBUFFX32)
                                                   0.09      0.87 f
  U0_REG_FILE/PLACE_copt_h_inst_8969/Z (NBUFFX32)
                                                   0.09      0.96 f
  U0_REG_FILE/PLACE_copt_h_inst_8968/Z (NBUFFX2)   0.06      1.02 f
  U0_REG_FILE/U362/Q (AO22X1)                      0.04      1.06 f
  U0_REG_FILE/RdData_reg[1]/D (SDFFARX1)           0.00      1.06 f
  data arrival time                                          1.06

  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (propagated)                 1.49      1.49
  clock reconvergence pessimism                   -0.53      0.96
  U0_REG_FILE/RdData_reg[1]/CLK (SDFFARX1)         0.00      0.96 r
  clock uncertainty                                0.10      1.06
  library hold time                               -0.00      1.06
  data required time                                         1.06
  ------------------------------------------------------------------------
  data required time                                         1.06
  data arrival time                                         -1.06
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: U0_SYS_CTRL/cs_reg[1] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[6][6] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: FUN_REF_CLK
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (propagated)                 0.35      0.35

  U0_SYS_CTRL/cs_reg[1]/CLK (SDFFARX1)             0.00      0.35 r
  U0_SYS_CTRL/cs_reg[1]/QN (SDFFARX1)              0.11      0.46 r
  U0_SYS_CTRL/U109/QN (NAND3X0)                    0.04      0.50 f
  U0_SYS_CTRL/U94/QN (NAND3X0)                     0.03      0.53 r
  PLACE_copt_h_inst_4929/Z (NBUFFX2)               0.06      0.59 r
  PLACE_copt_h_inst_4928/Z (DELLN3X2)              0.23      0.82 r
  PLACE_HFSINV_907_243/ZN (INVX1)                  0.03      0.85 f
  U0_REG_FILE/U215/QN (NOR2X0)                     0.03      0.87 r
  U0_REG_FILE/PLACE_copt_h_inst_4996/Z (NBUFFX2)   0.06      0.93 r
  U0_REG_FILE/U212/Q (AND2X1)                      0.06      0.99 r
  U0_REG_FILE/U173/QN (NAND2X2)                    0.05      1.04 f
  U0_REG_FILE/U95/Q (AO22X1)                       0.05      1.08 f
  U0_REG_FILE/regfile_reg[6][6]/D (SDFFARX1)       0.00      1.08 f
  data arrival time                                          1.08

  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (propagated)                 1.51      1.51
  clock reconvergence pessimism                   -0.53      0.98
  U0_REG_FILE/regfile_reg[6][6]/CLK (SDFFARX1)     0.00      0.98 r
  clock uncertainty                                0.10      1.08
  library hold time                                0.00      1.08
  data required time                                         1.08
  ------------------------------------------------------------------------
  data required time                                         1.08
  data arrival time                                         -1.08
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: U0_SYS_CTRL/cs_reg[1] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Endpoint: U0_REG_FILE/regfile_reg[6][7] (rising edge-triggered flip-flop clocked by FUN_REF_CLK)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: FUN_REF_CLK
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (propagated)                 0.35      0.35

  U0_SYS_CTRL/cs_reg[1]/CLK (SDFFARX1)             0.00      0.35 r
  U0_SYS_CTRL/cs_reg[1]/QN (SDFFARX1)              0.11      0.46 r
  U0_SYS_CTRL/U109/QN (NAND3X0)                    0.04      0.50 f
  U0_SYS_CTRL/U94/QN (NAND3X0)                     0.03      0.53 r
  PLACE_copt_h_inst_4929/Z (NBUFFX2)               0.06      0.59 r
  PLACE_copt_h_inst_4928/Z (DELLN3X2)              0.23      0.82 r
  PLACE_HFSINV_907_243/ZN (INVX1)                  0.03      0.85 f
  U0_REG_FILE/U215/QN (NOR2X0)                     0.03      0.87 r
  U0_REG_FILE/PLACE_copt_h_inst_4996/Z (NBUFFX2)   0.06      0.93 r
  U0_REG_FILE/U212/Q (AND2X1)                      0.06      0.99 r
  U0_REG_FILE/U173/QN (NAND2X2)                    0.05      1.04 f
  U0_REG_FILE/U96/Q (AO22X1)                       0.05      1.08 f
  U0_REG_FILE/regfile_reg[6][7]/D (SDFFARX1)       0.00      1.08 f
  data arrival time                                          1.08

  clock FUN_REF_CLK (rise edge)                    0.00      0.00
  clock network delay (propagated)                 1.51      1.51
  clock reconvergence pessimism                   -0.53      0.98
  U0_REG_FILE/regfile_reg[6][7]/CLK (SDFFARX1)     0.00      0.98 r
  clock uncertainty                                0.10      1.08
  library hold time                                0.00      1.08
  data required time                                         1.08
  ------------------------------------------------------------------------
  data required time                                         1.08
  data arrival time                                         -1.08
  ------------------------------------------------------------------------
  slack (MET)                                                0.00


1
icc2_shell> gui_set_layout_layer_visibility -toggle [get_layers -filter {mask_name == metal9} -quiet]
1
icc2_shell> gui_set_layout_layer_visibility -toggle [get_layers -filter {mask_name == metal8} -quiet]
1
icc2_shell> exit
Maximum memory usage for this session: 520.81 MB
CPU usage for this session:    362 seconds (  0.10 hours)
Elapsed time for this session:  26105 seconds (  7.25 hours)
Thank you for using IC Compiler II.

