{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 01:56:11 2016 " "Info: Processing started: Wed Apr 20 01:56:11 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Divider -c Divider --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Divider -c Divider --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/Divider/Block1.bdf" { { 248 -32 136 264 "CLK" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register STORE:inst2\|TMP\[7\] STORE:inst2\|TMP\[5\] 500.0 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 500.0 MHz between source register \"STORE:inst2\|TMP\[7\]\" and destination register \"STORE:inst2\|TMP\[5\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.753 ns + Longest register register " "Info: + Longest register to register delay is 1.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns STORE:inst2\|TMP\[7\] 1 REG LCFF_X30_Y2_N21 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y2_N21; Fanout = 23; REG Node = 'STORE:inst2\|TMP\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STORE:inst2|TMP[7] } "NODE_NAME" } } { "Divider.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/Divider/Divider.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.545 ns) 0.888 ns ADDSUB:inst5\|Add0~7 2 COMB LCCOMB_X30_Y2_N2 2 " "Info: 2: + IC(0.343 ns) + CELL(0.545 ns) = 0.888 ns; Loc. = LCCOMB_X30_Y2_N2; Fanout = 2; COMB Node = 'ADDSUB:inst5\|Add0~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { STORE:inst2|TMP[7] ADDSUB:inst5|Add0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.923 ns ADDSUB:inst5\|Add0~11 3 COMB LCCOMB_X30_Y2_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.923 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 2; COMB Node = 'ADDSUB:inst5\|Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDSUB:inst5|Add0~7 ADDSUB:inst5|Add0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.958 ns ADDSUB:inst5\|Add0~15 4 COMB LCCOMB_X30_Y2_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.958 ns; Loc. = LCCOMB_X30_Y2_N6; Fanout = 2; COMB Node = 'ADDSUB:inst5\|Add0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDSUB:inst5|Add0~11 ADDSUB:inst5|Add0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.993 ns ADDSUB:inst5\|Add0~19 5 COMB LCCOMB_X30_Y2_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.993 ns; Loc. = LCCOMB_X30_Y2_N8; Fanout = 2; COMB Node = 'ADDSUB:inst5\|Add0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDSUB:inst5|Add0~15 ADDSUB:inst5|Add0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.028 ns ADDSUB:inst5\|Add0~23 6 COMB LCCOMB_X30_Y2_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 1.028 ns; Loc. = LCCOMB_X30_Y2_N10; Fanout = 2; COMB Node = 'ADDSUB:inst5\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADDSUB:inst5|Add0~19 ADDSUB:inst5|Add0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.153 ns ADDSUB:inst5\|Add0~26 7 COMB LCCOMB_X30_Y2_N12 1 " "Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 1.153 ns; Loc. = LCCOMB_X30_Y2_N12; Fanout = 1; COMB Node = 'ADDSUB:inst5\|Add0~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ADDSUB:inst5|Add0~23 ADDSUB:inst5|Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.053 ns) 1.598 ns STORE:inst2\|TMP~4 8 COMB LCCOMB_X30_Y2_N26 1 " "Info: 8: + IC(0.392 ns) + CELL(0.053 ns) = 1.598 ns; Loc. = LCCOMB_X30_Y2_N26; Fanout = 1; COMB Node = 'STORE:inst2\|TMP~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.445 ns" { ADDSUB:inst5|Add0~26 STORE:inst2|TMP~4 } "NODE_NAME" } } { "Divider.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/Divider/Divider.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.753 ns STORE:inst2\|TMP\[5\] 9 REG LCFF_X30_Y2_N27 3 " "Info: 9: + IC(0.000 ns) + CELL(0.155 ns) = 1.753 ns; Loc. = LCFF_X30_Y2_N27; Fanout = 3; REG Node = 'STORE:inst2\|TMP\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { STORE:inst2|TMP~4 STORE:inst2|TMP[5] } "NODE_NAME" } } { "Divider.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/Divider/Divider.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.018 ns ( 58.07 % ) " "Info: Total cell delay = 1.018 ns ( 58.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.735 ns ( 41.93 % ) " "Info: Total interconnect delay = 0.735 ns ( 41.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { STORE:inst2|TMP[7] ADDSUB:inst5|Add0~7 ADDSUB:inst5|Add0~11 ADDSUB:inst5|Add0~15 ADDSUB:inst5|Add0~19 ADDSUB:inst5|Add0~23 ADDSUB:inst5|Add0~26 STORE:inst2|TMP~4 STORE:inst2|TMP[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.753 ns" { STORE:inst2|TMP[7] {} ADDSUB:inst5|Add0~7 {} ADDSUB:inst5|Add0~11 {} ADDSUB:inst5|Add0~15 {} ADDSUB:inst5|Add0~19 {} ADDSUB:inst5|Add0~23 {} ADDSUB:inst5|Add0~26 {} STORE:inst2|TMP~4 {} STORE:inst2|TMP[5] {} } { 0.000ns 0.343ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.392ns 0.000ns } { 0.000ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.487 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/Divider/Block1.bdf" { { 248 -32 136 264 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/Divider/Block1.bdf" { { 248 -32 136 264 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.487 ns STORE:inst2\|TMP\[5\] 3 REG LCFF_X30_Y2_N27 3 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X30_Y2_N27; Fanout = 3; REG Node = 'STORE:inst2\|TMP\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { CLK~clkctrl STORE:inst2|TMP[5] } "NODE_NAME" } } { "Divider.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/Divider/Divider.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.19 % ) " "Info: Total cell delay = 1.472 ns ( 59.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.81 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { CLK CLK~clkctrl STORE:inst2|TMP[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STORE:inst2|TMP[5] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.487 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/Divider/Block1.bdf" { { 248 -32 136 264 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/Divider/Block1.bdf" { { 248 -32 136 264 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.487 ns STORE:inst2\|TMP\[7\] 3 REG LCFF_X30_Y2_N21 23 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X30_Y2_N21; Fanout = 23; REG Node = 'STORE:inst2\|TMP\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { CLK~clkctrl STORE:inst2|TMP[7] } "NODE_NAME" } } { "Divider.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/Divider/Divider.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.19 % ) " "Info: Total cell delay = 1.472 ns ( 59.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.81 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { CLK CLK~clkctrl STORE:inst2|TMP[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STORE:inst2|TMP[7] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { CLK CLK~clkctrl STORE:inst2|TMP[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STORE:inst2|TMP[5] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { CLK CLK~clkctrl STORE:inst2|TMP[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STORE:inst2|TMP[7] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Divider.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/Divider/Divider.vhd" 119 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Divider.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/Divider/Divider.vhd" 119 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { STORE:inst2|TMP[7] ADDSUB:inst5|Add0~7 ADDSUB:inst5|Add0~11 ADDSUB:inst5|Add0~15 ADDSUB:inst5|Add0~19 ADDSUB:inst5|Add0~23 ADDSUB:inst5|Add0~26 STORE:inst2|TMP~4 STORE:inst2|TMP[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.753 ns" { STORE:inst2|TMP[7] {} ADDSUB:inst5|Add0~7 {} ADDSUB:inst5|Add0~11 {} ADDSUB:inst5|Add0~15 {} ADDSUB:inst5|Add0~19 {} ADDSUB:inst5|Add0~23 {} ADDSUB:inst5|Add0~26 {} STORE:inst2|TMP~4 {} STORE:inst2|TMP[5] {} } { 0.000ns 0.343ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.392ns 0.000ns } { 0.000ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { CLK CLK~clkctrl STORE:inst2|TMP[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STORE:inst2|TMP[5] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { CLK CLK~clkctrl STORE:inst2|TMP[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STORE:inst2|TMP[7] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STORE:inst2|TMP[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { STORE:inst2|TMP[5] {} } {  } {  } "" } } { "Divider.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/Divider/Divider.vhd" 119 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "STORE:inst2\|TMP\[4\] S CLK 3.910 ns register " "Info: tsu for register \"STORE:inst2\|TMP\[4\]\" (data pin = \"S\", clock pin = \"CLK\") is 3.910 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.307 ns + Longest pin register " "Info: + Longest pin to register delay is 6.307 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns S 1 PIN PIN_U8 11 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U8; Fanout = 11; PIN Node = 'S'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/Divider/Block1.bdf" { { 264 -32 136 280 "S" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.179 ns) + CELL(0.228 ns) 5.224 ns DIVIDER:inst\|CLR~0 2 COMB LCCOMB_X31_Y2_N26 14 " "Info: 2: + IC(4.179 ns) + CELL(0.228 ns) = 5.224 ns; Loc. = LCCOMB_X31_Y2_N26; Fanout = 14; COMB Node = 'DIVIDER:inst\|CLR~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.407 ns" { S DIVIDER:inst|CLR~0 } "NODE_NAME" } } { "Divider.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/Divider/Divider.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.562 ns) + CELL(0.366 ns) 6.152 ns STORE:inst2\|TMP~5 3 COMB LCCOMB_X30_Y2_N30 1 " "Info: 3: + IC(0.562 ns) + CELL(0.366 ns) = 6.152 ns; Loc. = LCCOMB_X30_Y2_N30; Fanout = 1; COMB Node = 'STORE:inst2\|TMP~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { DIVIDER:inst|CLR~0 STORE:inst2|TMP~5 } "NODE_NAME" } } { "Divider.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/Divider/Divider.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.307 ns STORE:inst2\|TMP\[4\] 4 REG LCFF_X30_Y2_N31 3 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 6.307 ns; Loc. = LCFF_X30_Y2_N31; Fanout = 3; REG Node = 'STORE:inst2\|TMP\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { STORE:inst2|TMP~5 STORE:inst2|TMP[4] } "NODE_NAME" } } { "Divider.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/Divider/Divider.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.566 ns ( 24.83 % ) " "Info: Total cell delay = 1.566 ns ( 24.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.741 ns ( 75.17 % ) " "Info: Total interconnect delay = 4.741 ns ( 75.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.307 ns" { S DIVIDER:inst|CLR~0 STORE:inst2|TMP~5 STORE:inst2|TMP[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.307 ns" { S {} S~combout {} DIVIDER:inst|CLR~0 {} STORE:inst2|TMP~5 {} STORE:inst2|TMP[4] {} } { 0.000ns 0.000ns 4.179ns 0.562ns 0.000ns } { 0.000ns 0.817ns 0.228ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Divider.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/Divider/Divider.vhd" 119 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.487 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/Divider/Block1.bdf" { { 248 -32 136 264 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/Divider/Block1.bdf" { { 248 -32 136 264 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.487 ns STORE:inst2\|TMP\[4\] 3 REG LCFF_X30_Y2_N31 3 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X30_Y2_N31; Fanout = 3; REG Node = 'STORE:inst2\|TMP\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { CLK~clkctrl STORE:inst2|TMP[4] } "NODE_NAME" } } { "Divider.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/Divider/Divider.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.19 % ) " "Info: Total cell delay = 1.472 ns ( 59.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.81 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { CLK CLK~clkctrl STORE:inst2|TMP[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STORE:inst2|TMP[4] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.307 ns" { S DIVIDER:inst|CLR~0 STORE:inst2|TMP~5 STORE:inst2|TMP[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.307 ns" { S {} S~combout {} DIVIDER:inst|CLR~0 {} STORE:inst2|TMP~5 {} STORE:inst2|TMP[4] {} } { 0.000ns 0.000ns 4.179ns 0.562ns 0.000ns } { 0.000ns 0.817ns 0.228ns 0.366ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { CLK CLK~clkctrl STORE:inst2|TMP[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STORE:inst2|TMP[4] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK DONE DIVIDER:inst\|Y.S3 8.561 ns register " "Info: tco from clock \"CLK\" to destination pin \"DONE\" through register \"DIVIDER:inst\|Y.S3\" is 8.561 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.489 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/Divider/Block1.bdf" { { 248 -32 136 264 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/Divider/Block1.bdf" { { 248 -32 136 264 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 2.489 ns DIVIDER:inst\|Y.S3 3 REG LCFF_X31_Y2_N17 9 " "Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 9; REG Node = 'DIVIDER:inst\|Y.S3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { CLK~clkctrl DIVIDER:inst|Y.S3 } "NODE_NAME" } } { "Divider.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/Divider/Divider.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.14 % ) " "Info: Total cell delay = 1.472 ns ( 59.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 40.86 % ) " "Info: Total interconnect delay = 1.017 ns ( 40.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { CLK CLK~clkctrl DIVIDER:inst|Y.S3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { CLK {} CLK~combout {} CLK~clkctrl {} DIVIDER:inst|Y.S3 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Divider.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/Divider/Divider.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.978 ns + Longest register pin " "Info: + Longest register to pin delay is 5.978 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DIVIDER:inst\|Y.S3 1 REG LCFF_X31_Y2_N17 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 9; REG Node = 'DIVIDER:inst\|Y.S3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIVIDER:inst|Y.S3 } "NODE_NAME" } } { "Divider.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/Divider/Divider.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.036 ns) + CELL(1.942 ns) 5.978 ns DONE 2 PIN PIN_F15 0 " "Info: 2: + IC(4.036 ns) + CELL(1.942 ns) = 5.978 ns; Loc. = PIN_F15; Fanout = 0; PIN Node = 'DONE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.978 ns" { DIVIDER:inst|Y.S3 DONE } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/Divider/Block1.bdf" { { 328 320 496 344 "DONE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.942 ns ( 32.49 % ) " "Info: Total cell delay = 1.942 ns ( 32.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.036 ns ( 67.51 % ) " "Info: Total interconnect delay = 4.036 ns ( 67.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.978 ns" { DIVIDER:inst|Y.S3 DONE } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.978 ns" { DIVIDER:inst|Y.S3 {} DONE {} } { 0.000ns 4.036ns } { 0.000ns 1.942ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { CLK CLK~clkctrl DIVIDER:inst|Y.S3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { CLK {} CLK~combout {} CLK~clkctrl {} DIVIDER:inst|Y.S3 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.978 ns" { DIVIDER:inst|Y.S3 DONE } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.978 ns" { DIVIDER:inst|Y.S3 {} DONE {} } { 0.000ns 4.036ns } { 0.000ns 1.942ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "S CLR 8.909 ns Longest " "Info: Longest tpd from source pin \"S\" to destination pin \"CLR\" is 8.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns S 1 PIN PIN_U8 11 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U8; Fanout = 11; PIN Node = 'S'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/Divider/Block1.bdf" { { 264 -32 136 280 "S" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.179 ns) + CELL(0.228 ns) 5.224 ns DIVIDER:inst\|CLR~0 2 COMB LCCOMB_X31_Y2_N26 14 " "Info: 2: + IC(4.179 ns) + CELL(0.228 ns) = 5.224 ns; Loc. = LCCOMB_X31_Y2_N26; Fanout = 14; COMB Node = 'DIVIDER:inst\|CLR~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.407 ns" { S DIVIDER:inst|CLR~0 } "NODE_NAME" } } { "Divider.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/Divider/Divider.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.561 ns) + CELL(2.124 ns) 8.909 ns CLR 3 PIN PIN_T18 0 " "Info: 3: + IC(1.561 ns) + CELL(2.124 ns) = 8.909 ns; Loc. = PIN_T18; Fanout = 0; PIN Node = 'CLR'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.685 ns" { DIVIDER:inst|CLR~0 CLR } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/Divider/Block1.bdf" { { 512 576 752 528 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.169 ns ( 35.57 % ) " "Info: Total cell delay = 3.169 ns ( 35.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.740 ns ( 64.43 % ) " "Info: Total interconnect delay = 5.740 ns ( 64.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.909 ns" { S DIVIDER:inst|CLR~0 CLR } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.909 ns" { S {} S~combout {} DIVIDER:inst|CLR~0 {} CLR {} } { 0.000ns 0.000ns 4.179ns 1.561ns } { 0.000ns 0.817ns 0.228ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "STORE:inst3\|TMP\[3\] DIVISOR\[3\] CLK -2.335 ns register " "Info: th for register \"STORE:inst3\|TMP\[3\]\" (data pin = \"DIVISOR\[3\]\", clock pin = \"CLK\") is -2.335 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.489 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/Divider/Block1.bdf" { { 248 -32 136 264 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/Divider/Block1.bdf" { { 248 -32 136 264 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 2.489 ns STORE:inst3\|TMP\[3\] 3 REG LCFF_X31_Y2_N19 2 " "Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X31_Y2_N19; Fanout = 2; REG Node = 'STORE:inst3\|TMP\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { CLK~clkctrl STORE:inst3|TMP[3] } "NODE_NAME" } } { "Divider.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/Divider/Divider.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.14 % ) " "Info: Total cell delay = 1.472 ns ( 59.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 40.86 % ) " "Info: Total interconnect delay = 1.017 ns ( 40.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { CLK CLK~clkctrl STORE:inst3|TMP[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STORE:inst3|TMP[3] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Divider.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/Divider/Divider.vhd" 119 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.973 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns DIVISOR\[3\] 1 PIN PIN_T10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T10; Fanout = 1; PIN Node = 'DIVISOR\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIVISOR[3] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/Divider/Block1.bdf" { { 368 -24 144 384 "DIVISOR\[3..0\]" "" } { 352 74 240 376 "DIVISOR\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.783 ns) + CELL(0.228 ns) 4.818 ns STORE:inst3\|TMP~0 2 COMB LCCOMB_X31_Y2_N18 1 " "Info: 2: + IC(3.783 ns) + CELL(0.228 ns) = 4.818 ns; Loc. = LCCOMB_X31_Y2_N18; Fanout = 1; COMB Node = 'STORE:inst3\|TMP~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.011 ns" { DIVISOR[3] STORE:inst3|TMP~0 } "NODE_NAME" } } { "Divider.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/Divider/Divider.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.973 ns STORE:inst3\|TMP\[3\] 3 REG LCFF_X31_Y2_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.973 ns; Loc. = LCFF_X31_Y2_N19; Fanout = 2; REG Node = 'STORE:inst3\|TMP\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { STORE:inst3|TMP~0 STORE:inst3|TMP[3] } "NODE_NAME" } } { "Divider.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/Divider/Divider.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.190 ns ( 23.93 % ) " "Info: Total cell delay = 1.190 ns ( 23.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.783 ns ( 76.07 % ) " "Info: Total interconnect delay = 3.783 ns ( 76.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.973 ns" { DIVISOR[3] STORE:inst3|TMP~0 STORE:inst3|TMP[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.973 ns" { DIVISOR[3] {} DIVISOR[3]~combout {} STORE:inst3|TMP~0 {} STORE:inst3|TMP[3] {} } { 0.000ns 0.000ns 3.783ns 0.000ns } { 0.000ns 0.807ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { CLK CLK~clkctrl STORE:inst3|TMP[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STORE:inst3|TMP[3] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.973 ns" { DIVISOR[3] STORE:inst3|TMP~0 STORE:inst3|TMP[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.973 ns" { DIVISOR[3] {} DIVISOR[3]~combout {} STORE:inst3|TMP~0 {} STORE:inst3|TMP[3] {} } { 0.000ns 0.000ns 3.783ns 0.000ns } { 0.000ns 0.807ns 0.228ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 20 01:56:11 2016 " "Info: Processing ended: Wed Apr 20 01:56:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
