INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Vivado_Udemy/Design Flow Part 1/BRAM_MUX/BRAM_MUX.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Vivado_Udemy/Design Flow Part 1/BRAM_MUX/BRAM_MUX.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
