-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
-- Date        : Tue Jun 21 12:24:24 2022
-- Host        : tueszero running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/Xilinx/DAC_converter/DAC_converter.srcs/sources_1/bd/design_1/ip/design_1_HDMI_TOP_0_0/design_1_HDMI_TOP_0_0_sim_netlist.vhdl
-- Design      : design_1_HDMI_TOP_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_async_reset is
  port (
    i_rst_oserdes : out STD_LOGIC;
    o_clk_1x : in STD_LOGIC;
    RST_BTN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_async_reset : entity is "async_reset";
end design_1_HDMI_TOP_0_0_async_reset;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_async_reset is
  signal rst_shf : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of rst_shf : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \rst_shf_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \rst_shf_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \rst_shf_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rst_shf_reg[1]\ : label is "yes";
begin
o_rst_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => o_clk_1x,
      CE => '1',
      D => '0',
      PRE => RST_BTN,
      Q => i_rst_oserdes
    );
\rst_shf_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => o_clk_1x,
      CE => '1',
      D => '0',
      PRE => RST_BTN,
      Q => rst_shf(0)
    );
\rst_shf_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => o_clk_1x,
      CE => '1',
      D => '0',
      PRE => RST_BTN,
      Q => rst_shf(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_display_clocks is
  port (
    clk_lock : out STD_LOGIC;
    o_clk_1x : out STD_LOGIC;
    o_clk_5x : out STD_LOGIC;
    CLK : in STD_LOGIC;
    RST_BTN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_display_clocks : entity is "display_clocks";
end design_1_HDMI_TOP_0_0_display_clocks;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_display_clocks is
  signal clk_1x_pre : STD_LOGIC;
  signal clk_5x_pre : STD_LOGIC;
  signal clk_fb : STD_LOGIC;
  signal NLW_MMCME2_BASE_inst_CLKFBOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_MMCME2_BASE_inst_CLKFBSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_MMCME2_BASE_inst_CLKINSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_MMCME2_BASE_inst_CLKOUT0B_UNCONNECTED : STD_LOGIC;
  signal NLW_MMCME2_BASE_inst_CLKOUT1B_UNCONNECTED : STD_LOGIC;
  signal NLW_MMCME2_BASE_inst_CLKOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_MMCME2_BASE_inst_CLKOUT2B_UNCONNECTED : STD_LOGIC;
  signal NLW_MMCME2_BASE_inst_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_MMCME2_BASE_inst_CLKOUT3B_UNCONNECTED : STD_LOGIC;
  signal NLW_MMCME2_BASE_inst_CLKOUT4_UNCONNECTED : STD_LOGIC;
  signal NLW_MMCME2_BASE_inst_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_MMCME2_BASE_inst_CLKOUT6_UNCONNECTED : STD_LOGIC;
  signal NLW_MMCME2_BASE_inst_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_MMCME2_BASE_inst_PSDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_MMCME2_BASE_inst_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of MMCME2_BASE_inst : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of MMCME2_BASE_inst : label is "MMCME2_BASE";
  attribute BOX_TYPE of bufg_clk_pix : label is "PRIMITIVE";
  attribute BOX_TYPE of bufg_clk_pix_5x : label is "PRIMITIVE";
begin
MMCME2_BASE_inst: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT_F => 37.125000,
      CLKFBOUT_PHASE => 0.000000,
      CLKIN1_PERIOD => 10.000000,
      CLKIN2_PERIOD => 10.000000,
      CLKOUT0_DIVIDE_F => 2.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT1_DIVIDE => 10,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT2_DIVIDE => 1,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT3_DIVIDE => 1,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      COMPENSATION => "INTERNAL",
      DIVCLK_DIVIDE => 5,
      REF_JITTER1 => 0.010000,
      STARTUP_WAIT => false
    )
        port map (
      CLKFBIN => clk_fb,
      CLKFBOUT => clk_fb,
      CLKFBOUTB => NLW_MMCME2_BASE_inst_CLKFBOUTB_UNCONNECTED,
      CLKFBSTOPPED => NLW_MMCME2_BASE_inst_CLKFBSTOPPED_UNCONNECTED,
      CLKIN1 => CLK,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => NLW_MMCME2_BASE_inst_CLKINSTOPPED_UNCONNECTED,
      CLKOUT0 => clk_5x_pre,
      CLKOUT0B => NLW_MMCME2_BASE_inst_CLKOUT0B_UNCONNECTED,
      CLKOUT1 => clk_1x_pre,
      CLKOUT1B => NLW_MMCME2_BASE_inst_CLKOUT1B_UNCONNECTED,
      CLKOUT2 => NLW_MMCME2_BASE_inst_CLKOUT2_UNCONNECTED,
      CLKOUT2B => NLW_MMCME2_BASE_inst_CLKOUT2B_UNCONNECTED,
      CLKOUT3 => NLW_MMCME2_BASE_inst_CLKOUT3_UNCONNECTED,
      CLKOUT3B => NLW_MMCME2_BASE_inst_CLKOUT3B_UNCONNECTED,
      CLKOUT4 => NLW_MMCME2_BASE_inst_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_MMCME2_BASE_inst_CLKOUT5_UNCONNECTED,
      CLKOUT6 => NLW_MMCME2_BASE_inst_CLKOUT6_UNCONNECTED,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => NLW_MMCME2_BASE_inst_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_MMCME2_BASE_inst_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => clk_lock,
      PSCLK => '0',
      PSDONE => NLW_MMCME2_BASE_inst_PSDONE_UNCONNECTED,
      PSEN => '0',
      PSINCDEC => '0',
      PWRDWN => '0',
      RST => RST_BTN
    );
bufg_clk_pix: unisim.vcomponents.BUFG
     port map (
      I => clk_1x_pre,
      O => o_clk_1x
    );
bufg_clk_pix_5x: unisim.vcomponents.BUFG
     port map (
      I => clk_5x_pre,
      O => o_clk_5x
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_display_timings is
  port (
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    RST_BTN_0 : out STD_LOGIC;
    green : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[2]\ : out STD_LOGIC;
    \bias_reg[2]_0\ : out STD_LOGIC;
    \bias_reg[4]\ : out STD_LOGIC;
    \bias_reg[4]_0\ : out STD_LOGIC;
    blue : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias[4]_i_2__0_0\ : out STD_LOGIC;
    red : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[2]_1\ : out STD_LOGIC;
    \bias_reg[2]_2\ : out STD_LOGIC;
    \o_sy_reg[5]_rep_0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[3]_rep__0_0\ : out STD_LOGIC;
    \o_sx_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \o_sx_reg[0]_rep_0\ : out STD_LOGIC;
    \o_sy_reg[1]_rep__1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[5]_rep__0_0\ : out STD_LOGIC;
    \o_sx_reg[4]_rep__0_0\ : out STD_LOGIC;
    \o_sx_reg[6]_rep_0\ : out STD_LOGIC;
    \o_sx_reg[7]_rep_0\ : out STD_LOGIC;
    \o_sy_reg[1]_rep_0\ : out STD_LOGIC;
    \o_sy_reg[0]_rep_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[2]_0\ : out STD_LOGIC;
    \o_sy_reg[1]_rep__0_0\ : out STD_LOGIC;
    \o_sx_reg[3]_rep__1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[3]_rep_0\ : out STD_LOGIC;
    \o_sx_reg[3]_rep__0_1\ : out STD_LOGIC;
    \o_sy_reg[7]_rep_0\ : out STD_LOGIC;
    \o_sy_reg[2]_0\ : out STD_LOGIC;
    \o_sy_reg[2]_1\ : out STD_LOGIC;
    \o_sy_reg[2]_2\ : out STD_LOGIC;
    \o_sy_reg[2]_3\ : out STD_LOGIC;
    \o_sy_reg[2]_4\ : out STD_LOGIC;
    \o_sy_reg[2]_5\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[4]_1\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_red_p1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \life_control_reg[0]\ : out STD_LOGIC;
    sel0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sy_reg[4]_0\ : out STD_LOGIC;
    \o_sx_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[14]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sprite_render_y00_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sprite_render_y00_out_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[14]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sprite_render_y00_out_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[14]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[5]_rep_0\ : out STD_LOGIC;
    sprite_render_y00_out_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[14]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sprite_render_y00_out_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[14]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sprite_render_y00_out_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[14]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sprite_render_y00_out_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[14]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sprite_render_y00_out_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[14]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sprite_render_y00_out_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[14]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sprite_render_y00_out_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[14]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sprite_render_y00_out_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[14]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sprite_render_y00_out_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[14]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sprite_render_y00_out_11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[14]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sprite_render_y00_out_12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[15]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sprite_render_y00_out_13 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[15]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sprite_render_y00_out_14 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sy_reg[7]_rep_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[15]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sy_reg[5]_rep_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sprite_render_y00_out_15 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[15]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sprite_render_y00_out_16 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[15]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[6]_rep_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sx_reg[10]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[14]_14\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[15]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[3]_rep__1_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[7]_rep_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sx_reg[11]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[15]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[15]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[3]_rep__1_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sx_reg[11]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[15]_10\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[15]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[3]_rep__1_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[7]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sx_reg[11]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[15]_12\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[15]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[3]_rep__1_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[7]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sx_reg[11]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[15]_14\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[15]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[3]_rep__1_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[7]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sx_reg[11]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[15]_16\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[15]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[3]_rep__1_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[7]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sx_reg[11]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[15]_18\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[15]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[3]_rep__1_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[7]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sx_reg[11]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[15]_20\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[15]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[3]_rep__1_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[7]_6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sx_reg[11]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[15]_22\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[15]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[3]_rep__1_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[7]_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sx_reg[11]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[15]_24\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[15]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[3]_rep__1_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[7]_8\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sx_reg[11]_10\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[15]_26\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[15]_27\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[3]_rep__1_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sy_reg[3]_0\ : out STD_LOGIC;
    \o_sy_reg[3]_1\ : out STD_LOGIC;
    \o_sy_reg[3]_2\ : out STD_LOGIC;
    \o_de0_carry__0_0\ : out STD_LOGIC;
    o_tmds0_in : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \bias_reg[4]_2\ : out STD_LOGIC;
    v_sync : out STD_LOGIC;
    \bias_reg[3]\ : out STD_LOGIC;
    \o_de0_inferred__0/i__carry__0_0\ : out STD_LOGIC;
    RST_BTN_1 : out STD_LOGIC;
    \o_de0_carry__0_1\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \o_sx_reg[6]_rep_2\ : out STD_LOGIC;
    \o_sx_reg[6]_rep_3\ : out STD_LOGIC;
    \o_sy_reg[15]_0\ : out STD_LOGIC;
    \o_sx_reg[8]_0\ : out STD_LOGIC;
    \o_tmds_reg[9]\ : in STD_LOGIC;
    RST_BTN : in STD_LOGIC;
    \o_tmds_reg[9]_0\ : in STD_LOGIC;
    \o_tmds_reg[6]\ : in STD_LOGIC;
    \o_tmds_reg[0]\ : in STD_LOGIC;
    \o_tmds_reg[9]_1\ : in STD_LOGIC;
    \o_tmds_reg[9]_2\ : in STD_LOGIC;
    sprite_red_clear : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in28_in : in STD_LOGIC;
    \bias[4]_i_46__0_0\ : in STD_LOGIC;
    \bias[3]_i_92_0\ : in STD_LOGIC;
    sw : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias[3]_i_240\ : in STD_LOGIC;
    \bias[3]_i_240_0\ : in STD_LOGIC;
    sprite_p1_x : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sprite_e1_x : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[3]_i_179_0\ : in STD_LOGIC;
    \bias_reg[3]_i_179_1\ : in STD_LOGIC;
    \bias_reg[3]_i_179_2\ : in STD_LOGIC;
    \bias_reg[3]_i_179_3\ : in STD_LOGIC;
    \bias_reg[3]_i_175_0\ : in STD_LOGIC;
    sprite_e3_x : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[3]_i_168_0\ : in STD_LOGIC;
    \bias_reg[3]_i_168_1\ : in STD_LOGIC;
    \bias_reg[3]_i_168_2\ : in STD_LOGIC;
    \bias_reg[3]_i_168_3\ : in STD_LOGIC;
    \bias_reg[3]_i_157_0\ : in STD_LOGIC;
    sprite_e5_x : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[3]_i_1399_0\ : in STD_LOGIC;
    \bias_reg[3]_i_1399_1\ : in STD_LOGIC;
    \bias_reg[3]_i_1399_2\ : in STD_LOGIC;
    \bias_reg[3]_i_1399_3\ : in STD_LOGIC;
    \bias_reg[3]_i_932_0\ : in STD_LOGIC;
    sprite_stage2_e2_x : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[4]_i_142_0\ : in STD_LOGIC;
    \bias_reg[4]_i_142_1\ : in STD_LOGIC;
    \bias_reg[4]_i_142_2\ : in STD_LOGIC;
    \bias_reg[4]_i_142_3\ : in STD_LOGIC;
    \bias_reg[4]_i_135_0\ : in STD_LOGIC;
    sprite_stage2_e4_x : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[3]_i_978_0\ : in STD_LOGIC;
    \bias_reg[3]_i_978_1\ : in STD_LOGIC;
    \bias_reg[3]_i_978_2\ : in STD_LOGIC;
    \bias_reg[3]_i_978_3\ : in STD_LOGIC;
    \bias_reg[3]_i_971_0\ : in STD_LOGIC;
    sprite_stage2_e6_x : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[3]_i_1043_0\ : in STD_LOGIC;
    \bias_reg[3]_i_1043_1\ : in STD_LOGIC;
    \bias_reg[3]_i_1043_2\ : in STD_LOGIC;
    \bias_reg[3]_i_1043_3\ : in STD_LOGIC;
    \bias_reg[3]_i_1042_0\ : in STD_LOGIC;
    sprite_stage2_e8_x : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[3]_i_1007_0\ : in STD_LOGIC;
    \bias_reg[3]_i_1007_1\ : in STD_LOGIC;
    \bias_reg[3]_i_1007_2\ : in STD_LOGIC;
    \bias_reg[3]_i_1007_3\ : in STD_LOGIC;
    \bias_reg[3]_i_1000_0\ : in STD_LOGIC;
    sprite_stage3_e1_x : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[3]_i_2322_0\ : in STD_LOGIC;
    \bias_reg[3]_i_2322_1\ : in STD_LOGIC;
    \bias_reg[3]_i_2322_2\ : in STD_LOGIC;
    \bias_reg[3]_i_2322_3\ : in STD_LOGIC;
    \bias_reg[3]_i_594_0\ : in STD_LOGIC;
    sprite_stage3_e3_x : in STD_LOGIC_VECTOR ( 9 downto 0 );
    shoot_e1_y : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[4]_i_474_0\ : in STD_LOGIC;
    \bias_reg[4]_i_474_1\ : in STD_LOGIC;
    \bias_reg[4]_i_474_2\ : in STD_LOGIC;
    \bias_reg[4]_i_474_3\ : in STD_LOGIC;
    \bias_reg[4]_i_174_0\ : in STD_LOGIC;
    sprite_stage3_e5_x : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[3]_i_634_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sprite_shoot_y_e1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sprite_shoot_y_e3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sprite_shoot_y_e5 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sprite_shoot_y_stage2_e2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sprite_shoot_y_stage2_e4 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sprite_shoot_y_stage2_e6 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sprite_shoot_y_stage2_e8 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sprite_shoot_y_stage3_e1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sprite_shoot_y_stage3_e3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sprite_shoot_y_stage3_e5 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sprite_green_p1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sprite_render_y : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sprite_render_y_17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \o_tmds_reg[2]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_0\ : in STD_LOGIC;
    \bias_reg[2]_3\ : in STD_LOGIC;
    life_control : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias[4]_i_8_0\ : in STD_LOGIC;
    \bias[4]_i_12_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_794_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_468_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_220_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    notcollision3 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    notcollision : in STD_LOGIC;
    \bias[3]_i_7_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_71_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_210_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_210_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_70_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_70_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_69_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_22_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_175_1\ : in STD_LOGIC;
    \bias[3]_i_61_0\ : in STD_LOGIC;
    notcollision3_18 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \bias_reg[3]_i_393_0\ : in STD_LOGIC;
    \bias_reg[3]_i_393_1\ : in STD_LOGIC;
    \bias_reg[3]_i_169_0\ : in STD_LOGIC;
    \bias_reg[3]_i_169_1\ : in STD_LOGIC;
    \bias_reg[3]_i_169_2\ : in STD_LOGIC;
    \bias_reg[3]_i_169_3\ : in STD_LOGIC;
    \bias_reg[3]_i_169_4\ : in STD_LOGIC;
    \bias_reg[3]_i_169_5\ : in STD_LOGIC;
    \bias_reg[3]_i_169_6\ : in STD_LOGIC;
    \bias_reg[3]_i_169_7\ : in STD_LOGIC;
    notcollision_19 : in STD_LOGIC;
    \bias[3]_i_19_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_171_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_416_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_416_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_170_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_170_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_169_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_59_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_17_0\ : in STD_LOGIC;
    notcollision3_20 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    notcollision_21 : in STD_LOGIC;
    \bias[3]_i_6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_50_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_147_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_147_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_49_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_49_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_48_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_16_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_157_1\ : in STD_LOGIC;
    \bias[3]_i_58_0\ : in STD_LOGIC;
    notcollision3_22 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \bias_reg[3]_i_362_0\ : in STD_LOGIC;
    \bias_reg[3]_i_362_1\ : in STD_LOGIC;
    \bias_reg[3]_i_162_0\ : in STD_LOGIC;
    \bias_reg[3]_i_162_1\ : in STD_LOGIC;
    \bias_reg[3]_i_162_2\ : in STD_LOGIC;
    \bias_reg[3]_i_162_3\ : in STD_LOGIC;
    \bias_reg[3]_i_162_4\ : in STD_LOGIC;
    \bias_reg[3]_i_162_5\ : in STD_LOGIC;
    \bias_reg[3]_i_162_6\ : in STD_LOGIC;
    \bias_reg[3]_i_162_7\ : in STD_LOGIC;
    notcollision_23 : in STD_LOGIC;
    \bias[3]_i_18_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_164_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_385_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_385_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_163_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_163_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_162_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_57_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[4]_i_52_0\ : in STD_LOGIC;
    notcollision3_24 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    notcollision_25 : in STD_LOGIC;
    \bias[3]_i_224_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[4]_i_122_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[4]_i_245_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[4]_i_245_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[4]_i_121_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[4]_i_121_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[4]_i_120_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[4]_i_53_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_932_1\ : in STD_LOGIC;
    \bias[3]_i_269_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1407_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1407_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1409_0\ : in STD_LOGIC;
    \bias_reg[3]_i_1409_1\ : in STD_LOGIC;
    \bias_reg[3]_i_934_0\ : in STD_LOGIC;
    \bias_reg[3]_i_934_1\ : in STD_LOGIC;
    \bias_reg[3]_i_934_2\ : in STD_LOGIC;
    \bias_reg[3]_i_934_3\ : in STD_LOGIC;
    \bias_reg[3]_i_934_4\ : in STD_LOGIC;
    \bias_reg[3]_i_934_5\ : in STD_LOGIC;
    \bias_reg[3]_i_934_6\ : in STD_LOGIC;
    \bias_reg[3]_i_934_7\ : in STD_LOGIC;
    notcollision_26 : in STD_LOGIC;
    \bias[3]_i_269_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_936_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1407_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_1407_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_935_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_935_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_934_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_564_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_tmds[5]_i_10_0\ : in STD_LOGIC;
    \bias_reg[3]_i_1432_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1432_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1432_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    notcollision_27 : in STD_LOGIC;
    \bias[3]_i_528_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_940_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1432_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_1432_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_939_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_939_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_938_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_565_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[4]_i_135_1\ : in STD_LOGIC;
    \bias[4]_i_63_0\ : in STD_LOGIC;
    \bias_reg[3]_i_1494_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1494_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1494_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1496_0\ : in STD_LOGIC;
    \bias_reg[3]_i_1496_1\ : in STD_LOGIC;
    \bias_reg[3]_i_987_0\ : in STD_LOGIC;
    \bias_reg[3]_i_987_1\ : in STD_LOGIC;
    \bias_reg[3]_i_987_2\ : in STD_LOGIC;
    \bias_reg[3]_i_987_3\ : in STD_LOGIC;
    \bias_reg[3]_i_987_4\ : in STD_LOGIC;
    \bias_reg[3]_i_987_5\ : in STD_LOGIC;
    \bias_reg[3]_i_987_6\ : in STD_LOGIC;
    \bias_reg[3]_i_987_7\ : in STD_LOGIC;
    notcollision_28 : in STD_LOGIC;
    \bias[3]_i_283_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_989_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1494_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_1494_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_988_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_988_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_987_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_587_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_586_0\ : in STD_LOGIC;
    \bias_reg[3]_i_1544_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1544_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1544_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    notcollision_29 : in STD_LOGIC;
    \bias[4]_i_64_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_997_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1544_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_1544_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_996_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_996_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_995_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_589_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_971_1\ : in STD_LOGIC;
    \bias[3]_i_584_0\ : in STD_LOGIC;
    \bias_reg[3]_i_1519_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1519_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1519_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1521_0\ : in STD_LOGIC;
    \bias_reg[3]_i_1521_1\ : in STD_LOGIC;
    \bias_reg[3]_i_991_0\ : in STD_LOGIC;
    \bias_reg[3]_i_991_1\ : in STD_LOGIC;
    \bias_reg[3]_i_991_2\ : in STD_LOGIC;
    \bias_reg[3]_i_991_3\ : in STD_LOGIC;
    \bias_reg[3]_i_991_4\ : in STD_LOGIC;
    \bias_reg[3]_i_991_5\ : in STD_LOGIC;
    \bias_reg[3]_i_991_6\ : in STD_LOGIC;
    \bias_reg[3]_i_991_7\ : in STD_LOGIC;
    notcollision_30 : in STD_LOGIC;
    \bias[3]_i_284_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_993_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1519_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_1519_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_992_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_992_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_991_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_588_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_297_0\ : in STD_LOGIC;
    \bias_reg[3]_i_1750_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1750_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1750_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    notcollision_31 : in STD_LOGIC;
    \bias[3]_i_294_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1068_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1750_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_1750_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_1067_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_1067_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1066_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_613_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1042_1\ : in STD_LOGIC;
    \bias[3]_i_606_0\ : in STD_LOGIC;
    \bias_reg[3]_i_1687_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1687_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1687_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1689_0\ : in STD_LOGIC;
    \bias_reg[3]_i_1689_1\ : in STD_LOGIC;
    \bias_reg[3]_i_1048_0\ : in STD_LOGIC;
    \bias_reg[3]_i_1048_1\ : in STD_LOGIC;
    \bias_reg[3]_i_1048_2\ : in STD_LOGIC;
    \bias_reg[3]_i_1048_3\ : in STD_LOGIC;
    \bias_reg[3]_i_1048_4\ : in STD_LOGIC;
    \bias_reg[3]_i_1048_5\ : in STD_LOGIC;
    \bias_reg[3]_i_1048_6\ : in STD_LOGIC;
    \bias_reg[3]_i_1048_7\ : in STD_LOGIC;
    notcollision_32 : in STD_LOGIC;
    \bias[4]_i_57__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1050_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1687_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_1687_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_1049_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_1049_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1048_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_608_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_611_0\ : in STD_LOGIC;
    \bias_reg[3]_i_1725_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1725_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1725_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    notcollision_33 : in STD_LOGIC;
    \bias[3]_i_293_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1064_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1725_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_1725_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_1063_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_1063_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1062_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_612_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1000_1\ : in STD_LOGIC;
    \bias[3]_i_592_0\ : in STD_LOGIC;
    \bias_reg[3]_i_1600_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1600_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1600_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1602_0\ : in STD_LOGIC;
    \bias_reg[3]_i_1602_1\ : in STD_LOGIC;
    \bias_reg[3]_i_1027_0\ : in STD_LOGIC;
    \bias_reg[3]_i_1027_1\ : in STD_LOGIC;
    \bias_reg[3]_i_1027_2\ : in STD_LOGIC;
    \bias_reg[3]_i_1027_3\ : in STD_LOGIC;
    \bias_reg[3]_i_1027_4\ : in STD_LOGIC;
    \bias_reg[3]_i_1027_5\ : in STD_LOGIC;
    \bias_reg[3]_i_1027_6\ : in STD_LOGIC;
    \bias_reg[3]_i_1027_7\ : in STD_LOGIC;
    notcollision_34 : in STD_LOGIC;
    \bias[3]_i_289_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1029_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1600_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_1600_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_1028_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_1028_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1027_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_603_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_291_0\ : in STD_LOGIC;
    \bias[3]_i_291_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[4]_i_60_0\ : in STD_LOGIC;
    \bias[4]_i_60_1\ : in STD_LOGIC;
    \bias[3]_i_288_0\ : in STD_LOGIC;
    \bias_reg[3]_i_1664_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1664_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1664_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias[4]_i_60_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1036_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1664_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_1039_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[3]_i_605_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1037_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias[3]_i_605_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_290_0\ : in STD_LOGIC;
    \bias[3]_i_290_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1630_0\ : in STD_LOGIC;
    \bias[4]_i_59_0\ : in STD_LOGIC;
    \bias[4]_i_59_1\ : in STD_LOGIC;
    \bias[3]_i_287_0\ : in STD_LOGIC;
    \bias_reg[3]_i_1639_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1639_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1639_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1630_1\ : in STD_LOGIC;
    \bias_reg[3]_i_1630_2\ : in STD_LOGIC;
    \bias_reg[3]_i_1032_0\ : in STD_LOGIC;
    \bias_reg[3]_i_1032_1\ : in STD_LOGIC;
    \bias_reg[3]_i_1032_2\ : in STD_LOGIC;
    \bias_reg[3]_i_1032_3\ : in STD_LOGIC;
    \bias_reg[3]_i_1032_4\ : in STD_LOGIC;
    \bias_reg[3]_i_1032_5\ : in STD_LOGIC;
    \bias_reg[3]_i_1032_6\ : in STD_LOGIC;
    \bias_reg[3]_i_1032_7\ : in STD_LOGIC;
    \bias[4]_i_59_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1031_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1639_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_1034_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[3]_i_604_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1032_8\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias[3]_i_604_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_108_0\ : in STD_LOGIC;
    \bias[4]_i_30_0\ : in STD_LOGIC;
    \bias[4]_i_30_1\ : in STD_LOGIC;
    \bias[3]_i_308_0\ : in STD_LOGIC;
    \bias[4]_i_30_2\ : in STD_LOGIC;
    \bias_reg[4]_i_305_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[4]_i_305_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[4]_i_305_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[4]_i_188_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[4]_i_305_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[4]_i_190_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[4]_i_189\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[4]_i_362_0\ : in STD_LOGIC;
    \bias[3]_i_108_1\ : in STD_LOGIC;
    \bias[4]_i_32_0\ : in STD_LOGIC;
    \bias[4]_i_32_1\ : in STD_LOGIC;
    \bias[3]_i_310_0\ : in STD_LOGIC;
    \bias[4]_i_32_2\ : in STD_LOGIC;
    \bias_reg[4]_i_355_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[4]_i_355_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[4]_i_355_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[4]_i_362_1\ : in STD_LOGIC;
    \bias_reg[4]_i_362_2\ : in STD_LOGIC;
    \bias_reg[4]_i_203_0\ : in STD_LOGIC;
    \bias_reg[4]_i_203_1\ : in STD_LOGIC;
    \bias_reg[4]_i_203_2\ : in STD_LOGIC;
    \bias_reg[4]_i_203_3\ : in STD_LOGIC;
    \bias_reg[4]_i_203_4\ : in STD_LOGIC;
    \bias_reg[4]_i_203_5\ : in STD_LOGIC;
    \bias_reg[4]_i_203_6\ : in STD_LOGIC;
    \bias_reg[4]_i_203_7\ : in STD_LOGIC;
    \bias[4]_i_35__0_0\ : in STD_LOGIC;
    \bias[4]_i_35__0_1\ : in STD_LOGIC;
    \bias[4]_i_35__0_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[4]_i_202_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[4]_i_355_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[4]_i_204_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[4]_i_203_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[4]_i_203_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[4]_i_94_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias[4]_i_34__0_0\ : in STD_LOGIC;
    \bias[4]_i_108_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[4]_i_31_0\ : in STD_LOGIC;
    \bias[4]_i_31_1\ : in STD_LOGIC;
    \bias[3]_i_309_0\ : in STD_LOGIC;
    \bias_reg[4]_i_344_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[4]_i_344_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[4]_i_344_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias[4]_i_31_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[4]_i_192_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[4]_i_344_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[4]_i_195_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[4]_i_89_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[4]_i_193_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias[4]_i_89_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    finish : in STD_LOGIC;
    \bias[4]_i_48__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1792_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1104_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_631_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_633_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_634_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias[3]_i_301_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_638\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    finish_35 : in STD_LOGIC;
    \bias[4]_i_48__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1834_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1135_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_636_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_2489\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_637_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_637_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[3]_i_302_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_635_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_635_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias[3]_i_302_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_695\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    finish_36 : in STD_LOGIC;
    \bias[3]_i_304_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2069_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1265_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_693_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_2763\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_694_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_694_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[3]_i_319_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_692_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_692_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias[3]_i_319_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_688\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    finish_37 : in STD_LOGIC;
    \bias[3]_i_304_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2013_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1233_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_686_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_2711\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_687_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_687_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[3]_i_317_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_685_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_685_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias[3]_i_317_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1246\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias[3]_i_318_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    finish_38 : in STD_LOGIC;
    \bias_reg[3]_i_2737_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_2050_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1248_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_3056\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1247_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1247_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[3]_i_689_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1249_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1249_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias[3]_i_689_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1184\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias[3]_i_313_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    finish_39 : in STD_LOGIC;
    \bias_reg[3]_i_2583_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1928_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1186_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_2969\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1185_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1185_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[3]_i_673_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1187_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1187_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias[3]_i_673_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1164\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias[3]_i_311_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    finish_40 : in STD_LOGIC;
    \bias_reg[3]_i_2515_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1884_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1166_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_2933\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1165_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1165_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[3]_i_667_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1167_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1167_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias[3]_i_667_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1174\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias[3]_i_312_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    finish_41 : in STD_LOGIC;
    \bias_reg[3]_i_2549_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1906_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1176_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_2951\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1175_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1175_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[3]_i_670_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1177_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1177_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias[3]_i_670_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1214\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias[3]_i_316_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    finish_42 : in STD_LOGIC;
    \bias_reg[3]_i_2685_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1994_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1216_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_3023\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1215_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1215_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[3]_i_682_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1217_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1217_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias[3]_i_682_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1194\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias[3]_i_314_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    finish_43 : in STD_LOGIC;
    \bias_reg[3]_i_2617_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1950_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1196_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_2987\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1195_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1195_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[3]_i_676_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1197_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1197_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias[3]_i_676_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1204\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias[3]_i_315_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    finish_44 : in STD_LOGIC;
    \bias_reg[3]_i_2651_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1972_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1206_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_3005\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1205_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1205_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[3]_i_679_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1207_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1207_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias[3]_i_679_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in26_in : in STD_LOGIC;
    p_0_in30_in : in STD_LOGIC;
    \bias[3]_i_92_1\ : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    \bias[4]_i_46__0_1\ : in STD_LOGIC;
    \bias[4]_i_46__0_2\ : in STD_LOGIC;
    \bias[4]_i_46__0_3\ : in STD_LOGIC;
    \bias[3]_i_79_0\ : in STD_LOGIC;
    \bias[4]_i_10_0\ : in STD_LOGIC;
    \bias[3]_i_305_0\ : in STD_LOGIC;
    \bias[3]_i_108_2\ : in STD_LOGIC;
    \bias[4]_i_49_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias[3]_i_77_0\ : in STD_LOGIC;
    \bias[3]_i_78_0\ : in STD_LOGIC;
    p_0_in42_in : in STD_LOGIC;
    p_0_in48_in : in STD_LOGIC;
    p_0_in33_in : in STD_LOGIC;
    p_0_in37_in : in STD_LOGIC;
    p_0_in35_in : in STD_LOGIC;
    p_0_in39_in : in STD_LOGIC;
    p_0_in44_in : in STD_LOGIC;
    p_0_in46_in : in STD_LOGIC;
    p_0_in50_in : in STD_LOGIC;
    p_0_in52_in : in STD_LOGIC;
    p_0_in56_in : in STD_LOGIC;
    p_0_in54_in : in STD_LOGIC;
    \bias[3]_i_79_1\ : in STD_LOGIC;
    p_0_in65_in : in STD_LOGIC;
    \bias[3]_i_78_1\ : in STD_LOGIC;
    \o_tmds_reg[5]\ : in STD_LOGIC;
    \bias_reg[3]_1\ : in STD_LOGIC;
    \bias_reg[3]_2\ : in STD_LOGIC;
    \o_tmds_reg[2]_0\ : in STD_LOGIC;
    \o_tmds_reg[4]\ : in STD_LOGIC;
    o_clk_1x : in STD_LOGIC;
    \bias[3]_i_223_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias[3]_i_223_1\ : in STD_LOGIC;
    \bias[3]_i_226_0\ : in STD_LOGIC;
    \bias[3]_i_226_1\ : in STD_LOGIC;
    \bias[3]_i_627_0\ : in STD_LOGIC;
    \bias[3]_i_486_0\ : in STD_LOGIC;
    \bias[3]_i_497_0\ : in STD_LOGIC;
    \bias[3]_i_497_1\ : in STD_LOGIC;
    \bias[3]_i_497_2\ : in STD_LOGIC;
    \bias[3]_i_497_3\ : in STD_LOGIC;
    \bias[3]_i_79_2\ : in STD_LOGIC;
    \bias[3]_i_234_0\ : in STD_LOGIC;
    \bias[3]_i_234_1\ : in STD_LOGIC;
    \bias[4]_i_19_0\ : in STD_LOGIC;
    \bias[3]_i_629_0\ : in STD_LOGIC;
    \bias[3]_i_1322_0\ : in STD_LOGIC;
    \bias[3]_i_1334_0\ : in STD_LOGIC;
    \bias[3]_i_489_0\ : in STD_LOGIC;
    \bias[3]_i_489_1\ : in STD_LOGIC;
    \bias[3]_i_488_0\ : in STD_LOGIC;
    \bias[3]_i_550_0\ : in STD_LOGIC;
    \bias[3]_i_550_1\ : in STD_LOGIC;
    \bias[3]_i_551_0\ : in STD_LOGIC;
    \bias[3]_i_551_1\ : in STD_LOGIC;
    \bias[3]_i_532_0\ : in STD_LOGIC;
    \bias[3]_i_532_1\ : in STD_LOGIC;
    \bias[3]_i_534_0\ : in STD_LOGIC;
    \bias[3]_i_1381_0\ : in STD_LOGIC;
    \bias[3]_i_533_0\ : in STD_LOGIC;
    \bias[3]_i_533_1\ : in STD_LOGIC;
    \bias[3]_i_548_0\ : in STD_LOGIC;
    \bias[3]_i_549_0\ : in STD_LOGIC;
    \bias[3]_i_549_1\ : in STD_LOGIC;
    \bias[3]_i_549_2\ : in STD_LOGIC;
    \bias[3]_i_548_1\ : in STD_LOGIC;
    \bias[3]_i_529_0\ : in STD_LOGIC;
    \bias[3]_i_531_0\ : in STD_LOGIC;
    \bias[3]_i_531_1\ : in STD_LOGIC;
    \bias[3]_i_300_0\ : in STD_LOGIC;
    \bias[3]_i_300_1\ : in STD_LOGIC;
    \bias_reg[4]_i_15_0\ : in STD_LOGIC;
    \bias_reg[4]_i_15_1\ : in STD_LOGIC;
    \bias_reg[4]_i_15_2\ : in STD_LOGIC;
    \bias[4]_i_30__0_0\ : in STD_LOGIC;
    \bias[3]_i_1081_0\ : in STD_LOGIC;
    \bias[3]_i_567_0\ : in STD_LOGIC;
    \bias[3]_i_567_1\ : in STD_LOGIC;
    \bias[3]_i_567_2\ : in STD_LOGIC;
    \bias[3]_i_567_3\ : in STD_LOGIC;
    \bias[3]_i_271_0\ : in STD_LOGIC;
    sel0_45 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_943_0\ : in STD_LOGIC;
    \bias[3]_i_943_1\ : in STD_LOGIC;
    \bias[3]_i_950_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_display_timings : entity is "display_timings";
end design_1_HDMI_TOP_0_0_display_timings;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_display_timings is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \bias[3]_i_1001_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1002_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1005_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1006_n_0\ : STD_LOGIC;
  signal \bias[3]_i_100_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1012_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1013_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1015_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1016_n_0\ : STD_LOGIC;
  signal \bias[3]_i_101_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1021_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1022_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1024_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1025_n_0\ : STD_LOGIC;
  signal \bias[3]_i_102_n_0\ : STD_LOGIC;
  signal \bias[3]_i_103_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1040_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1041_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1044_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1045_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1046_n_0\ : STD_LOGIC;
  signal \bias[3]_i_104_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1051_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1052_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1054_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1055_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1058_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1059_n_0\ : STD_LOGIC;
  signal \bias[3]_i_105_n_0\ : STD_LOGIC;
  signal \bias[3]_i_106_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1071_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1072_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1073_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1074_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1075_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1077_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1078_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1079_n_0\ : STD_LOGIC;
  signal \bias[3]_i_107_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1080_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1081_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1083_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1085_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1086_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1087_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1088_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1089_n_0\ : STD_LOGIC;
  signal \bias[3]_i_108_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1090_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1091_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1092_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1093_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1094_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1095_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1096_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1097_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1098_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1099_n_0\ : STD_LOGIC;
  signal \bias[3]_i_109_n_0\ : STD_LOGIC;
  signal \bias[3]_i_10_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1100_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1101_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1102_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1103_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1105_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1109_n_0\ : STD_LOGIC;
  signal \bias[3]_i_110_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1110_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1111_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1112_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1113_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1114_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1115_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1116_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1118_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1119_n_0\ : STD_LOGIC;
  signal \bias[3]_i_111_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1120_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1121_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1127_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1128_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1129_n_0\ : STD_LOGIC;
  signal \bias[3]_i_112_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1130_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1136_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1138_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1139_n_0\ : STD_LOGIC;
  signal \bias[3]_i_113_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1140_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1141_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1148_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1149_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1150_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1151_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1156_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1158_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1160_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1161_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1162_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1168_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1169_n_0\ : STD_LOGIC;
  signal \bias[3]_i_116_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1170_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1171_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1172_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1173_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1178_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1179_n_0\ : STD_LOGIC;
  signal \bias[3]_i_117_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1180_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1181_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1182_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1183_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1188_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1189_n_0\ : STD_LOGIC;
  signal \bias[3]_i_118_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1190_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1191_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1192_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1193_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1198_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1199_n_0\ : STD_LOGIC;
  signal \bias[3]_i_119_n_0\ : STD_LOGIC;
  signal \bias[3]_i_11_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1200_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1201_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1202_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1203_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1208_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1209_n_0\ : STD_LOGIC;
  signal \bias[3]_i_120_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1210_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1211_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1212_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1213_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1218_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1219_n_0\ : STD_LOGIC;
  signal \bias[3]_i_121_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1220_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1221_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1222_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1223_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1225_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1226_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1227_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1228_n_0\ : STD_LOGIC;
  signal \bias[3]_i_122_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1234_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1236_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1237_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1238_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1239_n_0\ : STD_LOGIC;
  signal \bias[3]_i_123_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1250_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1251_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1252_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1253_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1254_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1255_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1257_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1258_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1259_n_0\ : STD_LOGIC;
  signal \bias[3]_i_125_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1260_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1266_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1268_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1269_n_0\ : STD_LOGIC;
  signal \bias[3]_i_126_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1270_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1271_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1278_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1279_n_0\ : STD_LOGIC;
  signal \bias[3]_i_127_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1280_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1281_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1283_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1284_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1285_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1286_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1289_n_0\ : STD_LOGIC;
  signal \bias[3]_i_128_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1290_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1294_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1295_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1296_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1297_n_0\ : STD_LOGIC;
  signal \bias[3]_i_12_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1300_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1301_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1304_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1305_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1306_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1307_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1309_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1310_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1311_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1312_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1318_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1321_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1322_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1323_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1324_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1325_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1333_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1334_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1337_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1338_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1339_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1340_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1341_n_0\ : STD_LOGIC;
  signal \bias[3]_i_134_n_0\ : STD_LOGIC;
  signal \bias[3]_i_135_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1362_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1363_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1364_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1369_n_0\ : STD_LOGIC;
  signal \bias[3]_i_136_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1370_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1371_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1374_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1377_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1378_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1379_n_0\ : STD_LOGIC;
  signal \bias[3]_i_137_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1380_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1381_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1382_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1383_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1384_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1385_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1386_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1387_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1388_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1389_n_0\ : STD_LOGIC;
  signal \bias[3]_i_138_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1391_n_0\ : STD_LOGIC;
  signal \bias[3]_i_139_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1400_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1401_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1402_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1403_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1404_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1405_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1406_n_0\ : STD_LOGIC;
  signal \bias[3]_i_140_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1410_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1411_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1412_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1413_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1419_n_0\ : STD_LOGIC;
  signal \bias[3]_i_141_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1420_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1421_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1422_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1423_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1424_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1425_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1426_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1428_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1429_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1430_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1431_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1435_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1436_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1437_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1438_n_0\ : STD_LOGIC;
  signal \bias[3]_i_143_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1444_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1445_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1446_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1447_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1448_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1449_n_0\ : STD_LOGIC;
  signal \bias[3]_i_144_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1450_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1451_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1453_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1454_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1455_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1456_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1457_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1458_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1459_n_0\ : STD_LOGIC;
  signal \bias[3]_i_145_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1460_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1461_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1462_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1463_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1464_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1465_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1466_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1467_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1468_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1469_n_0\ : STD_LOGIC;
  signal \bias[3]_i_146_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1470_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1471_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1472_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1473_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1474_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1475_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1476_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1478_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1479_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1480_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1481_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1484_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1485_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1486_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1487_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1488_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1490_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1491_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1492_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1493_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1497_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1498_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1499_n_0\ : STD_LOGIC;
  signal \bias[3]_i_149_n_0\ : STD_LOGIC;
  signal \bias[3]_i_14_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1500_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1506_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1507_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1508_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1509_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1510_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1511_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1512_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1513_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1515_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1516_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1517_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1518_n_0\ : STD_LOGIC;
  signal \bias[3]_i_151_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1522_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1523_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1524_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1525_n_0\ : STD_LOGIC;
  signal \bias[3]_i_152_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1531_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1532_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1533_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1534_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1535_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1536_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1537_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1538_n_0\ : STD_LOGIC;
  signal \bias[3]_i_153_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1540_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1541_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1542_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1543_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1547_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1548_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1549_n_0\ : STD_LOGIC;
  signal \bias[3]_i_154_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1550_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1556_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1557_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1558_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1559_n_0\ : STD_LOGIC;
  signal \bias[3]_i_155_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1560_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1561_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1562_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1563_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1565_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1566_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1567_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1568_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1569_n_0\ : STD_LOGIC;
  signal \bias[3]_i_156_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1570_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1571_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1572_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1573_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1574_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1575_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1576_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1578_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1579_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1580_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1581_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1582_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1583_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1584_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1585_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1586_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1587_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1588_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1589_n_0\ : STD_LOGIC;
  signal \bias[3]_i_158_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1590_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1591_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1592_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1593_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1594_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1595_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1596_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1597_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1598_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1599_n_0\ : STD_LOGIC;
  signal \bias[3]_i_159_n_0\ : STD_LOGIC;
  signal \bias[3]_i_15_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1603_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1604_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1605_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1606_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1612_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1613_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1614_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1615_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1616_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1617_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1618_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1619_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1621_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1622_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1623_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1624_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1626_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1627_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1628_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1629_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1635_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1636_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1637_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1638_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1646_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1647_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1648_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1649_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1651_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1652_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1653_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1654_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1660_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1661_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1662_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1663_n_0\ : STD_LOGIC;
  signal \bias[3]_i_166_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1671_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1672_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1673_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1674_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1675_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1679_n_0\ : STD_LOGIC;
  signal \bias[3]_i_167_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1680_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1681_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1682_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1683_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1684_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1685_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1686_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1690_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1691_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1692_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1693_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1699_n_0\ : STD_LOGIC;
  signal \bias[3]_i_16_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1700_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1701_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1702_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1703_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1704_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1705_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1706_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1708_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1709_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1710_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1711_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1712_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1713_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1714_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1715_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1716_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1717_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1718_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1719_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1721_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1722_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1723_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1724_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1728_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1729_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1730_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1731_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1737_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1738_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1739_n_0\ : STD_LOGIC;
  signal \bias[3]_i_173_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1740_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1741_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1742_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1743_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1744_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1746_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1747_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1748_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1749_n_0\ : STD_LOGIC;
  signal \bias[3]_i_174_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1753_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1754_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1755_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1756_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1762_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1763_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1764_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1765_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1766_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1767_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1768_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1769_n_0\ : STD_LOGIC;
  signal \bias[3]_i_176_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1771_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1772_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1773_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1774_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1775_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1776_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1777_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1778_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1779_n_0\ : STD_LOGIC;
  signal \bias[3]_i_177_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1780_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1781_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1782_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1783_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1786_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1787_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1788_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1789_n_0\ : STD_LOGIC;
  signal \bias[3]_i_178_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1790_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1793_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1794_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1795_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1796_n_0\ : STD_LOGIC;
  signal \bias[3]_i_180_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1810_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1811_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1812_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1813_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1814_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1815_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1818_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1819_n_0\ : STD_LOGIC;
  signal \bias[3]_i_181_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1820_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1821_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1823_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1826_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1828_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1829_n_0\ : STD_LOGIC;
  signal \bias[3]_i_182_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1831_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1835_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1836_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1837_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1838_n_0\ : STD_LOGIC;
  signal \bias[3]_i_183_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1843_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1848_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1849_n_0\ : STD_LOGIC;
  signal \bias[3]_i_184_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1850_n_0\ : STD_LOGIC;
  signal \bias[3]_i_185_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1860_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1861_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1862_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1863_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1864_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1865_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1866_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1867_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1868_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1869_n_0\ : STD_LOGIC;
  signal \bias[3]_i_186_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1870_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1871_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1872_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1876_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1877_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1878_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1879_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1885_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1887_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1888_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1889_n_0\ : STD_LOGIC;
  signal \bias[3]_i_188_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1890_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1898_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1899_n_0\ : STD_LOGIC;
  signal \bias[3]_i_189_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1900_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1901_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1907_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1909_n_0\ : STD_LOGIC;
  signal \bias[3]_i_190_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1910_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1911_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1912_n_0\ : STD_LOGIC;
  signal \bias[3]_i_191_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1920_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1921_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1922_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1923_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1929_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1931_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1932_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1933_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1934_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1942_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1943_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1944_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1945_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1951_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1953_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1954_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1955_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1956_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1964_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1965_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1966_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1967_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1973_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1975_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1976_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1977_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1978_n_0\ : STD_LOGIC;
  signal \bias[3]_i_197_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1986_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1987_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1988_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1989_n_0\ : STD_LOGIC;
  signal \bias[3]_i_198_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1995_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1997_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1998_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1999_n_0\ : STD_LOGIC;
  signal \bias[3]_i_199_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2000_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2005_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2007_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2008_n_0\ : STD_LOGIC;
  signal \bias[3]_i_200_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2010_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2014_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2015_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2016_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2017_n_0\ : STD_LOGIC;
  signal \bias[3]_i_201_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2022_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2027_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2028_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2029_n_0\ : STD_LOGIC;
  signal \bias[3]_i_202_n_0\ : STD_LOGIC;
  signal \bias[3]_i_203_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2042_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2043_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2044_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2045_n_0\ : STD_LOGIC;
  signal \bias[3]_i_204_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2051_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2053_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2054_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2055_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2056_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2061_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2063_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2064_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2066_n_0\ : STD_LOGIC;
  signal \bias[3]_i_206_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2070_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2071_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2072_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2073_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2078_n_0\ : STD_LOGIC;
  signal \bias[3]_i_207_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2083_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2084_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2085_n_0\ : STD_LOGIC;
  signal \bias[3]_i_208_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2095_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2096_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2097_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2098_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2099_n_0\ : STD_LOGIC;
  signal \bias[3]_i_209_n_0\ : STD_LOGIC;
  signal \bias[3]_i_20_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2100_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2101_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2102_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2104_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2107_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2108_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2109_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2110_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2111_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2112_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2113_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2114_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2121_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2122_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2123_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2124_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2126_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2127_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2128_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2129_n_0\ : STD_LOGIC;
  signal \bias[3]_i_212_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2130_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2131_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2132_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2133_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2134_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2135_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2136_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2137_n_0\ : STD_LOGIC;
  signal \bias[3]_i_213_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2143_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2145_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2146_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2147_n_0\ : STD_LOGIC;
  signal \bias[3]_i_214_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2150_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2151_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2152_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2155_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2156_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2157_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2158_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2159_n_0\ : STD_LOGIC;
  signal \bias[3]_i_215_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2160_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2161_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2162_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2163_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2164_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2165_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2166_n_0\ : STD_LOGIC;
  signal \bias[3]_i_216_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2172_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2174_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2175_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2176_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2179_n_0\ : STD_LOGIC;
  signal \bias[3]_i_217_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2180_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2181_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2183_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2184_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2185_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2186_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2187_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2188_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2189_n_0\ : STD_LOGIC;
  signal \bias[3]_i_218_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2190_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2191_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2192_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2194_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2195_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2196_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2197_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2198_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2199_n_0\ : STD_LOGIC;
  signal \bias[3]_i_21_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2200_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2201_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2202_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2203_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2204_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2205_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2211_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2213_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2214_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2215_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2218_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2219_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2220_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2223_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2224_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2225_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2226_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2227_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2228_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2229_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2230_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2231_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2232_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2233_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2234_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2240_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2242_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2243_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2244_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2247_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2248_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2249_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2252_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2253_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2254_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2255_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2256_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2257_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2258_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2259_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2260_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2261_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2262_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2263_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2269_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2271_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2272_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2273_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2276_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2277_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2278_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2281_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2282_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2283_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2284_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2285_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2286_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2287_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2288_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2289_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2290_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2291_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2292_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2298_n_0\ : STD_LOGIC;
  signal \bias[3]_i_22_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2300_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2301_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2302_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2305_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2306_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2307_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2310_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2311_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2312_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2316_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2317_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2318_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2319_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2320_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2321_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2323_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2324_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2325_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2326_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2327_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2328_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2329_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2330_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2331_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2333_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2334_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2335_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2336_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2337_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2339_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2340_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2341_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2345_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2346_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2347_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2348_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2349_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2350_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2352_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2353_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2354_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2355_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2356_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2357_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2358_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2359_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2360_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2362_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2363_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2364_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2365_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2366_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2367_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2368_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2369_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2370_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2371_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2373_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2374_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2375_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2376_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2377_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2378_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2379_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2380_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2381_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2382_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2383_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2384_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2390_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2392_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2393_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2394_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2397_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2398_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2399_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2402_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2403_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2404_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2405_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2406_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2407_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2408_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2409_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2410_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2411_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2412_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2413_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2419_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2421_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2422_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2423_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2426_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2427_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2428_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2431_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2432_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2433_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2434_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2435_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2436_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2437_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2438_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2439_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2440_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2441_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2442_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2448_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2450_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2451_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2452_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2455_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2456_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2457_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2460_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2461_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2463_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2464_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2465_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2466_n_0\ : STD_LOGIC;
  signal \bias[3]_i_247_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2481_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2482_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2483_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2484_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2507_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2512_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2513_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2514_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2516_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2517_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2518_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2519_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2524_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2526_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2527_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2529_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2541_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2546_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2547_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2548_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2550_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2551_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2552_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2553_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2558_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2560_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2561_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2563_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2575_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2580_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2581_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2582_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2584_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2585_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2586_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2587_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2592_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2594_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2595_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2597_n_0\ : STD_LOGIC;
  signal \bias[3]_i_25_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2609_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2614_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2615_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2616_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2618_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2619_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2620_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2621_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2626_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2628_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2629_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2631_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2643_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2648_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2649_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2650_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2652_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2653_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2654_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2655_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2660_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2662_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2663_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2665_n_0\ : STD_LOGIC;
  signal \bias[3]_i_266_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2677_n_0\ : STD_LOGIC;
  signal \bias[3]_i_267_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2682_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2683_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2684_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2686_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2687_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2688_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2689_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2694_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2696_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2697_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2699_n_0\ : STD_LOGIC;
  signal \bias[3]_i_26_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2703_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2704_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2705_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2706_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2729_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2734_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2735_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2736_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2738_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2739_n_0\ : STD_LOGIC;
  signal \bias[3]_i_273_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2740_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2741_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2746_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2748_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2749_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2751_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2755_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2756_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2757_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2758_n_0\ : STD_LOGIC;
  signal \bias[3]_i_275_n_0\ : STD_LOGIC;
  signal \bias[3]_i_276_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2772_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2773_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2774_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2775_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2776_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2777_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2778_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2779_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2780_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2782_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2783_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2786_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2787_n_0\ : STD_LOGIC;
  signal \bias[3]_i_278_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2791_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2792_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2793_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2794_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2797_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2798_n_0\ : STD_LOGIC;
  signal \bias[3]_i_27_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2802_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2803_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2804_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2805_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2808_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2809_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2813_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2814_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2815_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2816_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2819_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2820_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2824_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2825_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2826_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2827_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2830_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2831_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2835_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2836_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2837_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2838_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2841_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2842_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2846_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2847_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2849_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2850_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2851_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2852_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2855_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2856_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2857_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2858_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2860_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2861_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2862_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2863_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2866_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2867_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2868_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2869_n_0\ : STD_LOGIC;
  signal \bias[3]_i_286_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2870_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2871_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2874_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2875_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2879_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2880_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2881_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2882_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2885_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2886_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2890_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2891_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2892_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2893_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2896_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2897_n_0\ : STD_LOGIC;
  signal \bias[3]_i_28_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2901_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2902_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2904_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2905_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2909_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2919_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2920_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2924_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2943_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2944_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2945_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2946_n_0\ : STD_LOGIC;
  signal \bias[3]_i_295_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2961_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2962_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2963_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2964_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2979_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2980_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2981_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2982_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2997_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2998_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2999_n_0\ : STD_LOGIC;
  signal \bias[3]_i_29_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3000_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3015_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3016_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3017_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3018_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3033_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3034_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3035_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3036_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3042_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3043_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3047_n_0\ : STD_LOGIC;
  signal \bias[3]_i_304_n_0\ : STD_LOGIC;
  signal \bias[3]_i_305_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3066_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3067_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3068_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3069_n_0\ : STD_LOGIC;
  signal \bias[3]_i_306_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3075_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3076_n_0\ : STD_LOGIC;
  signal \bias[3]_i_307_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3080_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3089_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3090_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3091_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3092_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3093_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3094_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3095_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3096_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3097_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3098_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3099_n_0\ : STD_LOGIC;
  signal \bias[3]_i_30_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3100_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3101_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3102_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3103_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3104_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3105_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3106_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3107_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3108_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3109_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3110_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3111_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3112_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3113_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3114_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3115_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3116_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3117_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3118_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3119_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3120_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3121_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3122_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3123_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3124_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3125_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3126_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3127_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3128_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3129_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3130_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3131_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3132_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3133_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3134_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3135_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3136_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3137_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3138_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3139_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3140_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3141_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3142_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3143_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3144_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3145_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3159_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3160_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3164_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3174_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3175_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3179_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3189_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3190_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3194_n_0\ : STD_LOGIC;
  signal \bias[3]_i_31_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3204_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3205_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3209_n_0\ : STD_LOGIC;
  signal \bias[3]_i_320_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3219_n_0\ : STD_LOGIC;
  signal \bias[3]_i_321_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3220_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3224_n_0\ : STD_LOGIC;
  signal \bias[3]_i_322_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3234_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3235_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3239_n_0\ : STD_LOGIC;
  signal \bias[3]_i_323_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3240_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3241_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3242_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3243_n_0\ : STD_LOGIC;
  signal \bias[3]_i_324_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3257_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3258_n_0\ : STD_LOGIC;
  signal \bias[3]_i_325_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3262_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3263_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3264_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3265_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3266_n_0\ : STD_LOGIC;
  signal \bias[3]_i_326_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3275_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3276_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3277_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3278_n_0\ : STD_LOGIC;
  signal \bias[3]_i_327_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3283_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3284_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3285_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3286_n_0\ : STD_LOGIC;
  signal \bias[3]_i_328_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3291_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3292_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3293_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3294_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3299_n_0\ : STD_LOGIC;
  signal \bias[3]_i_329_n_0\ : STD_LOGIC;
  signal \bias[3]_i_32_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3300_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3301_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3302_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3307_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3308_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3309_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3310_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3315_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3316_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3317_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3318_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3323_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3324_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3325_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3326_n_0\ : STD_LOGIC;
  signal \bias[3]_i_335_n_0\ : STD_LOGIC;
  signal \bias[3]_i_337_n_0\ : STD_LOGIC;
  signal \bias[3]_i_338_n_0\ : STD_LOGIC;
  signal \bias[3]_i_339_n_0\ : STD_LOGIC;
  signal \bias[3]_i_33_n_0\ : STD_LOGIC;
  signal \bias[3]_i_342_n_0\ : STD_LOGIC;
  signal \bias[3]_i_343_n_0\ : STD_LOGIC;
  signal \bias[3]_i_344_n_0\ : STD_LOGIC;
  signal \bias[3]_i_347_n_0\ : STD_LOGIC;
  signal \bias[3]_i_348_n_0\ : STD_LOGIC;
  signal \bias[3]_i_349_n_0\ : STD_LOGIC;
  signal \bias[3]_i_34_n_0\ : STD_LOGIC;
  signal \bias[3]_i_350_n_0\ : STD_LOGIC;
  signal \bias[3]_i_351_n_0\ : STD_LOGIC;
  signal \bias[3]_i_352_n_0\ : STD_LOGIC;
  signal \bias[3]_i_353_n_0\ : STD_LOGIC;
  signal \bias[3]_i_354_n_0\ : STD_LOGIC;
  signal \bias[3]_i_355_n_0\ : STD_LOGIC;
  signal \bias[3]_i_356_n_0\ : STD_LOGIC;
  signal \bias[3]_i_357_n_0\ : STD_LOGIC;
  signal \bias[3]_i_358_n_0\ : STD_LOGIC;
  signal \bias[3]_i_359_n_0\ : STD_LOGIC;
  signal \bias[3]_i_35_n_0\ : STD_LOGIC;
  signal \bias[3]_i_360_n_0\ : STD_LOGIC;
  signal \bias[3]_i_361_n_0\ : STD_LOGIC;
  signal \bias[3]_i_363_n_0\ : STD_LOGIC;
  signal \bias[3]_i_364_n_0\ : STD_LOGIC;
  signal \bias[3]_i_365_n_0\ : STD_LOGIC;
  signal \bias[3]_i_366_n_0\ : STD_LOGIC;
  signal \bias[3]_i_36_n_0\ : STD_LOGIC;
  signal \bias[3]_i_372_n_0\ : STD_LOGIC;
  signal \bias[3]_i_373_n_0\ : STD_LOGIC;
  signal \bias[3]_i_374_n_0\ : STD_LOGIC;
  signal \bias[3]_i_375_n_0\ : STD_LOGIC;
  signal \bias[3]_i_376_n_0\ : STD_LOGIC;
  signal \bias[3]_i_377_n_0\ : STD_LOGIC;
  signal \bias[3]_i_378_n_0\ : STD_LOGIC;
  signal \bias[3]_i_379_n_0\ : STD_LOGIC;
  signal \bias[3]_i_37_n_0\ : STD_LOGIC;
  signal \bias[3]_i_381_n_0\ : STD_LOGIC;
  signal \bias[3]_i_382_n_0\ : STD_LOGIC;
  signal \bias[3]_i_383_n_0\ : STD_LOGIC;
  signal \bias[3]_i_384_n_0\ : STD_LOGIC;
  signal \bias[3]_i_387_n_0\ : STD_LOGIC;
  signal \bias[3]_i_389_n_0\ : STD_LOGIC;
  signal \bias[3]_i_38_n_0\ : STD_LOGIC;
  signal \bias[3]_i_390_n_0\ : STD_LOGIC;
  signal \bias[3]_i_391_n_0\ : STD_LOGIC;
  signal \bias[3]_i_392_n_0\ : STD_LOGIC;
  signal \bias[3]_i_394_n_0\ : STD_LOGIC;
  signal \bias[3]_i_395_n_0\ : STD_LOGIC;
  signal \bias[3]_i_396_n_0\ : STD_LOGIC;
  signal \bias[3]_i_397_n_0\ : STD_LOGIC;
  signal \bias[3]_i_403_n_0\ : STD_LOGIC;
  signal \bias[3]_i_404_n_0\ : STD_LOGIC;
  signal \bias[3]_i_405_n_0\ : STD_LOGIC;
  signal \bias[3]_i_406_n_0\ : STD_LOGIC;
  signal \bias[3]_i_407_n_0\ : STD_LOGIC;
  signal \bias[3]_i_408_n_0\ : STD_LOGIC;
  signal \bias[3]_i_409_n_0\ : STD_LOGIC;
  signal \bias[3]_i_40_n_0\ : STD_LOGIC;
  signal \bias[3]_i_410_n_0\ : STD_LOGIC;
  signal \bias[3]_i_412_n_0\ : STD_LOGIC;
  signal \bias[3]_i_413_n_0\ : STD_LOGIC;
  signal \bias[3]_i_414_n_0\ : STD_LOGIC;
  signal \bias[3]_i_415_n_0\ : STD_LOGIC;
  signal \bias[3]_i_41_n_0\ : STD_LOGIC;
  signal \bias[3]_i_420_n_0\ : STD_LOGIC;
  signal \bias[3]_i_421_n_0\ : STD_LOGIC;
  signal \bias[3]_i_422_n_0\ : STD_LOGIC;
  signal \bias[3]_i_423_n_0\ : STD_LOGIC;
  signal \bias[3]_i_424_n_0\ : STD_LOGIC;
  signal \bias[3]_i_426_n_0\ : STD_LOGIC;
  signal \bias[3]_i_427_n_0\ : STD_LOGIC;
  signal \bias[3]_i_428_n_0\ : STD_LOGIC;
  signal \bias[3]_i_429_n_0\ : STD_LOGIC;
  signal \bias[3]_i_42_n_0\ : STD_LOGIC;
  signal \bias[3]_i_430_n_0\ : STD_LOGIC;
  signal \bias[3]_i_431_n_0\ : STD_LOGIC;
  signal \bias[3]_i_432_n_0\ : STD_LOGIC;
  signal \bias[3]_i_433_n_0\ : STD_LOGIC;
  signal \bias[3]_i_439_n_0\ : STD_LOGIC;
  signal \bias[3]_i_441_n_0\ : STD_LOGIC;
  signal \bias[3]_i_442_n_0\ : STD_LOGIC;
  signal \bias[3]_i_443_n_0\ : STD_LOGIC;
  signal \bias[3]_i_446_n_0\ : STD_LOGIC;
  signal \bias[3]_i_447_n_0\ : STD_LOGIC;
  signal \bias[3]_i_448_n_0\ : STD_LOGIC;
  signal \bias[3]_i_44_n_0\ : STD_LOGIC;
  signal \bias[3]_i_451_n_0\ : STD_LOGIC;
  signal \bias[3]_i_452_n_0\ : STD_LOGIC;
  signal \bias[3]_i_453_n_0\ : STD_LOGIC;
  signal \bias[3]_i_454_n_0\ : STD_LOGIC;
  signal \bias[3]_i_455_n_0\ : STD_LOGIC;
  signal \bias[3]_i_456_n_0\ : STD_LOGIC;
  signal \bias[3]_i_457_n_0\ : STD_LOGIC;
  signal \bias[3]_i_458_n_0\ : STD_LOGIC;
  signal \bias[3]_i_45_n_0\ : STD_LOGIC;
  signal \bias[3]_i_469_n_0\ : STD_LOGIC;
  signal \bias[3]_i_470_n_0\ : STD_LOGIC;
  signal \bias[3]_i_471_n_0\ : STD_LOGIC;
  signal \bias[3]_i_472_n_0\ : STD_LOGIC;
  signal \bias[3]_i_473_n_0\ : STD_LOGIC;
  signal \bias[3]_i_474_n_0\ : STD_LOGIC;
  signal \bias[3]_i_475_n_0\ : STD_LOGIC;
  signal \bias[3]_i_476_n_0\ : STD_LOGIC;
  signal \bias[3]_i_477_n_0\ : STD_LOGIC;
  signal \bias[3]_i_478_n_0\ : STD_LOGIC;
  signal \bias[3]_i_479_n_0\ : STD_LOGIC;
  signal \bias[3]_i_482_n_0\ : STD_LOGIC;
  signal \bias[3]_i_483_n_0\ : STD_LOGIC;
  signal \bias[3]_i_484_n_0\ : STD_LOGIC;
  signal \bias[3]_i_485_n_0\ : STD_LOGIC;
  signal \bias[3]_i_486_n_0\ : STD_LOGIC;
  signal \bias[3]_i_487_n_0\ : STD_LOGIC;
  signal \bias[3]_i_488_n_0\ : STD_LOGIC;
  signal \bias[3]_i_489_n_0\ : STD_LOGIC;
  signal \bias[3]_i_490_n_0\ : STD_LOGIC;
  signal \bias[3]_i_491_n_0\ : STD_LOGIC;
  signal \bias[3]_i_493_n_0\ : STD_LOGIC;
  signal \bias[3]_i_496_n_0\ : STD_LOGIC;
  signal \bias[3]_i_497_n_0\ : STD_LOGIC;
  signal \bias[3]_i_499_n_0\ : STD_LOGIC;
  signal \bias[3]_i_4_n_0\ : STD_LOGIC;
  signal \bias[3]_i_500_n_0\ : STD_LOGIC;
  signal \bias[3]_i_501_n_0\ : STD_LOGIC;
  signal \bias[3]_i_502_n_0\ : STD_LOGIC;
  signal \bias[3]_i_503_n_0\ : STD_LOGIC;
  signal \bias[3]_i_505_n_0\ : STD_LOGIC;
  signal \bias[3]_i_507_n_0\ : STD_LOGIC;
  signal \bias[3]_i_509_n_0\ : STD_LOGIC;
  signal \bias[3]_i_510_n_0\ : STD_LOGIC;
  signal \bias[3]_i_511_n_0\ : STD_LOGIC;
  signal \bias[3]_i_521_n_0\ : STD_LOGIC;
  signal \bias[3]_i_523_n_0\ : STD_LOGIC;
  signal \bias[3]_i_525_n_0\ : STD_LOGIC;
  signal \bias[3]_i_527_n_0\ : STD_LOGIC;
  signal \bias[3]_i_528_n_0\ : STD_LOGIC;
  signal \bias[3]_i_529_n_0\ : STD_LOGIC;
  signal \bias[3]_i_52_n_0\ : STD_LOGIC;
  signal \bias[3]_i_530_n_0\ : STD_LOGIC;
  signal \bias[3]_i_531_n_0\ : STD_LOGIC;
  signal \bias[3]_i_532_n_0\ : STD_LOGIC;
  signal \bias[3]_i_533_n_0\ : STD_LOGIC;
  signal \bias[3]_i_534_n_0\ : STD_LOGIC;
  signal \bias[3]_i_535_n_0\ : STD_LOGIC;
  signal \bias[3]_i_537_n_0\ : STD_LOGIC;
  signal \bias[3]_i_539_n_0\ : STD_LOGIC;
  signal \bias[3]_i_53_n_0\ : STD_LOGIC;
  signal \bias[3]_i_541_n_0\ : STD_LOGIC;
  signal \bias[3]_i_543_n_0\ : STD_LOGIC;
  signal \bias[3]_i_545_n_0\ : STD_LOGIC;
  signal \bias[3]_i_547_n_0\ : STD_LOGIC;
  signal \bias[3]_i_548_n_0\ : STD_LOGIC;
  signal \bias[3]_i_549_n_0\ : STD_LOGIC;
  signal \bias[3]_i_550_n_0\ : STD_LOGIC;
  signal \bias[3]_i_551_n_0\ : STD_LOGIC;
  signal \bias[3]_i_552_n_0\ : STD_LOGIC;
  signal \bias[3]_i_554_n_0\ : STD_LOGIC;
  signal \bias[3]_i_55_n_0\ : STD_LOGIC;
  signal \bias[3]_i_562_n_0\ : STD_LOGIC;
  signal \bias[3]_i_563_n_0\ : STD_LOGIC;
  signal \bias[3]_i_564_n_0\ : STD_LOGIC;
  signal \bias[3]_i_565_n_0\ : STD_LOGIC;
  signal \bias[3]_i_566_n_0\ : STD_LOGIC;
  signal \bias[3]_i_567_n_0\ : STD_LOGIC;
  signal \bias[3]_i_569_n_0\ : STD_LOGIC;
  signal \bias[3]_i_56_n_0\ : STD_LOGIC;
  signal \bias[3]_i_570_n_0\ : STD_LOGIC;
  signal \bias[3]_i_571_n_0\ : STD_LOGIC;
  signal \bias[3]_i_578_n_0\ : STD_LOGIC;
  signal \bias[3]_i_579_n_0\ : STD_LOGIC;
  signal \bias[3]_i_57_n_0\ : STD_LOGIC;
  signal \bias[3]_i_581_n_0\ : STD_LOGIC;
  signal \bias[3]_i_582_n_0\ : STD_LOGIC;
  signal \bias[3]_i_583_n_0\ : STD_LOGIC;
  signal \bias[3]_i_587_n_0\ : STD_LOGIC;
  signal \bias[3]_i_588_n_0\ : STD_LOGIC;
  signal \bias[3]_i_589_n_0\ : STD_LOGIC;
  signal \bias[3]_i_590_n_0\ : STD_LOGIC;
  signal \bias[3]_i_591_n_0\ : STD_LOGIC;
  signal \bias[3]_i_593_n_0\ : STD_LOGIC;
  signal \bias[3]_i_595_n_0\ : STD_LOGIC;
  signal \bias[3]_i_596_n_0\ : STD_LOGIC;
  signal \bias[3]_i_597_n_0\ : STD_LOGIC;
  signal \bias[3]_i_598_n_0\ : STD_LOGIC;
  signal \bias[3]_i_59_n_0\ : STD_LOGIC;
  signal \bias[3]_i_5_n_0\ : STD_LOGIC;
  signal \bias[3]_i_600_n_0\ : STD_LOGIC;
  signal \bias[3]_i_601_n_0\ : STD_LOGIC;
  signal \bias[3]_i_602_n_0\ : STD_LOGIC;
  signal \bias[3]_i_603_n_0\ : STD_LOGIC;
  signal \bias[3]_i_604_n_0\ : STD_LOGIC;
  signal \bias[3]_i_605_n_0\ : STD_LOGIC;
  signal \bias[3]_i_608_n_0\ : STD_LOGIC;
  signal \bias[3]_i_609_n_0\ : STD_LOGIC;
  signal \bias[3]_i_610_n_0\ : STD_LOGIC;
  signal \bias[3]_i_612_n_0\ : STD_LOGIC;
  signal \bias[3]_i_613_n_0\ : STD_LOGIC;
  signal \bias[3]_i_614_n_0\ : STD_LOGIC;
  signal \bias[3]_i_615_n_0\ : STD_LOGIC;
  signal \bias[3]_i_616_n_0\ : STD_LOGIC;
  signal \bias[3]_i_618_n_0\ : STD_LOGIC;
  signal \bias[3]_i_619_n_0\ : STD_LOGIC;
  signal \bias[3]_i_620_n_0\ : STD_LOGIC;
  signal \bias[3]_i_622_n_0\ : STD_LOGIC;
  signal \bias[3]_i_623_n_0\ : STD_LOGIC;
  signal \bias[3]_i_624_n_0\ : STD_LOGIC;
  signal \bias[3]_i_627_n_0\ : STD_LOGIC;
  signal \bias[3]_i_629_n_0\ : STD_LOGIC;
  signal \bias[3]_i_62_n_0\ : STD_LOGIC;
  signal \bias[3]_i_630_n_0\ : STD_LOGIC;
  signal \bias[3]_i_639_n_0\ : STD_LOGIC;
  signal \bias[3]_i_63_n_0\ : STD_LOGIC;
  signal \bias[3]_i_640_n_0\ : STD_LOGIC;
  signal \bias[3]_i_641_n_0\ : STD_LOGIC;
  signal \bias[3]_i_651_n_0\ : STD_LOGIC;
  signal \bias[3]_i_653_n_0\ : STD_LOGIC;
  signal \bias[3]_i_654_n_0\ : STD_LOGIC;
  signal \bias[3]_i_656_n_0\ : STD_LOGIC;
  signal \bias[3]_i_657_n_0\ : STD_LOGIC;
  signal \bias[3]_i_658_n_0\ : STD_LOGIC;
  signal \bias[3]_i_659_n_0\ : STD_LOGIC;
  signal \bias[3]_i_65_n_0\ : STD_LOGIC;
  signal \bias[3]_i_660_n_0\ : STD_LOGIC;
  signal \bias[3]_i_661_n_0\ : STD_LOGIC;
  signal \bias[3]_i_663_n_0\ : STD_LOGIC;
  signal \bias[3]_i_664_n_0\ : STD_LOGIC;
  signal \bias[3]_i_666_n_0\ : STD_LOGIC;
  signal \bias[3]_i_667_n_0\ : STD_LOGIC;
  signal \bias[3]_i_66_n_0\ : STD_LOGIC;
  signal \bias[3]_i_670_n_0\ : STD_LOGIC;
  signal \bias[3]_i_673_n_0\ : STD_LOGIC;
  signal \bias[3]_i_676_n_0\ : STD_LOGIC;
  signal \bias[3]_i_679_n_0\ : STD_LOGIC;
  signal \bias[3]_i_682_n_0\ : STD_LOGIC;
  signal \bias[3]_i_689_n_0\ : STD_LOGIC;
  signal \bias[3]_i_696_n_0\ : STD_LOGIC;
  signal \bias[3]_i_697_n_0\ : STD_LOGIC;
  signal \bias[3]_i_698_n_0\ : STD_LOGIC;
  signal \bias[3]_i_699_n_0\ : STD_LOGIC;
  signal \bias[3]_i_6_n_0\ : STD_LOGIC;
  signal \bias[3]_i_702_n_0\ : STD_LOGIC;
  signal \bias[3]_i_703_n_0\ : STD_LOGIC;
  signal \bias[3]_i_704_n_0\ : STD_LOGIC;
  signal \bias[3]_i_705_n_0\ : STD_LOGIC;
  signal \bias[3]_i_708_n_0\ : STD_LOGIC;
  signal \bias[3]_i_709_n_0\ : STD_LOGIC;
  signal \bias[3]_i_712_n_0\ : STD_LOGIC;
  signal \bias[3]_i_713_n_0\ : STD_LOGIC;
  signal \bias[3]_i_714_n_0\ : STD_LOGIC;
  signal \bias[3]_i_715_n_0\ : STD_LOGIC;
  signal \bias[3]_i_721_n_0\ : STD_LOGIC;
  signal \bias[3]_i_723_n_0\ : STD_LOGIC;
  signal \bias[3]_i_724_n_0\ : STD_LOGIC;
  signal \bias[3]_i_725_n_0\ : STD_LOGIC;
  signal \bias[3]_i_728_n_0\ : STD_LOGIC;
  signal \bias[3]_i_729_n_0\ : STD_LOGIC;
  signal \bias[3]_i_730_n_0\ : STD_LOGIC;
  signal \bias[3]_i_733_n_0\ : STD_LOGIC;
  signal \bias[3]_i_734_n_0\ : STD_LOGIC;
  signal \bias[3]_i_735_n_0\ : STD_LOGIC;
  signal \bias[3]_i_736_n_0\ : STD_LOGIC;
  signal \bias[3]_i_737_n_0\ : STD_LOGIC;
  signal \bias[3]_i_738_n_0\ : STD_LOGIC;
  signal \bias[3]_i_739_n_0\ : STD_LOGIC;
  signal \bias[3]_i_73_n_0\ : STD_LOGIC;
  signal \bias[3]_i_740_n_0\ : STD_LOGIC;
  signal \bias[3]_i_741_n_0\ : STD_LOGIC;
  signal \bias[3]_i_742_n_0\ : STD_LOGIC;
  signal \bias[3]_i_743_n_0\ : STD_LOGIC;
  signal \bias[3]_i_744_n_0\ : STD_LOGIC;
  signal \bias[3]_i_74_n_0\ : STD_LOGIC;
  signal \bias[3]_i_750_n_0\ : STD_LOGIC;
  signal \bias[3]_i_752_n_0\ : STD_LOGIC;
  signal \bias[3]_i_753_n_0\ : STD_LOGIC;
  signal \bias[3]_i_754_n_0\ : STD_LOGIC;
  signal \bias[3]_i_757_n_0\ : STD_LOGIC;
  signal \bias[3]_i_758_n_0\ : STD_LOGIC;
  signal \bias[3]_i_759_n_0\ : STD_LOGIC;
  signal \bias[3]_i_762_n_0\ : STD_LOGIC;
  signal \bias[3]_i_763_n_0\ : STD_LOGIC;
  signal \bias[3]_i_764_n_0\ : STD_LOGIC;
  signal \bias[3]_i_765_n_0\ : STD_LOGIC;
  signal \bias[3]_i_766_n_0\ : STD_LOGIC;
  signal \bias[3]_i_767_n_0\ : STD_LOGIC;
  signal \bias[3]_i_768_n_0\ : STD_LOGIC;
  signal \bias[3]_i_769_n_0\ : STD_LOGIC;
  signal \bias[3]_i_76_n_0\ : STD_LOGIC;
  signal \bias[3]_i_770_n_0\ : STD_LOGIC;
  signal \bias[3]_i_771_n_0\ : STD_LOGIC;
  signal \bias[3]_i_772_n_0\ : STD_LOGIC;
  signal \bias[3]_i_773_n_0\ : STD_LOGIC;
  signal \bias[3]_i_774_n_0\ : STD_LOGIC;
  signal \bias[3]_i_776_n_0\ : STD_LOGIC;
  signal \bias[3]_i_777_n_0\ : STD_LOGIC;
  signal \bias[3]_i_778_n_0\ : STD_LOGIC;
  signal \bias[3]_i_779_n_0\ : STD_LOGIC;
  signal \bias[3]_i_77_n_0\ : STD_LOGIC;
  signal \bias[3]_i_782_n_0\ : STD_LOGIC;
  signal \bias[3]_i_783_n_0\ : STD_LOGIC;
  signal \bias[3]_i_78_n_0\ : STD_LOGIC;
  signal \bias[3]_i_795_n_0\ : STD_LOGIC;
  signal \bias[3]_i_796_n_0\ : STD_LOGIC;
  signal \bias[3]_i_797_n_0\ : STD_LOGIC;
  signal \bias[3]_i_798_n_0\ : STD_LOGIC;
  signal \bias[3]_i_79_n_0\ : STD_LOGIC;
  signal \bias[3]_i_7_n_0\ : STD_LOGIC;
  signal \bias[3]_i_803_n_0\ : STD_LOGIC;
  signal \bias[3]_i_804_n_0\ : STD_LOGIC;
  signal \bias[3]_i_805_n_0\ : STD_LOGIC;
  signal \bias[3]_i_806_n_0\ : STD_LOGIC;
  signal \bias[3]_i_807_n_0\ : STD_LOGIC;
  signal \bias[3]_i_809_n_0\ : STD_LOGIC;
  signal \bias[3]_i_80_n_0\ : STD_LOGIC;
  signal \bias[3]_i_813_n_0\ : STD_LOGIC;
  signal \bias[3]_i_814_n_0\ : STD_LOGIC;
  signal \bias[3]_i_815_n_0\ : STD_LOGIC;
  signal \bias[3]_i_816_n_0\ : STD_LOGIC;
  signal \bias[3]_i_818_n_0\ : STD_LOGIC;
  signal \bias[3]_i_819_n_0\ : STD_LOGIC;
  signal \bias[3]_i_81_n_0\ : STD_LOGIC;
  signal \bias[3]_i_820_n_0\ : STD_LOGIC;
  signal \bias[3]_i_822_n_0\ : STD_LOGIC;
  signal \bias[3]_i_823_n_0\ : STD_LOGIC;
  signal \bias[3]_i_824_n_0\ : STD_LOGIC;
  signal \bias[3]_i_825_n_0\ : STD_LOGIC;
  signal \bias[3]_i_826_n_0\ : STD_LOGIC;
  signal \bias[3]_i_828_n_0\ : STD_LOGIC;
  signal \bias[3]_i_829_n_0\ : STD_LOGIC;
  signal \bias[3]_i_82_n_0\ : STD_LOGIC;
  signal \bias[3]_i_830_n_0\ : STD_LOGIC;
  signal \bias[3]_i_831_n_0\ : STD_LOGIC;
  signal \bias[3]_i_832_n_0\ : STD_LOGIC;
  signal \bias[3]_i_833_n_0\ : STD_LOGIC;
  signal \bias[3]_i_834_n_0\ : STD_LOGIC;
  signal \bias[3]_i_835_n_0\ : STD_LOGIC;
  signal \bias[3]_i_836_n_0\ : STD_LOGIC;
  signal \bias[3]_i_837_n_0\ : STD_LOGIC;
  signal \bias[3]_i_83_n_0\ : STD_LOGIC;
  signal \bias[3]_i_840_n_0\ : STD_LOGIC;
  signal \bias[3]_i_843_n_0\ : STD_LOGIC;
  signal \bias[3]_i_844_n_0\ : STD_LOGIC;
  signal \bias[3]_i_845_n_0\ : STD_LOGIC;
  signal \bias[3]_i_846_n_0\ : STD_LOGIC;
  signal \bias[3]_i_84_n_0\ : STD_LOGIC;
  signal \bias[3]_i_85_n_0\ : STD_LOGIC;
  signal \bias[3]_i_86_n_0\ : STD_LOGIC;
  signal \bias[3]_i_872_n_0\ : STD_LOGIC;
  signal \bias[3]_i_873_n_0\ : STD_LOGIC;
  signal \bias[3]_i_874_n_0\ : STD_LOGIC;
  signal \bias[3]_i_875_n_0\ : STD_LOGIC;
  signal \bias[3]_i_877_n_0\ : STD_LOGIC;
  signal \bias[3]_i_878_n_0\ : STD_LOGIC;
  signal \bias[3]_i_879_n_0\ : STD_LOGIC;
  signal \bias[3]_i_87_n_0\ : STD_LOGIC;
  signal \bias[3]_i_880_n_0\ : STD_LOGIC;
  signal \bias[3]_i_881_n_0\ : STD_LOGIC;
  signal \bias[3]_i_882_n_0\ : STD_LOGIC;
  signal \bias[3]_i_883_n_0\ : STD_LOGIC;
  signal \bias[3]_i_884_n_0\ : STD_LOGIC;
  signal \bias[3]_i_885_n_0\ : STD_LOGIC;
  signal \bias[3]_i_886_n_0\ : STD_LOGIC;
  signal \bias[3]_i_887_n_0\ : STD_LOGIC;
  signal \bias[3]_i_888_n_0\ : STD_LOGIC;
  signal \bias[3]_i_889_n_0\ : STD_LOGIC;
  signal \bias[3]_i_88_n_0\ : STD_LOGIC;
  signal \bias[3]_i_890_n_0\ : STD_LOGIC;
  signal \bias[3]_i_891_n_0\ : STD_LOGIC;
  signal \bias[3]_i_892_n_0\ : STD_LOGIC;
  signal \bias[3]_i_893_n_0\ : STD_LOGIC;
  signal \bias[3]_i_894_n_0\ : STD_LOGIC;
  signal \bias[3]_i_895_n_0\ : STD_LOGIC;
  signal \bias[3]_i_896_n_0\ : STD_LOGIC;
  signal \bias[3]_i_897_n_0\ : STD_LOGIC;
  signal \bias[3]_i_898_n_0\ : STD_LOGIC;
  signal \bias[3]_i_899_n_0\ : STD_LOGIC;
  signal \bias[3]_i_89_n_0\ : STD_LOGIC;
  signal \bias[3]_i_8_n_0\ : STD_LOGIC;
  signal \bias[3]_i_900_n_0\ : STD_LOGIC;
  signal \bias[3]_i_901_n_0\ : STD_LOGIC;
  signal \bias[3]_i_902_n_0\ : STD_LOGIC;
  signal \bias[3]_i_903_n_0\ : STD_LOGIC;
  signal \bias[3]_i_904_n_0\ : STD_LOGIC;
  signal \bias[3]_i_905_n_0\ : STD_LOGIC;
  signal \bias[3]_i_906_n_0\ : STD_LOGIC;
  signal \bias[3]_i_907_n_0\ : STD_LOGIC;
  signal \bias[3]_i_908_n_0\ : STD_LOGIC;
  signal \bias[3]_i_909_n_0\ : STD_LOGIC;
  signal \bias[3]_i_90_n_0\ : STD_LOGIC;
  signal \bias[3]_i_910_n_0\ : STD_LOGIC;
  signal \bias[3]_i_911_n_0\ : STD_LOGIC;
  signal \bias[3]_i_912_n_0\ : STD_LOGIC;
  signal \bias[3]_i_913_n_0\ : STD_LOGIC;
  signal \bias[3]_i_91_n_0\ : STD_LOGIC;
  signal \bias[3]_i_921_n_0\ : STD_LOGIC;
  signal \bias[3]_i_923_n_0\ : STD_LOGIC;
  signal \bias[3]_i_924_n_0\ : STD_LOGIC;
  signal \bias[3]_i_925_n_0\ : STD_LOGIC;
  signal \bias[3]_i_926_n_0\ : STD_LOGIC;
  signal \bias[3]_i_927_n_0\ : STD_LOGIC;
  signal \bias[3]_i_92_n_0\ : STD_LOGIC;
  signal \bias[3]_i_930_n_0\ : STD_LOGIC;
  signal \bias[3]_i_931_n_0\ : STD_LOGIC;
  signal \bias[3]_i_93_n_0\ : STD_LOGIC;
  signal \bias[3]_i_941_n_0\ : STD_LOGIC;
  signal \bias[3]_i_942_n_0\ : STD_LOGIC;
  signal \bias[3]_i_943_n_0\ : STD_LOGIC;
  signal \bias[3]_i_944_n_0\ : STD_LOGIC;
  signal \bias[3]_i_946_n_0\ : STD_LOGIC;
  signal \bias[3]_i_947_n_0\ : STD_LOGIC;
  signal \bias[3]_i_948_n_0\ : STD_LOGIC;
  signal \bias[3]_i_949_n_0\ : STD_LOGIC;
  signal \bias[3]_i_950_n_0\ : STD_LOGIC;
  signal \bias[3]_i_951_n_0\ : STD_LOGIC;
  signal \bias[3]_i_952_n_0\ : STD_LOGIC;
  signal \bias[3]_i_953_n_0\ : STD_LOGIC;
  signal \bias[3]_i_954_n_0\ : STD_LOGIC;
  signal \bias[3]_i_955_n_0\ : STD_LOGIC;
  signal \bias[3]_i_956_n_0\ : STD_LOGIC;
  signal \bias[3]_i_958_n_0\ : STD_LOGIC;
  signal \bias[3]_i_960_n_0\ : STD_LOGIC;
  signal \bias[3]_i_961_n_0\ : STD_LOGIC;
  signal \bias[3]_i_966_n_0\ : STD_LOGIC;
  signal \bias[3]_i_967_n_0\ : STD_LOGIC;
  signal \bias[3]_i_968_n_0\ : STD_LOGIC;
  signal \bias[3]_i_969_n_0\ : STD_LOGIC;
  signal \bias[3]_i_970_n_0\ : STD_LOGIC;
  signal \bias[3]_i_972_n_0\ : STD_LOGIC;
  signal \bias[3]_i_973_n_0\ : STD_LOGIC;
  signal \bias[3]_i_976_n_0\ : STD_LOGIC;
  signal \bias[3]_i_977_n_0\ : STD_LOGIC;
  signal \bias[3]_i_979_n_0\ : STD_LOGIC;
  signal \bias[3]_i_97_n_0\ : STD_LOGIC;
  signal \bias[3]_i_980_n_0\ : STD_LOGIC;
  signal \bias[3]_i_982_n_0\ : STD_LOGIC;
  signal \bias[3]_i_983_n_0\ : STD_LOGIC;
  signal \bias[3]_i_984_n_0\ : STD_LOGIC;
  signal \bias[3]_i_98_n_0\ : STD_LOGIC;
  signal \bias[3]_i_998_n_0\ : STD_LOGIC;
  signal \bias[3]_i_999_n_0\ : STD_LOGIC;
  signal \bias[3]_i_99_n_0\ : STD_LOGIC;
  signal \bias[3]_i_9_n_0\ : STD_LOGIC;
  signal \bias[4]_i_100_n_0\ : STD_LOGIC;
  signal \bias[4]_i_101_n_0\ : STD_LOGIC;
  signal \bias[4]_i_102_n_0\ : STD_LOGIC;
  signal \bias[4]_i_108_n_0\ : STD_LOGIC;
  signal \bias[4]_i_10__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_10__1_n_0\ : STD_LOGIC;
  signal \bias[4]_i_10_n_0\ : STD_LOGIC;
  signal \bias[4]_i_110_n_0\ : STD_LOGIC;
  signal \bias[4]_i_111_n_0\ : STD_LOGIC;
  signal \bias[4]_i_113_n_0\ : STD_LOGIC;
  signal \bias[4]_i_114_n_0\ : STD_LOGIC;
  signal \bias[4]_i_117_n_0\ : STD_LOGIC;
  signal \bias[4]_i_118_n_0\ : STD_LOGIC;
  signal \bias[4]_i_11__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_11__1_n_0\ : STD_LOGIC;
  signal \bias[4]_i_11_n_0\ : STD_LOGIC;
  signal \bias[4]_i_124_n_0\ : STD_LOGIC;
  signal \bias[4]_i_125_n_0\ : STD_LOGIC;
  signal \bias[4]_i_126_n_0\ : STD_LOGIC;
  signal \bias[4]_i_127_n_0\ : STD_LOGIC;
  signal \bias[4]_i_128_n_0\ : STD_LOGIC;
  signal \bias[4]_i_129_n_0\ : STD_LOGIC;
  signal \bias[4]_i_12__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_12__1_n_0\ : STD_LOGIC;
  signal \bias[4]_i_12_n_0\ : STD_LOGIC;
  signal \bias[4]_i_130_n_0\ : STD_LOGIC;
  signal \bias[4]_i_131_n_0\ : STD_LOGIC;
  signal \bias[4]_i_132_n_0\ : STD_LOGIC;
  signal \bias[4]_i_133_n_0\ : STD_LOGIC;
  signal \bias[4]_i_134_n_0\ : STD_LOGIC;
  signal \bias[4]_i_136_n_0\ : STD_LOGIC;
  signal \bias[4]_i_137_n_0\ : STD_LOGIC;
  signal \bias[4]_i_13__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_13__1_n_0\ : STD_LOGIC;
  signal \bias[4]_i_13_n_0\ : STD_LOGIC;
  signal \bias[4]_i_140_n_0\ : STD_LOGIC;
  signal \bias[4]_i_141_n_0\ : STD_LOGIC;
  signal \bias[4]_i_143_n_0\ : STD_LOGIC;
  signal \bias[4]_i_144_n_0\ : STD_LOGIC;
  signal \bias[4]_i_146_n_0\ : STD_LOGIC;
  signal \bias[4]_i_147_n_0\ : STD_LOGIC;
  signal \bias[4]_i_148_n_0\ : STD_LOGIC;
  signal \bias[4]_i_149_n_0\ : STD_LOGIC;
  signal \bias[4]_i_14__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_150_n_0\ : STD_LOGIC;
  signal \bias[4]_i_151_n_0\ : STD_LOGIC;
  signal \bias[4]_i_152_n_0\ : STD_LOGIC;
  signal \bias[4]_i_153_n_0\ : STD_LOGIC;
  signal \bias[4]_i_154_n_0\ : STD_LOGIC;
  signal \bias[4]_i_155_n_0\ : STD_LOGIC;
  signal \bias[4]_i_156_n_0\ : STD_LOGIC;
  signal \bias[4]_i_15_n_0\ : STD_LOGIC;
  signal \bias[4]_i_162_n_0\ : STD_LOGIC;
  signal \bias[4]_i_164_n_0\ : STD_LOGIC;
  signal \bias[4]_i_165_n_0\ : STD_LOGIC;
  signal \bias[4]_i_16__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_172_n_0\ : STD_LOGIC;
  signal \bias[4]_i_178_n_0\ : STD_LOGIC;
  signal \bias[4]_i_180_n_0\ : STD_LOGIC;
  signal \bias[4]_i_181_n_0\ : STD_LOGIC;
  signal \bias[4]_i_182_n_0\ : STD_LOGIC;
  signal \bias[4]_i_183_n_0\ : STD_LOGIC;
  signal \bias[4]_i_184_n_0\ : STD_LOGIC;
  signal \bias[4]_i_185_n_0\ : STD_LOGIC;
  signal \bias[4]_i_18__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_18_n_0\ : STD_LOGIC;
  signal \bias[4]_i_196_n_0\ : STD_LOGIC;
  signal \bias[4]_i_197_n_0\ : STD_LOGIC;
  signal \bias[4]_i_198_n_0\ : STD_LOGIC;
  signal \bias[4]_i_199_n_0\ : STD_LOGIC;
  signal \bias[4]_i_19__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_19_n_0\ : STD_LOGIC;
  signal \bias[4]_i_208_n_0\ : STD_LOGIC;
  signal \bias[4]_i_209_n_0\ : STD_LOGIC;
  signal \bias[4]_i_20__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_20_n_0\ : STD_LOGIC;
  signal \bias[4]_i_210_n_0\ : STD_LOGIC;
  signal \bias[4]_i_211_n_0\ : STD_LOGIC;
  signal \bias[4]_i_212_n_0\ : STD_LOGIC;
  signal \bias[4]_i_213_n_0\ : STD_LOGIC;
  signal \bias[4]_i_214_n_0\ : STD_LOGIC;
  signal \bias[4]_i_215_n_0\ : STD_LOGIC;
  signal \bias[4]_i_216_n_0\ : STD_LOGIC;
  signal \bias[4]_i_218_n_0\ : STD_LOGIC;
  signal \bias[4]_i_219_n_0\ : STD_LOGIC;
  signal \bias[4]_i_21__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_21_n_0\ : STD_LOGIC;
  signal \bias[4]_i_220_n_0\ : STD_LOGIC;
  signal \bias[4]_i_221_n_0\ : STD_LOGIC;
  signal \bias[4]_i_223_n_0\ : STD_LOGIC;
  signal \bias[4]_i_224_n_0\ : STD_LOGIC;
  signal \bias[4]_i_225_n_0\ : STD_LOGIC;
  signal \bias[4]_i_226_n_0\ : STD_LOGIC;
  signal \bias[4]_i_22__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_232_n_0\ : STD_LOGIC;
  signal \bias[4]_i_233_n_0\ : STD_LOGIC;
  signal \bias[4]_i_234_n_0\ : STD_LOGIC;
  signal \bias[4]_i_235_n_0\ : STD_LOGIC;
  signal \bias[4]_i_236_n_0\ : STD_LOGIC;
  signal \bias[4]_i_237_n_0\ : STD_LOGIC;
  signal \bias[4]_i_238_n_0\ : STD_LOGIC;
  signal \bias[4]_i_239_n_0\ : STD_LOGIC;
  signal \bias[4]_i_23__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_23_n_0\ : STD_LOGIC;
  signal \bias[4]_i_241_n_0\ : STD_LOGIC;
  signal \bias[4]_i_242_n_0\ : STD_LOGIC;
  signal \bias[4]_i_243_n_0\ : STD_LOGIC;
  signal \bias[4]_i_244_n_0\ : STD_LOGIC;
  signal \bias[4]_i_24__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_24_n_0\ : STD_LOGIC;
  signal \bias[4]_i_251_n_0\ : STD_LOGIC;
  signal \bias[4]_i_252_n_0\ : STD_LOGIC;
  signal \bias[4]_i_253_n_0\ : STD_LOGIC;
  signal \bias[4]_i_254_n_0\ : STD_LOGIC;
  signal \bias[4]_i_255_n_0\ : STD_LOGIC;
  signal \bias[4]_i_256_n_0\ : STD_LOGIC;
  signal \bias[4]_i_257_n_0\ : STD_LOGIC;
  signal \bias[4]_i_258_n_0\ : STD_LOGIC;
  signal \bias[4]_i_25__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_25_n_0\ : STD_LOGIC;
  signal \bias[4]_i_260_n_0\ : STD_LOGIC;
  signal \bias[4]_i_261_n_0\ : STD_LOGIC;
  signal \bias[4]_i_262_n_0\ : STD_LOGIC;
  signal \bias[4]_i_263_n_0\ : STD_LOGIC;
  signal \bias[4]_i_264_n_0\ : STD_LOGIC;
  signal \bias[4]_i_265_n_0\ : STD_LOGIC;
  signal \bias[4]_i_266_n_0\ : STD_LOGIC;
  signal \bias[4]_i_267_n_0\ : STD_LOGIC;
  signal \bias[4]_i_268_n_0\ : STD_LOGIC;
  signal \bias[4]_i_269_n_0\ : STD_LOGIC;
  signal \bias[4]_i_26__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_26_n_0\ : STD_LOGIC;
  signal \bias[4]_i_270_n_0\ : STD_LOGIC;
  signal \bias[4]_i_271_n_0\ : STD_LOGIC;
  signal \bias[4]_i_272_n_0\ : STD_LOGIC;
  signal \bias[4]_i_273_n_0\ : STD_LOGIC;
  signal \bias[4]_i_274_n_0\ : STD_LOGIC;
  signal \bias[4]_i_275_n_0\ : STD_LOGIC;
  signal \bias[4]_i_276_n_0\ : STD_LOGIC;
  signal \bias[4]_i_277_n_0\ : STD_LOGIC;
  signal \bias[4]_i_278_n_0\ : STD_LOGIC;
  signal \bias[4]_i_279_n_0\ : STD_LOGIC;
  signal \bias[4]_i_27__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_27_n_0\ : STD_LOGIC;
  signal \bias[4]_i_280_n_0\ : STD_LOGIC;
  signal \bias[4]_i_281_n_0\ : STD_LOGIC;
  signal \bias[4]_i_282_n_0\ : STD_LOGIC;
  signal \bias[4]_i_283_n_0\ : STD_LOGIC;
  signal \bias[4]_i_284_n_0\ : STD_LOGIC;
  signal \bias[4]_i_285_n_0\ : STD_LOGIC;
  signal \bias[4]_i_286_n_0\ : STD_LOGIC;
  signal \bias[4]_i_287_n_0\ : STD_LOGIC;
  signal \bias[4]_i_288_n_0\ : STD_LOGIC;
  signal \bias[4]_i_289_n_0\ : STD_LOGIC;
  signal \bias[4]_i_28__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_28_n_0\ : STD_LOGIC;
  signal \bias[4]_i_290_n_0\ : STD_LOGIC;
  signal \bias[4]_i_291_n_0\ : STD_LOGIC;
  signal \bias[4]_i_292_n_0\ : STD_LOGIC;
  signal \bias[4]_i_293_n_0\ : STD_LOGIC;
  signal \bias[4]_i_294_n_0\ : STD_LOGIC;
  signal \bias[4]_i_295_n_0\ : STD_LOGIC;
  signal \bias[4]_i_296_n_0\ : STD_LOGIC;
  signal \bias[4]_i_297_n_0\ : STD_LOGIC;
  signal \bias[4]_i_298_n_0\ : STD_LOGIC;
  signal \bias[4]_i_299_n_0\ : STD_LOGIC;
  signal \bias[4]_i_29__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_29_n_0\ : STD_LOGIC;
  signal \bias[4]_i_300_n_0\ : STD_LOGIC;
  signal \bias[4]_i_301_n_0\ : STD_LOGIC;
  signal \bias[4]_i_302_n_0\ : STD_LOGIC;
  signal \bias[4]_i_303_n_0\ : STD_LOGIC;
  signal \bias[4]_i_304_n_0\ : STD_LOGIC;
  signal \bias[4]_i_308_n_0\ : STD_LOGIC;
  signal \bias[4]_i_309_n_0\ : STD_LOGIC;
  signal \bias[4]_i_30__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_310_n_0\ : STD_LOGIC;
  signal \bias[4]_i_311_n_0\ : STD_LOGIC;
  signal \bias[4]_i_31__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_322_n_0\ : STD_LOGIC;
  signal \bias[4]_i_323_n_0\ : STD_LOGIC;
  signal \bias[4]_i_324_n_0\ : STD_LOGIC;
  signal \bias[4]_i_325_n_0\ : STD_LOGIC;
  signal \bias[4]_i_326_n_0\ : STD_LOGIC;
  signal \bias[4]_i_327_n_0\ : STD_LOGIC;
  signal \bias[4]_i_328_n_0\ : STD_LOGIC;
  signal \bias[4]_i_329_n_0\ : STD_LOGIC;
  signal \bias[4]_i_32__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_331_n_0\ : STD_LOGIC;
  signal \bias[4]_i_332_n_0\ : STD_LOGIC;
  signal \bias[4]_i_333_n_0\ : STD_LOGIC;
  signal \bias[4]_i_334_n_0\ : STD_LOGIC;
  signal \bias[4]_i_33_n_0\ : STD_LOGIC;
  signal \bias[4]_i_340_n_0\ : STD_LOGIC;
  signal \bias[4]_i_341_n_0\ : STD_LOGIC;
  signal \bias[4]_i_342_n_0\ : STD_LOGIC;
  signal \bias[4]_i_343_n_0\ : STD_LOGIC;
  signal \bias[4]_i_34_n_0\ : STD_LOGIC;
  signal \bias[4]_i_351_n_0\ : STD_LOGIC;
  signal \bias[4]_i_352_n_0\ : STD_LOGIC;
  signal \bias[4]_i_353_n_0\ : STD_LOGIC;
  signal \bias[4]_i_354_n_0\ : STD_LOGIC;
  signal \bias[4]_i_358_n_0\ : STD_LOGIC;
  signal \bias[4]_i_359_n_0\ : STD_LOGIC;
  signal \bias[4]_i_35_n_0\ : STD_LOGIC;
  signal \bias[4]_i_360_n_0\ : STD_LOGIC;
  signal \bias[4]_i_361_n_0\ : STD_LOGIC;
  signal \bias[4]_i_366_n_0\ : STD_LOGIC;
  signal \bias[4]_i_367_n_0\ : STD_LOGIC;
  signal \bias[4]_i_368_n_0\ : STD_LOGIC;
  signal \bias[4]_i_369_n_0\ : STD_LOGIC;
  signal \bias[4]_i_36_n_0\ : STD_LOGIC;
  signal \bias[4]_i_370_n_0\ : STD_LOGIC;
  signal \bias[4]_i_372_n_0\ : STD_LOGIC;
  signal \bias[4]_i_373_n_0\ : STD_LOGIC;
  signal \bias[4]_i_374_n_0\ : STD_LOGIC;
  signal \bias[4]_i_375_n_0\ : STD_LOGIC;
  signal \bias[4]_i_376_n_0\ : STD_LOGIC;
  signal \bias[4]_i_377_n_0\ : STD_LOGIC;
  signal \bias[4]_i_378_n_0\ : STD_LOGIC;
  signal \bias[4]_i_379_n_0\ : STD_LOGIC;
  signal \bias[4]_i_37__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_37_n_0\ : STD_LOGIC;
  signal \bias[4]_i_380_n_0\ : STD_LOGIC;
  signal \bias[4]_i_381_n_0\ : STD_LOGIC;
  signal \bias[4]_i_382_n_0\ : STD_LOGIC;
  signal \bias[4]_i_383_n_0\ : STD_LOGIC;
  signal \bias[4]_i_384_n_0\ : STD_LOGIC;
  signal \bias[4]_i_385_n_0\ : STD_LOGIC;
  signal \bias[4]_i_386_n_0\ : STD_LOGIC;
  signal \bias[4]_i_387_n_0\ : STD_LOGIC;
  signal \bias[4]_i_388_n_0\ : STD_LOGIC;
  signal \bias[4]_i_389_n_0\ : STD_LOGIC;
  signal \bias[4]_i_38__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_38_n_0\ : STD_LOGIC;
  signal \bias[4]_i_395_n_0\ : STD_LOGIC;
  signal \bias[4]_i_397_n_0\ : STD_LOGIC;
  signal \bias[4]_i_398_n_0\ : STD_LOGIC;
  signal \bias[4]_i_399_n_0\ : STD_LOGIC;
  signal \bias[4]_i_39_n_0\ : STD_LOGIC;
  signal \bias[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \bias[4]_i_402_n_0\ : STD_LOGIC;
  signal \bias[4]_i_403_n_0\ : STD_LOGIC;
  signal \bias[4]_i_404_n_0\ : STD_LOGIC;
  signal \bias[4]_i_407_n_0\ : STD_LOGIC;
  signal \bias[4]_i_408_n_0\ : STD_LOGIC;
  signal \bias[4]_i_409_n_0\ : STD_LOGIC;
  signal \bias[4]_i_40_n_0\ : STD_LOGIC;
  signal \bias[4]_i_410_n_0\ : STD_LOGIC;
  signal \bias[4]_i_411_n_0\ : STD_LOGIC;
  signal \bias[4]_i_412_n_0\ : STD_LOGIC;
  signal \bias[4]_i_413_n_0\ : STD_LOGIC;
  signal \bias[4]_i_414_n_0\ : STD_LOGIC;
  signal \bias[4]_i_415_n_0\ : STD_LOGIC;
  signal \bias[4]_i_417_n_0\ : STD_LOGIC;
  signal \bias[4]_i_418_n_0\ : STD_LOGIC;
  signal \bias[4]_i_419_n_0\ : STD_LOGIC;
  signal \bias[4]_i_41__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_41_n_0\ : STD_LOGIC;
  signal \bias[4]_i_420_n_0\ : STD_LOGIC;
  signal \bias[4]_i_421_n_0\ : STD_LOGIC;
  signal \bias[4]_i_422_n_0\ : STD_LOGIC;
  signal \bias[4]_i_423_n_0\ : STD_LOGIC;
  signal \bias[4]_i_424_n_0\ : STD_LOGIC;
  signal \bias[4]_i_426_n_0\ : STD_LOGIC;
  signal \bias[4]_i_427_n_0\ : STD_LOGIC;
  signal \bias[4]_i_428_n_0\ : STD_LOGIC;
  signal \bias[4]_i_42__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_42_n_0\ : STD_LOGIC;
  signal \bias[4]_i_430_n_0\ : STD_LOGIC;
  signal \bias[4]_i_431_n_0\ : STD_LOGIC;
  signal \bias[4]_i_432_n_0\ : STD_LOGIC;
  signal \bias[4]_i_433_n_0\ : STD_LOGIC;
  signal \bias[4]_i_434_n_0\ : STD_LOGIC;
  signal \bias[4]_i_436_n_0\ : STD_LOGIC;
  signal \bias[4]_i_437_n_0\ : STD_LOGIC;
  signal \bias[4]_i_439_n_0\ : STD_LOGIC;
  signal \bias[4]_i_43_n_0\ : STD_LOGIC;
  signal \bias[4]_i_441_n_0\ : STD_LOGIC;
  signal \bias[4]_i_442_n_0\ : STD_LOGIC;
  signal \bias[4]_i_443_n_0\ : STD_LOGIC;
  signal \bias[4]_i_444_n_0\ : STD_LOGIC;
  signal \bias[4]_i_446_n_0\ : STD_LOGIC;
  signal \bias[4]_i_447_n_0\ : STD_LOGIC;
  signal \bias[4]_i_448_n_0\ : STD_LOGIC;
  signal \bias[4]_i_44_n_0\ : STD_LOGIC;
  signal \bias[4]_i_452_n_0\ : STD_LOGIC;
  signal \bias[4]_i_453_n_0\ : STD_LOGIC;
  signal \bias[4]_i_454_n_0\ : STD_LOGIC;
  signal \bias[4]_i_455_n_0\ : STD_LOGIC;
  signal \bias[4]_i_456_n_0\ : STD_LOGIC;
  signal \bias[4]_i_457_n_0\ : STD_LOGIC;
  signal \bias[4]_i_459_n_0\ : STD_LOGIC;
  signal \bias[4]_i_45__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_45_n_0\ : STD_LOGIC;
  signal \bias[4]_i_460_n_0\ : STD_LOGIC;
  signal \bias[4]_i_461_n_0\ : STD_LOGIC;
  signal \bias[4]_i_462_n_0\ : STD_LOGIC;
  signal \bias[4]_i_463_n_0\ : STD_LOGIC;
  signal \bias[4]_i_464_n_0\ : STD_LOGIC;
  signal \bias[4]_i_465_n_0\ : STD_LOGIC;
  signal \bias[4]_i_466_n_0\ : STD_LOGIC;
  signal \bias[4]_i_467_n_0\ : STD_LOGIC;
  signal \bias[4]_i_469_n_0\ : STD_LOGIC;
  signal \bias[4]_i_46__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_46_n_0\ : STD_LOGIC;
  signal \bias[4]_i_470_n_0\ : STD_LOGIC;
  signal \bias[4]_i_471_n_0\ : STD_LOGIC;
  signal \bias[4]_i_472_n_0\ : STD_LOGIC;
  signal \bias[4]_i_473_n_0\ : STD_LOGIC;
  signal \bias[4]_i_475_n_0\ : STD_LOGIC;
  signal \bias[4]_i_476_n_0\ : STD_LOGIC;
  signal \bias[4]_i_477_n_0\ : STD_LOGIC;
  signal \bias[4]_i_478_n_0\ : STD_LOGIC;
  signal \bias[4]_i_479_n_0\ : STD_LOGIC;
  signal \bias[4]_i_47__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_47_n_0\ : STD_LOGIC;
  signal \bias[4]_i_480_n_0\ : STD_LOGIC;
  signal \bias[4]_i_481_n_0\ : STD_LOGIC;
  signal \bias[4]_i_482_n_0\ : STD_LOGIC;
  signal \bias[4]_i_484_n_0\ : STD_LOGIC;
  signal \bias[4]_i_485_n_0\ : STD_LOGIC;
  signal \bias[4]_i_486_n_0\ : STD_LOGIC;
  signal \bias[4]_i_489_n_0\ : STD_LOGIC;
  signal \bias[4]_i_48__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_48_n_0\ : STD_LOGIC;
  signal \bias[4]_i_490_n_0\ : STD_LOGIC;
  signal \bias[4]_i_491_n_0\ : STD_LOGIC;
  signal \bias[4]_i_492_n_0\ : STD_LOGIC;
  signal \bias[4]_i_494_n_0\ : STD_LOGIC;
  signal \bias[4]_i_495_n_0\ : STD_LOGIC;
  signal \bias[4]_i_497_n_0\ : STD_LOGIC;
  signal \bias[4]_i_499_n_0\ : STD_LOGIC;
  signal \bias[4]_i_49_n_0\ : STD_LOGIC;
  signal \bias[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \bias[4]_i_4_n_0\ : STD_LOGIC;
  signal \bias[4]_i_500_n_0\ : STD_LOGIC;
  signal \bias[4]_i_501_n_0\ : STD_LOGIC;
  signal \bias[4]_i_502_n_0\ : STD_LOGIC;
  signal \bias[4]_i_504_n_0\ : STD_LOGIC;
  signal \bias[4]_i_505_n_0\ : STD_LOGIC;
  signal \bias[4]_i_506_n_0\ : STD_LOGIC;
  signal \bias[4]_i_507_n_0\ : STD_LOGIC;
  signal \bias[4]_i_50__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_50_n_0\ : STD_LOGIC;
  signal \bias[4]_i_510_n_0\ : STD_LOGIC;
  signal \bias[4]_i_511_n_0\ : STD_LOGIC;
  signal \bias[4]_i_514_n_0\ : STD_LOGIC;
  signal \bias[4]_i_515_n_0\ : STD_LOGIC;
  signal \bias[4]_i_516_n_0\ : STD_LOGIC;
  signal \bias[4]_i_518_n_0\ : STD_LOGIC;
  signal \bias[4]_i_519_n_0\ : STD_LOGIC;
  signal \bias[4]_i_51_n_0\ : STD_LOGIC;
  signal \bias[4]_i_520_n_0\ : STD_LOGIC;
  signal \bias[4]_i_521_n_0\ : STD_LOGIC;
  signal \bias[4]_i_523_n_0\ : STD_LOGIC;
  signal \bias[4]_i_524_n_0\ : STD_LOGIC;
  signal \bias[4]_i_526_n_0\ : STD_LOGIC;
  signal \bias[4]_i_527_n_0\ : STD_LOGIC;
  signal \bias[4]_i_528_n_0\ : STD_LOGIC;
  signal \bias[4]_i_529_n_0\ : STD_LOGIC;
  signal \bias[4]_i_532_n_0\ : STD_LOGIC;
  signal \bias[4]_i_533_n_0\ : STD_LOGIC;
  signal \bias[4]_i_534_n_0\ : STD_LOGIC;
  signal \bias[4]_i_535_n_0\ : STD_LOGIC;
  signal \bias[4]_i_536_n_0\ : STD_LOGIC;
  signal \bias[4]_i_537_n_0\ : STD_LOGIC;
  signal \bias[4]_i_53__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_53_n_0\ : STD_LOGIC;
  signal \bias[4]_i_540_n_0\ : STD_LOGIC;
  signal \bias[4]_i_541_n_0\ : STD_LOGIC;
  signal \bias[4]_i_542_n_0\ : STD_LOGIC;
  signal \bias[4]_i_543_n_0\ : STD_LOGIC;
  signal \bias[4]_i_545_n_0\ : STD_LOGIC;
  signal \bias[4]_i_546_n_0\ : STD_LOGIC;
  signal \bias[4]_i_547_n_0\ : STD_LOGIC;
  signal \bias[4]_i_548_n_0\ : STD_LOGIC;
  signal \bias[4]_i_549_n_0\ : STD_LOGIC;
  signal \bias[4]_i_54__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_54_n_0\ : STD_LOGIC;
  signal \bias[4]_i_550_n_0\ : STD_LOGIC;
  signal \bias[4]_i_551_n_0\ : STD_LOGIC;
  signal \bias[4]_i_552_n_0\ : STD_LOGIC;
  signal \bias[4]_i_553_n_0\ : STD_LOGIC;
  signal \bias[4]_i_554_n_0\ : STD_LOGIC;
  signal \bias[4]_i_555_n_0\ : STD_LOGIC;
  signal \bias[4]_i_556_n_0\ : STD_LOGIC;
  signal \bias[4]_i_557_n_0\ : STD_LOGIC;
  signal \bias[4]_i_558_n_0\ : STD_LOGIC;
  signal \bias[4]_i_559_n_0\ : STD_LOGIC;
  signal \bias[4]_i_55__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_560_n_0\ : STD_LOGIC;
  signal \bias[4]_i_561_n_0\ : STD_LOGIC;
  signal \bias[4]_i_562_n_0\ : STD_LOGIC;
  signal \bias[4]_i_56_n_0\ : STD_LOGIC;
  signal \bias[4]_i_57__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_57_n_0\ : STD_LOGIC;
  signal \bias[4]_i_58__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_58_n_0\ : STD_LOGIC;
  signal \bias[4]_i_59__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_5_n_0\ : STD_LOGIC;
  signal \bias[4]_i_60__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_61__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_61_n_0\ : STD_LOGIC;
  signal \bias[4]_i_62__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_62_n_0\ : STD_LOGIC;
  signal \bias[4]_i_64_n_0\ : STD_LOGIC;
  signal \bias[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_6_n_0\ : STD_LOGIC;
  signal \bias[4]_i_70_n_0\ : STD_LOGIC;
  signal \bias[4]_i_71_n_0\ : STD_LOGIC;
  signal \bias[4]_i_72_n_0\ : STD_LOGIC;
  signal \bias[4]_i_73_n_0\ : STD_LOGIC;
  signal \bias[4]_i_74_n_0\ : STD_LOGIC;
  signal \bias[4]_i_75_n_0\ : STD_LOGIC;
  signal \bias[4]_i_76_n_0\ : STD_LOGIC;
  signal \bias[4]_i_78_n_0\ : STD_LOGIC;
  signal \bias[4]_i_79_n_0\ : STD_LOGIC;
  signal \bias[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_7__1_n_0\ : STD_LOGIC;
  signal \bias[4]_i_80_n_0\ : STD_LOGIC;
  signal \bias[4]_i_81_n_0\ : STD_LOGIC;
  signal \bias[4]_i_82_n_0\ : STD_LOGIC;
  signal \bias[4]_i_84_n_0\ : STD_LOGIC;
  signal \bias[4]_i_85_n_0\ : STD_LOGIC;
  signal \bias[4]_i_86_n_0\ : STD_LOGIC;
  signal \bias[4]_i_87_n_0\ : STD_LOGIC;
  signal \bias[4]_i_89_n_0\ : STD_LOGIC;
  signal \bias[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_8__1_n_0\ : STD_LOGIC;
  signal \bias[4]_i_8_n_0\ : STD_LOGIC;
  signal \bias[4]_i_90_n_0\ : STD_LOGIC;
  signal \bias[4]_i_91_n_0\ : STD_LOGIC;
  signal \bias[4]_i_92_n_0\ : STD_LOGIC;
  signal \bias[4]_i_93_n_0\ : STD_LOGIC;
  signal \bias[4]_i_94_n_0\ : STD_LOGIC;
  signal \bias[4]_i_95_n_0\ : STD_LOGIC;
  signal \bias[4]_i_96_n_0\ : STD_LOGIC;
  signal \bias[4]_i_97_n_0\ : STD_LOGIC;
  signal \bias[4]_i_98_n_0\ : STD_LOGIC;
  signal \bias[4]_i_99_n_0\ : STD_LOGIC;
  signal \bias[4]_i_9__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_9__1_n_0\ : STD_LOGIC;
  signal \bias[4]_i_9_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1000_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1003_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1004_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1004_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1004_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1004_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1007_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1007_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1007_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1007_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1008_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1008_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1008_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1008_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1009_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1010_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1010_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1010_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1010_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1017_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1017_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1017_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1017_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1018_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1019_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1019_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1019_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1019_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1027_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1027_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1027_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1028_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1028_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1028_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1029_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1029_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1029_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1029_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1031_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1031_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1031_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1031_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1032_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1032_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1032_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1034_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1034_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1034_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1036_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1036_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1036_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1036_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1037_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1037_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1037_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1039_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1039_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1039_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1042_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1043_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1043_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1043_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1043_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1048_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1048_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1048_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1049_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1049_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1049_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1050_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1050_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1050_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1050_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1053_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1056_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1057_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1057_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1057_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1057_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1060_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1060_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1060_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1060_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1062_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1062_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1062_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1063_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1063_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1063_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1064_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1064_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1064_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1064_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1066_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1066_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1066_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1067_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1067_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1067_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1068_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1068_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1068_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1068_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1069_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1069_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1069_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1069_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1070_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1104_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1104_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1104_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1104_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1108_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1108_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1108_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1108_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1117_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1117_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1117_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1117_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1126_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1126_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1126_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1126_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1135_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1135_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1135_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1135_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1137_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1137_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1137_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1137_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1152_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1153_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1153_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1153_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1153_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1154_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1155_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1155_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1155_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1155_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1165_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1165_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1165_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1166_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1167_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1167_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1167_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1175_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1175_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1175_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1176_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1177_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1177_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1177_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1185_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1185_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1185_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1186_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1187_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1187_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1187_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1195_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1195_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1195_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1196_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1197_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1197_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1197_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1205_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1205_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1205_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1206_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1207_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1207_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1207_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1215_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1215_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1215_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1216_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1217_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1217_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1217_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1224_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1224_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1224_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1224_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1233_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1233_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1233_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1233_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1235_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1235_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1235_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1235_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1247_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1247_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1247_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1248_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1249_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1249_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1249_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_124_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_124_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_124_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_124_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1256_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1256_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1256_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1256_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1265_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1265_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1265_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1265_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1267_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1267_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1267_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1267_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1282_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1282_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1282_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1282_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1293_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1293_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1293_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1293_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1308_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1308_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1308_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1308_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_133_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_133_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_133_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_133_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1399_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1399_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1399_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1399_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1407_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1407_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1407_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1409_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1409_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1409_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1409_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1418_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1418_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1418_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1418_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1427_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1427_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1427_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1427_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_142_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_142_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_142_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_142_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1432_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1432_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1432_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1434_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1434_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1434_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1434_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1443_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1443_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1443_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1443_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1452_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1452_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1452_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1452_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_147_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_147_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_147_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1482_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1482_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1482_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1482_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1483_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1494_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1494_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1494_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1496_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1496_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1496_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1496_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1505_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1505_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1505_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1505_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1514_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1514_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1514_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1514_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1519_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1519_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1519_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1521_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1521_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1521_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1521_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1530_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1530_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1530_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1530_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1539_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1539_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1539_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1539_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1544_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1544_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1544_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1546_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1546_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1546_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1546_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1555_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1555_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1555_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1555_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1564_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1564_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1564_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1564_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_157_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1600_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1600_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1600_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1602_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1602_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1602_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1602_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_160_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1611_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1611_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1611_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1611_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_161_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_161_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_161_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_161_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1620_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1620_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1620_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1620_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1625_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1625_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1625_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1625_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_162_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_162_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_162_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1630_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1630_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1630_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1630_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1639_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1639_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1639_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_163_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_163_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_163_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1641_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1641_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1641_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1641_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_164_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_164_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_164_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_164_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1650_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1650_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1650_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1650_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1655_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1655_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1655_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1655_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1664_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1664_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1664_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1666_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1666_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1666_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1666_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1677_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1677_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1677_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1677_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1678_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1687_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1687_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1687_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1689_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1689_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1689_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1689_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_168_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_168_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_168_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_168_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1698_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1698_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1698_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1698_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_169_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_169_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_169_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1707_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1707_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1707_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1707_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_170_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_170_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_170_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_171_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_171_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_171_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_171_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1725_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1725_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1725_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1727_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1727_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1727_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1727_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1736_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1736_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1736_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1736_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1745_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1745_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1745_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1745_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1750_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1750_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1750_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1752_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1752_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1752_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1752_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_175_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1761_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1761_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1761_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1761_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1770_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1770_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1770_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1770_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1792_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1792_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1792_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1792_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_179_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_179_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_179_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_179_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1834_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1834_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1834_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1834_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1875_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1875_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1875_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1875_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_187_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_187_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_187_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_187_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1884_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1884_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1884_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1884_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1886_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1886_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1886_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1886_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1897_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1897_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1897_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1897_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1906_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1906_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1906_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1906_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1908_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1908_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1908_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1908_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1919_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1919_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1919_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1919_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1928_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1928_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1928_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1928_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1930_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1930_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1930_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1930_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1941_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1941_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1941_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1941_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1950_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1950_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1950_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1950_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1952_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1952_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1952_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1952_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1963_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1963_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1963_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1963_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_196_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_196_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_196_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_196_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1972_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1972_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1972_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1972_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1974_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1974_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1974_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1974_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1985_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1985_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1985_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1985_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1994_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1994_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1994_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1994_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1996_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1996_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1996_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1996_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2013_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2013_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2013_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2013_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2041_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2041_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2041_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2041_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2050_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2050_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2050_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2050_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2052_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2052_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2052_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2052_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_205_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_205_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_205_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_205_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2069_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2069_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2069_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2069_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2103_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2103_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2103_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2103_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_210_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_210_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_210_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2125_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2125_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2125_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2125_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2149_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2149_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2149_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2149_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2154_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2154_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2154_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2154_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2178_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2178_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2178_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2178_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2193_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2193_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2193_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2193_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_220_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2217_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2217_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2217_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2217_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2222_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2222_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2222_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2222_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2246_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2246_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2246_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2246_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2251_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2251_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2251_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2251_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2275_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2275_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2275_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2275_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2280_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2280_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2280_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2280_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2304_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2304_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2304_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2304_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2309_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2309_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2309_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2309_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2322_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2322_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2322_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2322_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2338_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2338_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2338_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2338_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2351_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2351_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2351_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2351_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2372_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2372_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2372_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2372_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2396_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2396_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2396_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2396_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2401_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2401_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2401_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2401_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2425_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2425_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2425_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2425_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2430_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2430_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2430_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2430_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2454_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2454_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2454_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2454_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2462_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2462_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2462_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2462_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2480_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2480_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2480_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2480_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2515_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2515_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2515_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2515_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2549_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2549_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2549_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2549_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2583_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2583_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2583_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2583_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2617_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2617_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2617_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2617_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2651_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2651_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2651_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2651_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2685_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2685_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2685_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2685_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2702_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2702_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2702_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2702_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2737_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2737_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2737_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2737_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2754_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2754_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2754_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2754_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2790_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2790_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2790_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2790_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2801_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2801_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2801_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2801_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2812_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2812_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2812_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2812_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2823_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2823_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2823_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2823_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2834_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2834_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2834_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2834_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2845_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2845_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2845_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2845_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2848_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2848_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2848_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2848_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2859_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2859_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2859_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2859_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2878_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2878_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2878_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2878_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2889_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2889_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2889_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2889_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2900_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2900_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2900_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2900_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2903_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2903_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2903_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2903_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2910_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2910_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2910_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2918_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2918_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2918_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2918_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2925_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2925_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2925_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2942_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2942_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2942_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2942_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2960_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2960_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2960_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2960_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2978_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2978_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2978_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2978_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2996_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2996_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2996_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2996_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_3014_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_3014_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_3014_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_3014_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_3032_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_3032_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_3032_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_3032_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_3041_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_3041_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_3041_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_3041_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_3048_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_3048_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_3048_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_3065_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_3065_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_3065_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_3065_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_3074_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_3074_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_3074_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_3074_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_3081_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_3081_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_3081_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_3150_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_3150_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_3150_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_3158_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_3158_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_3158_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_3158_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_3165_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_3165_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_3165_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_3173_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_3173_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_3173_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_3173_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_3180_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_3180_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_3180_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_3188_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_3188_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_3188_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_3188_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_3195_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_3195_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_3195_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_3203_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_3203_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_3203_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_3203_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_3210_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_3210_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_3210_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_3218_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_3218_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_3218_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_3218_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_3225_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_3225_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_3225_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_3233_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_3233_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_3233_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_3233_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_3248_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_3248_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_3248_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_3256_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_3256_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_3256_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_3256_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_341_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_341_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_341_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_341_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_346_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_346_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_346_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_346_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_362_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_362_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_362_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_362_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_371_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_371_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_371_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_371_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_380_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_380_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_380_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_380_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_385_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_385_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_385_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_393_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_393_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_393_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_393_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_402_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_402_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_402_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_402_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_411_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_411_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_411_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_411_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_416_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_416_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_416_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_418_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_418_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_418_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_418_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_419_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_43_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_445_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_445_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_445_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_445_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_450_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_450_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_450_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_450_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_468_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_468_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_468_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_468_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_46_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_47_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_47_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_47_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_47_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_48_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_48_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_48_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_49_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_49_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_49_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_50_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_50_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_50_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_50_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_54_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_54_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_54_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_54_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_568_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_594_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_599_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_617_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_621_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_621_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_621_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_621_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_631_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_633_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_633_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_633_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_634_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_634_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_634_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_635_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_635_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_635_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_636_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_637_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_637_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_637_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_64_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_652_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_662_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_668_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_669_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_669_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_669_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_669_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_671_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_672_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_672_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_672_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_672_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_674_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_675_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_675_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_675_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_675_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_677_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_678_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_678_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_678_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_678_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_67_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_680_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_681_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_681_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_681_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_681_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_683_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_684_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_684_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_684_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_684_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_685_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_685_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_685_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_686_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_687_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_687_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_687_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_68_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_68_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_68_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_68_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_690_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_691_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_691_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_691_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_691_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_692_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_692_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_692_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_693_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_694_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_694_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_694_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_69_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_69_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_69_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_701_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_701_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_701_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_701_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_70_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_70_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_70_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_71_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_71_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_71_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_71_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_727_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_727_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_727_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_727_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_732_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_732_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_732_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_732_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_756_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_756_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_756_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_756_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_75_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_75_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_75_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_75_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_761_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_761_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_761_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_761_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_775_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_775_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_775_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_775_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_794_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_794_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_794_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_794_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_928_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_929_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_929_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_929_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_929_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_932_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_934_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_934_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_934_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_935_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_935_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_935_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_936_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_936_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_936_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_936_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_938_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_938_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_938_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_939_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_939_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_939_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_940_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_940_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_940_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_940_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_945_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_971_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_974_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_975_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_975_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_975_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_975_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_978_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_978_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_978_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_978_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_981_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_985_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_985_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_985_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_985_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_987_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_987_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_987_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_988_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_988_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_988_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_989_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_989_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_989_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_989_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_991_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_991_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_991_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_992_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_992_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_992_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_993_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_993_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_993_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_993_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_995_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_995_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_995_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_996_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_996_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_996_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_997_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_997_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_997_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_997_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_112_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_115_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_116_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_116_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_116_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_116_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_119_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_119_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_119_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_119_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_120_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_120_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_120_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_121_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_121_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_121_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_122_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_122_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_122_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_122_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_135_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_138_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_139_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_139_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_139_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_139_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_142_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_142_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_142_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_142_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_145_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_157_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_157_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_157_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_157_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_158_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_159_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_159_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_159_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_159_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_166_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_166_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_166_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_166_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_169_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_170_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_170_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_170_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_170_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_173_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_173_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_173_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_173_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_174_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_175_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_175_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_175_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_175_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_188_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_188_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_188_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_190_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_190_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_190_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_192_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_192_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_192_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_192_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_193_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_193_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_193_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_195_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_195_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_195_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_202_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_202_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_202_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_202_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_203_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_203_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_203_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_204_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_204_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_204_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_205_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_206_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_206_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_206_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_206_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_222_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_222_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_222_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_222_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_231_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_231_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_231_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_231_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_240_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_240_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_240_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_240_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_245_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_245_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_245_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_305_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_305_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_305_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_307_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_307_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_307_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_307_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_312_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_312_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_312_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_321_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_321_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_321_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_321_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_330_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_330_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_330_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_330_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_335_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_335_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_335_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_335_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_344_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_344_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_344_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_346_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_346_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_346_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_346_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_355_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_355_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_355_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_357_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_357_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_357_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_357_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_362_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_362_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_362_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_362_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_371_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_371_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_371_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_371_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_39_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_39_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_39_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_39_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_401_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_401_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_401_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_401_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_406_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_406_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_406_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_406_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_416_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_416_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_416_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_416_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_425_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_425_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_425_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_425_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_43_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_445_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_445_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_445_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_445_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_458_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_458_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_458_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_458_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_474_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_474_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_474_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_474_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_483_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_483_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_483_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_483_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_503_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_503_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_503_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_503_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_522_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_522_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_522_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_522_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_525_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_525_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_525_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_525_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_544_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_544_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_544_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_544_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_68_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_68_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_68_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_68_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_69_n_3\ : STD_LOGIC;
  signal \bias_reg[4]_i_77_n_3\ : STD_LOGIC;
  signal \^blue\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \g0_b0__2_n_0\ : STD_LOGIC;
  signal \g0_b0__3_n_0\ : STD_LOGIC;
  signal \g0_b0__4_n_0\ : STD_LOGIC;
  signal \g0_b0__5_n_0\ : STD_LOGIC;
  signal \g0_b0__7_n_0\ : STD_LOGIC;
  signal \gfx_inst/enemy1/sel0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gfx_inst/enemy1/sprite_data\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/enemy1/sprite_hit_x17_in\ : STD_LOGIC;
  signal \gfx_inst/enemy1/sprite_hit_y16_in\ : STD_LOGIC;
  signal \gfx_inst/enemy1/sprite_render_y00_out\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \gfx_inst/enemy2/sel0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gfx_inst/enemy2/sprite_data\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gfx_inst/enemy2/sprite_hit_x17_in\ : STD_LOGIC;
  signal \gfx_inst/enemy2/sprite_hit_y16_in\ : STD_LOGIC;
  signal \gfx_inst/enemy3/sel0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gfx_inst/enemy3/sprite_data\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/enemy3/sprite_hit_x17_in\ : STD_LOGIC;
  signal \gfx_inst/enemy3/sprite_hit_y16_in\ : STD_LOGIC;
  signal \gfx_inst/enemy4/sel0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gfx_inst/enemy4/sprite_data\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/enemy4/sprite_hit_x17_in\ : STD_LOGIC;
  signal \gfx_inst/enemy4/sprite_hit_y16_in\ : STD_LOGIC;
  signal \gfx_inst/enemy5/sel0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gfx_inst/enemy5/sprite_data\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/enemy5/sprite_hit_x17_in\ : STD_LOGIC;
  signal \gfx_inst/enemy5/sprite_hit_y16_in\ : STD_LOGIC;
  signal \gfx_inst/enemy_projectile1/sprite_hit_x12_in\ : STD_LOGIC;
  signal \gfx_inst/enemy_projectile1/sprite_hit_y11_in\ : STD_LOGIC;
  signal \gfx_inst/enemy_projectile1/sprite_render_y\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gfx_inst/enemy_projectile2_2/sprite_hit_x12_in\ : STD_LOGIC;
  signal \gfx_inst/enemy_projectile2_2/sprite_hit_y11_in\ : STD_LOGIC;
  signal \gfx_inst/enemy_projectile2_2/sprite_render_y\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gfx_inst/enemy_projectile2_4/sprite_hit_x12_in\ : STD_LOGIC;
  signal \gfx_inst/enemy_projectile2_4/sprite_hit_y11_in\ : STD_LOGIC;
  signal \gfx_inst/enemy_projectile2_4/sprite_render_y\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gfx_inst/enemy_projectile2_6/sprite_hit_x12_in\ : STD_LOGIC;
  signal \gfx_inst/enemy_projectile2_6/sprite_hit_y11_in\ : STD_LOGIC;
  signal \gfx_inst/enemy_projectile2_6/sprite_render_y\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gfx_inst/enemy_projectile2_8/sprite_hit_x12_in\ : STD_LOGIC;
  signal \gfx_inst/enemy_projectile2_8/sprite_hit_y11_in\ : STD_LOGIC;
  signal \gfx_inst/enemy_projectile2_8/sprite_render_y\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gfx_inst/enemy_projectile3/sprite_hit_x12_in\ : STD_LOGIC;
  signal \gfx_inst/enemy_projectile3/sprite_hit_y11_in\ : STD_LOGIC;
  signal \gfx_inst/enemy_projectile3/sprite_render_y\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gfx_inst/enemy_projectile3_1/sprite_hit_x12_in\ : STD_LOGIC;
  signal \gfx_inst/enemy_projectile3_1/sprite_hit_y11_in\ : STD_LOGIC;
  signal \gfx_inst/enemy_projectile3_1/sprite_render_y\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gfx_inst/enemy_projectile3_3/sprite_hit_x12_in\ : STD_LOGIC;
  signal \gfx_inst/enemy_projectile3_3/sprite_hit_y11_in\ : STD_LOGIC;
  signal \gfx_inst/enemy_projectile3_3/sprite_render_y\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gfx_inst/enemy_projectile3_5/sprite_hit_x12_in\ : STD_LOGIC;
  signal \gfx_inst/enemy_projectile3_5/sprite_hit_y11_in\ : STD_LOGIC;
  signal \gfx_inst/enemy_projectile3_5/sprite_render_y\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gfx_inst/enemy_projectile5/sprite_hit_x12_in\ : STD_LOGIC;
  signal \gfx_inst/enemy_projectile5/sprite_hit_y11_in\ : STD_LOGIC;
  signal \gfx_inst/enemy_projectile5/sprite_render_y\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gfx_inst/id/sel0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \gfx_inst/life1/sprite_data\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gfx_inst/life1/sprite_render_y\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \gfx_inst/o_red1\ : STD_LOGIC;
  signal \gfx_inst/o_red10_out\ : STD_LOGIC;
  signal \gfx_inst/o_red110_out\ : STD_LOGIC;
  signal \gfx_inst/o_red111_out\ : STD_LOGIC;
  signal \gfx_inst/o_red112_out\ : STD_LOGIC;
  signal \gfx_inst/o_red113_out\ : STD_LOGIC;
  signal \gfx_inst/o_red114_out\ : STD_LOGIC;
  signal \gfx_inst/o_red115_out\ : STD_LOGIC;
  signal \gfx_inst/o_red116_out\ : STD_LOGIC;
  signal \gfx_inst/o_red117_out\ : STD_LOGIC;
  signal \gfx_inst/o_red118_out\ : STD_LOGIC;
  signal \gfx_inst/o_red119_out\ : STD_LOGIC;
  signal \gfx_inst/o_red11_out\ : STD_LOGIC;
  signal \gfx_inst/o_red120_out\ : STD_LOGIC;
  signal \gfx_inst/o_red121_out\ : STD_LOGIC;
  signal \gfx_inst/o_red122_out\ : STD_LOGIC;
  signal \gfx_inst/o_red123_out\ : STD_LOGIC;
  signal \gfx_inst/o_red124_out\ : STD_LOGIC;
  signal \gfx_inst/o_red125_out\ : STD_LOGIC;
  signal \gfx_inst/o_red127_out\ : STD_LOGIC;
  signal \gfx_inst/o_red129_out\ : STD_LOGIC;
  signal \gfx_inst/o_red12_out\ : STD_LOGIC;
  signal \gfx_inst/o_red131_out\ : STD_LOGIC;
  signal \gfx_inst/o_red132_out\ : STD_LOGIC;
  signal \gfx_inst/o_red134_out\ : STD_LOGIC;
  signal \gfx_inst/o_red136_out\ : STD_LOGIC;
  signal \gfx_inst/o_red138_out\ : STD_LOGIC;
  signal \gfx_inst/o_red13_out\ : STD_LOGIC;
  signal \gfx_inst/o_red140_out\ : STD_LOGIC;
  signal \gfx_inst/o_red141_out\ : STD_LOGIC;
  signal \gfx_inst/o_red143_out\ : STD_LOGIC;
  signal \gfx_inst/o_red145_out\ : STD_LOGIC;
  signal \gfx_inst/o_red147_out\ : STD_LOGIC;
  signal \gfx_inst/o_red149_out\ : STD_LOGIC;
  signal \gfx_inst/o_red14_out\ : STD_LOGIC;
  signal \gfx_inst/o_red151_out\ : STD_LOGIC;
  signal \gfx_inst/o_red153_out\ : STD_LOGIC;
  signal \gfx_inst/o_red155_out\ : STD_LOGIC;
  signal \gfx_inst/o_red157_out\ : STD_LOGIC;
  signal \gfx_inst/o_red158_out\ : STD_LOGIC;
  signal \gfx_inst/o_red15_out\ : STD_LOGIC;
  signal \gfx_inst/o_red160_out\ : STD_LOGIC;
  signal \gfx_inst/o_red162_out\ : STD_LOGIC;
  signal \gfx_inst/o_red164_out\ : STD_LOGIC;
  signal \gfx_inst/o_red166_out\ : STD_LOGIC;
  signal \gfx_inst/o_red167_out\ : STD_LOGIC;
  signal \gfx_inst/o_red16_out\ : STD_LOGIC;
  signal \gfx_inst/o_red18_out\ : STD_LOGIC;
  signal \gfx_inst/player_projectile/sprite_hit_x12_in\ : STD_LOGIC;
  signal \gfx_inst/player_projectile/sprite_hit_y11_in\ : STD_LOGIC;
  signal \gfx_inst/player_projectile/sprite_render_y\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gfx_inst/sprite_green_e5\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_green_life1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_green_life2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_green_life3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_green_stage2_e1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_green_stage2_e2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_green_stage2_e3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_green_stage2_e4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_green_stage2_e5\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_green_stage2_e6\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_green_stage3_e1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_green_stage3_e2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_green_stage3_e3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_green_stage3_e4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_green_stage3_e5\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_hit3\ : STD_LOGIC;
  signal \gfx_inst/sprite_hit_e2\ : STD_LOGIC;
  signal \gfx_inst/sprite_hit_e4\ : STD_LOGIC;
  signal \gfx_inst/sprite_hit_e5\ : STD_LOGIC;
  signal \gfx_inst/sprite_hit_p1\ : STD_LOGIC;
  signal \gfx_inst/sprite_hit_shoot_e1\ : STD_LOGIC;
  signal \gfx_inst/sprite_hit_shoot_e3\ : STD_LOGIC;
  signal \gfx_inst/sprite_hit_shoot_e5\ : STD_LOGIC;
  signal \gfx_inst/sprite_hit_shoot_p\ : STD_LOGIC;
  signal \gfx_inst/sprite_red3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_red4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_red_clear3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_red_life1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_red_life2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_red_life3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_red_s1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_red_s10\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_red_s11\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_red_s12\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_red_s13\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_red_s14\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_red_s15\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_red_s16\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_red_s17\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_red_s18\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_red_s19\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_red_s2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_red_s3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_red_s4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_red_s5\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_red_s6\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_red_s7\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_red_s8\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_red_s9\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_red_shoot_e1\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \gfx_inst/sprite_red_shoot_e3\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \gfx_inst/sprite_red_shoot_e5\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \gfx_inst/sprite_red_shoot_p\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_red_shoot_stage2_e2\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \gfx_inst/sprite_red_shoot_stage2_e4\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \gfx_inst/sprite_red_shoot_stage2_e6\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \gfx_inst/sprite_red_shoot_stage2_e8\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \gfx_inst/sprite_red_shoot_stage3_e1\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \gfx_inst/sprite_red_shoot_stage3_e3\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \gfx_inst/sprite_red_shoot_stage3_e5\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \gfx_inst/sprite_red_stage2_e1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_red_stage2_e2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/sprite_red_stage3_e1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gfx_inst/sprite_red_stage3_e2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gfx_inst/sprite_red_stage3_e3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gfx_inst/sprite_red_stage3_e4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gfx_inst/sprite_red_stage3_e5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gfx_inst/stage2_enemy1/sel0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gfx_inst/stage2_enemy1/sprite_data\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/stage2_enemy1/sprite_hit_x21_in\ : STD_LOGIC;
  signal \gfx_inst/stage2_enemy1/sprite_hit_y20_in\ : STD_LOGIC;
  signal \gfx_inst/stage2_enemy2/sel0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gfx_inst/stage2_enemy2/sprite_data\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gfx_inst/stage2_enemy2/sprite_hit_x26_in\ : STD_LOGIC;
  signal \gfx_inst/stage2_enemy2/sprite_hit_y25_in\ : STD_LOGIC;
  signal \gfx_inst/stage2_enemy3/sel0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gfx_inst/stage2_enemy3/sprite_data\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/stage2_enemy3/sprite_hit_x21_in\ : STD_LOGIC;
  signal \gfx_inst/stage2_enemy3/sprite_hit_y20_in\ : STD_LOGIC;
  signal \gfx_inst/stage2_enemy4/sel0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gfx_inst/stage2_enemy4/sprite_data\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gfx_inst/stage2_enemy4/sprite_hit_x26_in\ : STD_LOGIC;
  signal \gfx_inst/stage2_enemy4/sprite_hit_y25_in\ : STD_LOGIC;
  signal \gfx_inst/stage2_enemy5/sel0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gfx_inst/stage2_enemy5/sprite_data\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/stage2_enemy5/sprite_hit_x21_in\ : STD_LOGIC;
  signal \gfx_inst/stage2_enemy5/sprite_hit_y20_in\ : STD_LOGIC;
  signal \gfx_inst/stage2_enemy6/sel0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gfx_inst/stage2_enemy6/sprite_data\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gfx_inst/stage2_enemy6/sprite_hit_x26_in\ : STD_LOGIC;
  signal \gfx_inst/stage2_enemy6/sprite_hit_y25_in\ : STD_LOGIC;
  signal \gfx_inst/stage2_enemy7/sel0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gfx_inst/stage2_enemy7/sprite_data\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gfx_inst/stage2_enemy7/sprite_hit_x21_in\ : STD_LOGIC;
  signal \gfx_inst/stage2_enemy7/sprite_hit_y20_in\ : STD_LOGIC;
  signal \gfx_inst/stage2_enemy8/sel0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gfx_inst/stage2_enemy8/sprite_data\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/stage2_enemy8/sprite_hit_x26_in\ : STD_LOGIC;
  signal \gfx_inst/stage2_enemy8/sprite_hit_y25_in\ : STD_LOGIC;
  signal \gfx_inst/stage2_enemy9/sel0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gfx_inst/stage2_enemy9/sprite_data\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfx_inst/stage2_enemy9/sprite_hit_x21_in\ : STD_LOGIC;
  signal \gfx_inst/stage2_enemy9/sprite_hit_y20_in\ : STD_LOGIC;
  signal \gfx_inst/stage3_enemy1/sel0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gfx_inst/stage3_enemy1/sprite_hit_x35_in\ : STD_LOGIC;
  signal \gfx_inst/stage3_enemy1/sprite_hit_y34_in\ : STD_LOGIC;
  signal \gfx_inst/stage3_enemy2/sel0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gfx_inst/stage3_enemy2/sprite_hit_x31_in\ : STD_LOGIC;
  signal \gfx_inst/stage3_enemy2/sprite_hit_y30_in\ : STD_LOGIC;
  signal \gfx_inst/stage3_enemy3/sel0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gfx_inst/stage3_enemy4/sel0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gfx_inst/stage3_enemy4/sprite_hit_x31_in\ : STD_LOGIC;
  signal \gfx_inst/stage3_enemy4/sprite_hit_y30_in\ : STD_LOGIC;
  signal \gfx_inst/stage3_enemy5/sel0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gfx_inst/stage3_enemy5/sprite_hit_x35_in\ : STD_LOGIC;
  signal \gfx_inst/stage3_enemy5/sprite_hit_y34_in\ : STD_LOGIC;
  signal \^green\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal o_de0 : STD_LOGIC;
  signal o_de01_in : STD_LOGIC;
  signal \o_de0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \o_de0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \o_de0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \o_de0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \o_de0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \o_de0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \o_de0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \o_de0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \o_de0_carry__0_n_1\ : STD_LOGIC;
  signal \o_de0_carry__0_n_2\ : STD_LOGIC;
  signal \o_de0_carry__0_n_3\ : STD_LOGIC;
  signal o_de0_carry_i_1_n_0 : STD_LOGIC;
  signal o_de0_carry_i_2_n_0 : STD_LOGIC;
  signal o_de0_carry_i_3_n_0 : STD_LOGIC;
  signal o_de0_carry_i_4_n_0 : STD_LOGIC;
  signal o_de0_carry_i_5_n_0 : STD_LOGIC;
  signal o_de0_carry_i_6_n_0 : STD_LOGIC;
  signal o_de0_carry_i_7_n_0 : STD_LOGIC;
  signal o_de0_carry_i_8_n_0 : STD_LOGIC;
  signal o_de0_carry_n_0 : STD_LOGIC;
  signal o_de0_carry_n_1 : STD_LOGIC;
  signal o_de0_carry_n_2 : STD_LOGIC;
  signal o_de0_carry_n_3 : STD_LOGIC;
  signal \^o_de0_inferred__0/i__carry__0_0\ : STD_LOGIC;
  signal \o_de0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \o_de0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \o_de0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \o_de0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \o_de0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \o_de0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \o_de0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal o_hs0 : STD_LOGIC;
  signal o_hs03_in : STD_LOGIC;
  signal \o_hs0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \o_hs0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \o_hs0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \o_hs0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \o_hs0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \o_hs0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \o_hs0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \o_hs0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \o_hs0_carry__0_n_1\ : STD_LOGIC;
  signal \o_hs0_carry__0_n_2\ : STD_LOGIC;
  signal \o_hs0_carry__0_n_3\ : STD_LOGIC;
  signal o_hs0_carry_i_1_n_0 : STD_LOGIC;
  signal o_hs0_carry_i_2_n_0 : STD_LOGIC;
  signal o_hs0_carry_i_3_n_0 : STD_LOGIC;
  signal o_hs0_carry_i_4_n_0 : STD_LOGIC;
  signal o_hs0_carry_i_5_n_0 : STD_LOGIC;
  signal o_hs0_carry_i_6_n_0 : STD_LOGIC;
  signal o_hs0_carry_n_0 : STD_LOGIC;
  signal o_hs0_carry_n_1 : STD_LOGIC;
  signal o_hs0_carry_n_2 : STD_LOGIC;
  signal o_hs0_carry_n_3 : STD_LOGIC;
  signal \o_hs0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \o_hs0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \o_hs0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \o_hs0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \o_hs0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \o_hs0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \o_hs0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \o_sx[0]_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[10]_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[11]_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[12]_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[13]_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[14]_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[15]_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[1]_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[2]_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[3]_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[3]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \o_sx[3]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \o_sx[3]_rep_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[4]_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[4]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \o_sx[4]_rep_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[5]_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[5]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \o_sx[5]_rep_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[6]_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[6]_rep_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[7]_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[7]_rep_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[8]_i_1_n_0\ : STD_LOGIC;
  signal \o_sx[9]_i_1_n_0\ : STD_LOGIC;
  signal \^o_sx_reg[0]_rep_0\ : STD_LOGIC;
  signal \o_sx_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \o_sx_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \o_sx_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \o_sx_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \^o_sx_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \o_sx_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \o_sx_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \^o_sx_reg[3]_rep_0\ : STD_LOGIC;
  signal \^o_sx_reg[3]_rep__0_0\ : STD_LOGIC;
  signal \^o_sx_reg[3]_rep__1_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \o_sx_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \o_sx_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \o_sx_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \o_sx_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \^o_sx_reg[4]_rep__0_0\ : STD_LOGIC;
  signal \^o_sx_reg[5]_rep_0\ : STD_LOGIC;
  signal \^o_sx_reg[5]_rep__0_0\ : STD_LOGIC;
  signal \^o_sx_reg[6]_rep_0\ : STD_LOGIC;
  signal \^o_sx_reg[6]_rep_3\ : STD_LOGIC;
  signal \^o_sx_reg[7]_rep_0\ : STD_LOGIC;
  signal \o_sx_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \o_sx_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \o_sx_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \o_sx_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \o_sy[0]_i_1_n_0\ : STD_LOGIC;
  signal \o_sy[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \o_sy[10]_i_1_n_0\ : STD_LOGIC;
  signal \o_sy[11]_i_1_n_0\ : STD_LOGIC;
  signal \o_sy[12]_i_1_n_0\ : STD_LOGIC;
  signal \o_sy[13]_i_1_n_0\ : STD_LOGIC;
  signal \o_sy[14]_i_1_n_0\ : STD_LOGIC;
  signal \o_sy[15]_i_10_n_0\ : STD_LOGIC;
  signal \o_sy[15]_i_11_n_0\ : STD_LOGIC;
  signal \o_sy[15]_i_13_n_0\ : STD_LOGIC;
  signal \o_sy[15]_i_14_n_0\ : STD_LOGIC;
  signal \o_sy[15]_i_1_n_0\ : STD_LOGIC;
  signal \o_sy[15]_i_2_n_0\ : STD_LOGIC;
  signal \o_sy[15]_i_3_n_0\ : STD_LOGIC;
  signal \o_sy[15]_i_5_n_0\ : STD_LOGIC;
  signal \o_sy[15]_i_6_n_0\ : STD_LOGIC;
  signal \o_sy[15]_i_7_n_0\ : STD_LOGIC;
  signal \o_sy[15]_i_8_n_0\ : STD_LOGIC;
  signal \o_sy[1]_i_1_n_0\ : STD_LOGIC;
  signal \o_sy[1]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \o_sy[1]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \o_sy[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \o_sy[2]_i_1_n_0\ : STD_LOGIC;
  signal \o_sy[3]_i_1_n_0\ : STD_LOGIC;
  signal \o_sy[4]_i_1_n_0\ : STD_LOGIC;
  signal \o_sy[5]_i_1_n_0\ : STD_LOGIC;
  signal \o_sy[5]_rep_i_1_n_0\ : STD_LOGIC;
  signal \o_sy[6]_i_1_n_0\ : STD_LOGIC;
  signal \o_sy[7]_i_1_n_0\ : STD_LOGIC;
  signal \o_sy[7]_rep_i_1_n_0\ : STD_LOGIC;
  signal \o_sy[8]_i_1_n_0\ : STD_LOGIC;
  signal \o_sy[9]_i_1_n_0\ : STD_LOGIC;
  signal \^o_sy_reg[0]_rep_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \o_sy_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \o_sy_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \o_sy_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \o_sy_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \o_sy_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \o_sy_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \o_sy_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \o_sy_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \^o_sy_reg[15]_0\ : STD_LOGIC;
  signal \o_sy_reg[15]_i_9_n_2\ : STD_LOGIC;
  signal \o_sy_reg[15]_i_9_n_3\ : STD_LOGIC;
  signal \o_sy_reg[15]_i_9_n_5\ : STD_LOGIC;
  signal \o_sy_reg[15]_i_9_n_6\ : STD_LOGIC;
  signal \o_sy_reg[15]_i_9_n_7\ : STD_LOGIC;
  signal \^o_sy_reg[1]_rep_0\ : STD_LOGIC;
  signal \^o_sy_reg[1]_rep__0_0\ : STD_LOGIC;
  signal \^o_sy_reg[1]_rep__1_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \o_sy_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \o_sy_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \o_sy_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \o_sy_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \o_sy_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \o_sy_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \o_sy_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \o_sy_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \^o_sy_reg[5]_rep_0\ : STD_LOGIC;
  signal \^o_sy_reg[7]_rep_0\ : STD_LOGIC;
  signal \o_sy_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \o_sy_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \o_sy_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \o_sy_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \o_sy_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \o_sy_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \o_sy_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \o_sy_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \o_tmds[4]_i_2_n_0\ : STD_LOGIC;
  signal \o_tmds[5]_i_13_n_0\ : STD_LOGIC;
  signal \o_tmds[5]_i_14_n_0\ : STD_LOGIC;
  signal \o_tmds[5]_i_17_n_0\ : STD_LOGIC;
  signal \o_tmds[5]_i_18_n_0\ : STD_LOGIC;
  signal \o_tmds[5]_i_19_n_0\ : STD_LOGIC;
  signal \o_tmds[5]_i_20_n_0\ : STD_LOGIC;
  signal \o_tmds[5]_i_24_n_0\ : STD_LOGIC;
  signal \o_tmds[5]_i_25_n_0\ : STD_LOGIC;
  signal \o_tmds[5]_i_26_n_0\ : STD_LOGIC;
  signal \o_tmds[5]_i_27_n_0\ : STD_LOGIC;
  signal \o_tmds[5]_i_28_n_0\ : STD_LOGIC;
  signal \o_tmds[5]_i_29_n_0\ : STD_LOGIC;
  signal \o_tmds[5]_i_30_n_0\ : STD_LOGIC;
  signal \o_tmds[5]_i_31_n_0\ : STD_LOGIC;
  signal \o_tmds[5]_i_32_n_0\ : STD_LOGIC;
  signal \o_tmds[5]_i_33_n_0\ : STD_LOGIC;
  signal \o_tmds[5]_i_34_n_0\ : STD_LOGIC;
  signal \o_tmds[5]_i_35_n_0\ : STD_LOGIC;
  signal \o_tmds[5]_i_36_n_0\ : STD_LOGIC;
  signal \o_tmds[5]_i_3_n_0\ : STD_LOGIC;
  signal \o_tmds[5]_i_4_n_0\ : STD_LOGIC;
  signal \o_tmds[5]_i_5_n_0\ : STD_LOGIC;
  signal \o_tmds[5]_i_6_n_0\ : STD_LOGIC;
  signal \o_tmds[5]_i_7_n_0\ : STD_LOGIC;
  signal \o_tmds[7]_i_2_n_0\ : STD_LOGIC;
  signal \o_tmds_reg[5]_i_15_n_3\ : STD_LOGIC;
  signal \o_tmds_reg[5]_i_16_n_0\ : STD_LOGIC;
  signal \o_tmds_reg[5]_i_16_n_1\ : STD_LOGIC;
  signal \o_tmds_reg[5]_i_16_n_2\ : STD_LOGIC;
  signal \o_tmds_reg[5]_i_16_n_3\ : STD_LOGIC;
  signal \o_tmds_reg[5]_i_22_n_0\ : STD_LOGIC;
  signal \o_tmds_reg[5]_i_22_n_1\ : STD_LOGIC;
  signal \o_tmds_reg[5]_i_22_n_2\ : STD_LOGIC;
  signal \o_tmds_reg[5]_i_22_n_3\ : STD_LOGIC;
  signal \o_tmds_reg[5]_i_23_n_3\ : STD_LOGIC;
  signal o_vs0 : STD_LOGIC;
  signal o_vs02_in : STD_LOGIC;
  signal \o_vs0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \o_vs0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \o_vs0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \o_vs0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \o_vs0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \o_vs0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \o_vs0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \o_vs0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \o_vs0_carry__0_n_1\ : STD_LOGIC;
  signal \o_vs0_carry__0_n_2\ : STD_LOGIC;
  signal \o_vs0_carry__0_n_3\ : STD_LOGIC;
  signal o_vs0_carry_i_1_n_0 : STD_LOGIC;
  signal o_vs0_carry_i_2_n_0 : STD_LOGIC;
  signal o_vs0_carry_i_3_n_0 : STD_LOGIC;
  signal o_vs0_carry_i_4_n_0 : STD_LOGIC;
  signal o_vs0_carry_i_5_n_0 : STD_LOGIC;
  signal o_vs0_carry_i_6_n_0 : STD_LOGIC;
  signal o_vs0_carry_i_7_n_0 : STD_LOGIC;
  signal o_vs0_carry_n_0 : STD_LOGIC;
  signal o_vs0_carry_n_1 : STD_LOGIC;
  signal o_vs0_carry_n_2 : STD_LOGIC;
  signal o_vs0_carry_n_3 : STD_LOGIC;
  signal \o_vs0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \o_vs0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \o_vs0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \o_vs0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \o_vs0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \o_vs0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \^red\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^sel0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_red_p1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sprite_render_y00_out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_render_y00_out_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_render_y00_out_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_render_y00_out_10\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_render_y00_out_11\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_render_y00_out_12\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_render_y00_out_13\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_render_y00_out_14\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_render_y00_out_15\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_render_y00_out_16\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_render_y00_out_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_render_y00_out_3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_render_y00_out_4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_render_y00_out_5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_render_y00_out_6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_render_y00_out_7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_render_y00_out_8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_render_y00_out_9\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sy : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^v_sync\ : STD_LOGIC;
  signal \NLW_bias_reg[3]_i_1000_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_1000_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_1003_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_1003_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_1004_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_1007_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_1008_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_1009_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_1009_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_1010_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_1017_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_1018_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_1018_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_1019_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_1027_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1028_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1029_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1031_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1032_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1034_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1036_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1037_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1039_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1042_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_1042_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_1043_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_1048_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1049_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1050_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1053_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_1053_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_1056_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_1056_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_1057_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_1060_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_1062_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1063_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1064_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1066_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1067_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1068_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1069_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_1070_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_1070_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_1104_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1108_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1117_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1126_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1135_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1137_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1152_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_1152_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_1153_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_1154_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_1154_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_1155_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_1165_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1166_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_1166_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1167_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1175_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1176_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_1176_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1177_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1185_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1186_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_1186_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1187_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1195_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1196_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_1196_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1197_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1205_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1206_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_1206_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1207_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1215_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1216_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_1216_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1217_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1224_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1233_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1235_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_124_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1247_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1248_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_1248_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1249_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1256_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1265_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1267_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1282_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1293_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1308_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_133_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1399_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_1407_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1409_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1418_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_142_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1427_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1432_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1434_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1443_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1452_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_147_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1482_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_1483_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_1483_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_1494_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1496_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1505_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1514_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1519_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1521_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1530_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1539_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1544_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1546_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1555_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1564_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_157_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_157_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_160_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_160_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_1600_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1602_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_161_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_1611_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_162_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1620_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1625_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_163_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1630_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1639_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_164_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1641_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1650_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1655_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1664_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1666_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1677_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_1678_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_1678_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_168_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_1687_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1689_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_169_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1698_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_170_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1707_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_171_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1725_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1727_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1736_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1745_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_175_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_175_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_1750_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1752_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1761_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1770_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_179_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_1792_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1834_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_187_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1875_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1884_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1886_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1897_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1906_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1908_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1919_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1928_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1930_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1941_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1950_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1952_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_196_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1963_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1972_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1974_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1985_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1994_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1996_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2013_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2041_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_205_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2050_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2052_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2069_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_210_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2103_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2125_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2149_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2154_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2178_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2193_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_220_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_220_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2217_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2222_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2246_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2251_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2275_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2280_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2304_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2309_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2322_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2338_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2351_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2372_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2396_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2401_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2425_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2430_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2454_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2462_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2480_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2515_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2549_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2583_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2617_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2651_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2685_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2702_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2737_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2754_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2790_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2801_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2812_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2823_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2834_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2845_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2848_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2859_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2878_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2889_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2900_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2903_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2910_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2918_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2925_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2942_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2960_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2978_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2996_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_3014_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_3032_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_3041_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_3048_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_3065_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_3074_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_3081_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_3150_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_3158_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_3165_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_3173_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_3180_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_3188_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_3195_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_3203_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_3210_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_3218_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_3225_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_3233_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_3248_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_3256_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_341_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_346_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_362_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_371_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_380_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_385_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_393_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_402_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_411_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_416_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_418_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_419_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_419_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_43_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_445_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_450_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_46_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_46_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_468_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_47_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_48_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_49_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_50_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_54_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_594_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_594_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_599_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_599_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_617_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_617_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_621_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_631_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_631_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_633_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_634_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_635_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_636_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_636_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_637_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_64_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_64_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_652_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_652_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_662_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_662_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_668_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_668_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_669_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_67_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_67_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_671_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_671_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_672_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_674_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_674_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_675_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_677_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_677_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_678_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_68_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_680_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_680_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_681_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_683_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_683_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_684_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_685_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_686_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_686_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_687_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_69_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_690_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_690_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_691_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_692_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_693_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_693_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_694_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_70_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_701_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_71_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_727_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_732_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_75_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_756_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_761_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_775_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_794_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_928_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_928_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_929_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_932_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_932_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_934_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_935_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_936_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_938_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_939_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_940_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_971_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_971_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_974_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_974_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_975_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_978_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_981_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_981_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[3]_i_985_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[3]_i_987_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_988_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_989_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_991_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_992_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_993_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_995_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_996_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_997_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_112_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[4]_i_112_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[4]_i_115_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[4]_i_115_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[4]_i_116_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[4]_i_119_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[4]_i_120_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_121_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_122_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_135_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[4]_i_135_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[4]_i_138_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[4]_i_138_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[4]_i_139_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[4]_i_142_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[4]_i_157_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[4]_i_158_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[4]_i_158_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[4]_i_159_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[4]_i_166_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[4]_i_169_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[4]_i_169_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[4]_i_170_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[4]_i_173_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[4]_i_174_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[4]_i_174_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[4]_i_175_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[4]_i_188_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_190_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_192_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_193_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_195_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_202_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_203_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_204_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_205_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[4]_i_205_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[4]_i_206_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[4]_i_222_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_231_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_240_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_245_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_305_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_307_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_312_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_321_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_330_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_335_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_344_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_346_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_355_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_357_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_362_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_371_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[4]_i_401_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_406_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_416_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_425_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_43_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[4]_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[4]_i_445_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_458_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_474_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_483_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_503_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_522_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_525_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_544_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_68_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_bias_reg[4]_i_69_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[4]_i_69_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bias_reg[4]_i_77_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[4]_i_77_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_o_de0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_de0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_de0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_de0_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_o_hs0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_hs0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_hs0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_hs0_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_sx_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_o_sx_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_o_sy_reg[15]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_o_sy_reg[15]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_o_tmds_reg[5]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_o_tmds_reg[5]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_o_tmds_reg[5]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_o_tmds_reg[5]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_o_tmds_reg[5]_i_23_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_o_tmds_reg[5]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_o_vs0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_vs0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_vs0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_vs0_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_o_vs0_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bias[3]_i_1001\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \bias[3]_i_1002\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \bias[3]_i_1006\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \bias[3]_i_103\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \bias[3]_i_1041\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \bias[3]_i_1054\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \bias[3]_i_1055\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \bias[3]_i_1059\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \bias[3]_i_1073\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \bias[3]_i_1074\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \bias[3]_i_1075\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \bias[3]_i_1087\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \bias[3]_i_1100\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \bias[3]_i_1360\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \bias[3]_i_1361\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \bias[3]_i_1377\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \bias[3]_i_1457\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \bias[3]_i_1476\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \bias[3]_i_1486\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \bias[3]_i_1487\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \bias[3]_i_1488\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \bias[3]_i_149\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \bias[3]_i_1576\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \bias[3]_i_158\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \bias[3]_i_159\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \bias[3]_i_167\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \bias[3]_i_1675\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \bias[3]_i_1685\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \bias[3]_i_1686\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \bias[3]_i_1719\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \bias[3]_i_178\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \bias[3]_i_1783\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \bias[3]_i_1784\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \bias[3]_i_1785\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \bias[3]_i_1786\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \bias[3]_i_1787\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \bias[3]_i_1788\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \bias[3]_i_18\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \bias[3]_i_1860\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \bias[3]_i_2114\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \bias[3]_i_212\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \bias[3]_i_218\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \bias[3]_i_2187\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \bias[3]_i_221\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \bias[3]_i_224\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \bias[3]_i_227\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \bias[3]_i_228\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \bias[3]_i_229\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \bias[3]_i_233\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \bias[3]_i_2461\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \bias[3]_i_248\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \bias[3]_i_249\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \bias[3]_i_250\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \bias[3]_i_251\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \bias[3]_i_252\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \bias[3]_i_253\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \bias[3]_i_260\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \bias[3]_i_261\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \bias[3]_i_262\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \bias[3]_i_263\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \bias[3]_i_264\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \bias[3]_i_265\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \bias[3]_i_269\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \bias[3]_i_270\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \bias[3]_i_2776\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \bias[3]_i_2777\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \bias[3]_i_2778\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \bias[3]_i_2779\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \bias[3]_i_280\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \bias[3]_i_282\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \bias[3]_i_283\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \bias[3]_i_284\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \bias[3]_i_285\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \bias[3]_i_286\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \bias[3]_i_290\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \bias[3]_i_291\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \bias[3]_i_293\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \bias[3]_i_294\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \bias[3]_i_307\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \bias[3]_i_3089\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \bias[3]_i_320\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \bias[3]_i_38\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \bias[3]_i_387\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \bias[3]_i_4\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \bias[3]_i_422\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \bias[3]_i_423\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \bias[3]_i_424\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \bias[3]_i_44\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \bias[3]_i_45\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \bias[3]_i_474\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \bias[3]_i_478\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \bias[3]_i_527\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \bias[3]_i_528\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \bias[3]_i_53\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \bias[3]_i_563\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \bias[3]_i_620\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \bias[3]_i_640\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \bias[3]_i_65\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \bias[3]_i_654\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \bias[3]_i_66\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \bias[3]_i_664\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \bias[3]_i_698\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \bias[3]_i_699\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \bias[3]_i_7\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \bias[3]_i_700\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \bias[3]_i_74\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \bias[3]_i_76\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \bias[3]_i_80\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \bias[3]_i_809\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \bias[3]_i_825\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \bias[3]_i_83\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \bias[3]_i_832\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \bias[3]_i_836\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \bias[3]_i_859\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \bias[3]_i_883\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \bias[3]_i_885\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \bias[3]_i_897\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \bias[3]_i_899\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \bias[3]_i_900\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \bias[3]_i_901\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \bias[3]_i_902\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \bias[3]_i_904\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \bias[3]_i_906\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \bias[3]_i_921\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \bias[3]_i_924\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \bias[3]_i_925\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \bias[3]_i_926\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \bias[3]_i_927\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \bias[3]_i_942\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \bias[3]_i_943\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \bias[3]_i_951\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \bias[3]_i_972\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \bias[3]_i_973\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \bias[3]_i_977\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \bias[3]_i_984\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \bias[4]_i_100\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \bias[4]_i_103\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \bias[4]_i_104\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \bias[4]_i_113\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \bias[4]_i_114\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \bias[4]_i_118\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \bias[4]_i_11__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \bias[4]_i_124\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \bias[4]_i_12__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \bias[4]_i_13\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \bias[4]_i_136\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \bias[4]_i_137\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \bias[4]_i_13__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \bias[4]_i_14\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \bias[4]_i_141\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \bias[4]_i_143\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \bias[4]_i_16\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \bias[4]_i_164\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \bias[4]_i_180\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \bias[4]_i_182\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \bias[4]_i_185\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \bias[4]_i_196\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \bias[4]_i_199\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \bias[4]_i_207\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \bias[4]_i_208\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \bias[4]_i_216\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \bias[4]_i_258\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \bias[4]_i_264\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \bias[4]_i_265\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \bias[4]_i_267\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \bias[4]_i_269\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \bias[4]_i_273\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \bias[4]_i_34__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \bias[4]_i_35\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \bias[4]_i_415\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \bias[4]_i_42\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \bias[4]_i_42__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \bias[4]_i_45\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \bias[4]_i_45__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \bias[4]_i_46\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \bias[4]_i_50__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \bias[4]_i_53__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \bias[4]_i_54\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \bias[4]_i_54__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \bias[4]_i_55\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \bias[4]_i_56__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \bias[4]_i_58__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \bias[4]_i_59__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \bias[4]_i_60__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \bias[4]_i_66\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \bias[4]_i_89\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \bias[4]_i_8__1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \bias[4]_i_9__1\ : label is "soft_lutpair91";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_1000\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_1003\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_1004\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_1007\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_1008\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_1009\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_1010\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_1017\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_1018\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_1019\ : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1027\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1028\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1032\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1034\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1037\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1039\ : label is 11;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_1042\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_1043\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1048\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1049\ : label is 11;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_1053\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_1056\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_1057\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_1060\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1062\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1063\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1066\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1067\ : label is 11;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_1069\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_1070\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1108\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1117\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1126\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1137\ : label is 11;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_1152\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_1153\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_1154\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_1155\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1165\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1167\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1175\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1177\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1185\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1187\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1195\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1197\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1205\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1207\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1215\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1217\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1224\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1235\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_124\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1247\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1249\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1256\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1267\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_133\ : label is 11;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_1399\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1407\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1409\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1418\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1432\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1434\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1443\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_147\ : label is 11;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_1482\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_1483\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1494\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1496\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1505\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1519\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1521\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1530\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1544\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1546\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1555\ : label is 11;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_157\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_160\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1600\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1602\ : label is 11;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_161\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1611\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_162\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_163\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1630\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1639\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1641\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1655\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1664\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1666\ : label is 11;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_1677\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_1678\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_168\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1687\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1689\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_169\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1698\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_170\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1725\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1727\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1736\ : label is 11;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_175\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1750\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1752\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1761\ : label is 11;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_179\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_187\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1875\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1886\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1897\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1908\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1919\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1930\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1941\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1952\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_196\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1963\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1974\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1985\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1996\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_2041\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_2052\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_210\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_2125\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_2154\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_2193\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_2222\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_2251\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_2280\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_2322\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_2351\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_2372\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_2401\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_2430\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_346\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_362\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_371\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_385\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_393\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_402\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_416\ : label is 11;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_418\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_419\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_43\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_450\ : label is 11;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_46\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_47\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_48\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_49\ : label is 11;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_54\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_594\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_599\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_617\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_621\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_633\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_634\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_635\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_637\ : label is 11;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_64\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_652\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_662\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_668\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_669\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_67\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_671\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_672\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_674\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_675\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_677\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_678\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_68\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_680\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_681\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_683\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_684\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_685\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_687\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_69\ : label is 11;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_690\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_691\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_692\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_694\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_70\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_732\ : label is 11;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_75\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_761\ : label is 11;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_928\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_929\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_932\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_934\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_935\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_938\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_939\ : label is 11;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_971\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_974\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_975\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_978\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_981\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[3]_i_985\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_987\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_988\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_991\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_992\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_995\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_996\ : label is 11;
  attribute ADDER_THRESHOLD of \bias_reg[4]_i_112\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[4]_i_115\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[4]_i_116\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[4]_i_119\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \bias_reg[4]_i_120\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[4]_i_121\ : label is 11;
  attribute ADDER_THRESHOLD of \bias_reg[4]_i_135\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[4]_i_138\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[4]_i_139\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[4]_i_142\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[4]_i_157\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[4]_i_158\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[4]_i_159\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[4]_i_166\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[4]_i_169\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[4]_i_170\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[4]_i_173\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[4]_i_174\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[4]_i_175\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \bias_reg[4]_i_190\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[4]_i_193\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[4]_i_195\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[4]_i_203\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[4]_i_204\ : label is 11;
  attribute ADDER_THRESHOLD of \bias_reg[4]_i_205\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[4]_i_206\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \bias_reg[4]_i_222\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[4]_i_231\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[4]_i_245\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[4]_i_305\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[4]_i_312\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[4]_i_321\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[4]_i_335\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[4]_i_344\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[4]_i_346\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[4]_i_355\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[4]_i_362\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[4]_i_371\ : label is 11;
  attribute ADDER_THRESHOLD of \bias_reg[4]_i_39\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \bias_reg[4]_i_406\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[4]_i_416\ : label is 11;
  attribute ADDER_THRESHOLD of \bias_reg[4]_i_43\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \bias_reg[4]_i_458\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[4]_i_474\ : label is 11;
  attribute ADDER_THRESHOLD of \bias_reg[4]_i_68\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[4]_i_69\ : label is 35;
  attribute ADDER_THRESHOLD of \bias_reg[4]_i_77\ : label is 35;
  attribute SOFT_HLUTNM of de_INST_0 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of g0_b0 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \g0_b0__0\ : label is "soft_lutpair90";
  attribute COMPARATOR_THRESHOLD of o_de0_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \o_de0_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \o_de0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \o_de0_inferred__0/i__carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of o_hs0_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \o_hs0_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \o_hs0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \o_hs0_inferred__0/i__carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \o_sx[10]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \o_sx[11]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \o_sx[12]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \o_sx[13]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \o_sx[14]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \o_sx[15]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \o_sx[2]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \o_sx[3]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \o_sx[4]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \o_sx[5]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \o_sx[6]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \o_sx[7]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \o_sx[8]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \o_sx[9]_i_1\ : label is "soft_lutpair111";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \o_sx_reg[0]\ : label is "o_sx_reg[0]";
  attribute ORIG_CELL_NAME of \o_sx_reg[0]_rep\ : label is "o_sx_reg[0]";
  attribute ADDER_THRESHOLD of \o_sx_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \o_sx_reg[15]_i_2\ : label is 35;
  attribute ORIG_CELL_NAME of \o_sx_reg[3]\ : label is "o_sx_reg[3]";
  attribute ORIG_CELL_NAME of \o_sx_reg[3]_rep\ : label is "o_sx_reg[3]";
  attribute ORIG_CELL_NAME of \o_sx_reg[3]_rep__0\ : label is "o_sx_reg[3]";
  attribute ORIG_CELL_NAME of \o_sx_reg[3]_rep__1\ : label is "o_sx_reg[3]";
  attribute ORIG_CELL_NAME of \o_sx_reg[4]\ : label is "o_sx_reg[4]";
  attribute ADDER_THRESHOLD of \o_sx_reg[4]_i_2\ : label is 35;
  attribute ORIG_CELL_NAME of \o_sx_reg[4]_rep\ : label is "o_sx_reg[4]";
  attribute ORIG_CELL_NAME of \o_sx_reg[4]_rep__0\ : label is "o_sx_reg[4]";
  attribute ORIG_CELL_NAME of \o_sx_reg[5]\ : label is "o_sx_reg[5]";
  attribute ORIG_CELL_NAME of \o_sx_reg[5]_rep\ : label is "o_sx_reg[5]";
  attribute ORIG_CELL_NAME of \o_sx_reg[5]_rep__0\ : label is "o_sx_reg[5]";
  attribute ORIG_CELL_NAME of \o_sx_reg[6]\ : label is "o_sx_reg[6]";
  attribute ORIG_CELL_NAME of \o_sx_reg[6]_rep\ : label is "o_sx_reg[6]";
  attribute ORIG_CELL_NAME of \o_sx_reg[7]\ : label is "o_sx_reg[7]";
  attribute ORIG_CELL_NAME of \o_sx_reg[7]_rep\ : label is "o_sx_reg[7]";
  attribute ADDER_THRESHOLD of \o_sx_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \o_sy[15]_i_10\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \o_sy[15]_i_14\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \o_sy[15]_i_3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \o_sy[15]_i_4\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \o_sy[15]_i_5\ : label is "soft_lutpair97";
  attribute ORIG_CELL_NAME of \o_sy_reg[0]\ : label is "o_sy_reg[0]";
  attribute ORIG_CELL_NAME of \o_sy_reg[0]_rep\ : label is "o_sy_reg[0]";
  attribute ADDER_THRESHOLD of \o_sy_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \o_sy_reg[15]_i_9\ : label is 35;
  attribute ORIG_CELL_NAME of \o_sy_reg[1]\ : label is "o_sy_reg[1]";
  attribute ORIG_CELL_NAME of \o_sy_reg[1]_rep\ : label is "o_sy_reg[1]";
  attribute ORIG_CELL_NAME of \o_sy_reg[1]_rep__0\ : label is "o_sy_reg[1]";
  attribute ORIG_CELL_NAME of \o_sy_reg[1]_rep__1\ : label is "o_sy_reg[1]";
  attribute ADDER_THRESHOLD of \o_sy_reg[4]_i_2\ : label is 35;
  attribute ORIG_CELL_NAME of \o_sy_reg[5]\ : label is "o_sy_reg[5]";
  attribute ORIG_CELL_NAME of \o_sy_reg[5]_rep\ : label is "o_sy_reg[5]";
  attribute ORIG_CELL_NAME of \o_sy_reg[7]\ : label is "o_sy_reg[7]";
  attribute ORIG_CELL_NAME of \o_sy_reg[7]_rep\ : label is "o_sy_reg[7]";
  attribute ADDER_THRESHOLD of \o_sy_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \o_tmds[0]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \o_tmds[2]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \o_tmds[5]_i_12\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \o_tmds[5]_i_14\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \o_tmds[5]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \o_tmds[5]_i_1__1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \o_tmds[5]_i_20\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \o_tmds[5]_i_30\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \o_tmds[5]_i_31\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \o_tmds[5]_i_6\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \o_tmds[5]_i_9\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \o_tmds[6]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \o_tmds[6]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \o_tmds[6]_i_1__1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \o_tmds[7]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \o_tmds[8]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \o_tmds[8]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \o_tmds[8]_i_1__1\ : label is "soft_lutpair102";
  attribute ADDER_THRESHOLD of \o_tmds_reg[5]_i_15\ : label is 35;
  attribute ADDER_THRESHOLD of \o_tmds_reg[5]_i_16\ : label is 35;
  attribute ADDER_THRESHOLD of \o_tmds_reg[5]_i_22\ : label is 35;
  attribute ADDER_THRESHOLD of \o_tmds_reg[5]_i_23\ : label is 35;
  attribute COMPARATOR_THRESHOLD of o_vs0_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \o_vs0_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \o_vs0_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \o_vs0_inferred__0/i__carry__0\ : label is 11;
begin
  DI(0) <= \^di\(0);
  Q(14 downto 0) <= \^q\(14 downto 0);
  blue(1 downto 0) <= \^blue\(1 downto 0);
  green(1 downto 0) <= \^green\(1 downto 0);
  \o_de0_inferred__0/i__carry__0_0\ <= \^o_de0_inferred__0/i__carry__0_0\;
  \o_sx_reg[0]_rep_0\ <= \^o_sx_reg[0]_rep_0\;
  \o_sx_reg[15]_0\(15 downto 0) <= \^o_sx_reg[15]_0\(15 downto 0);
  \o_sx_reg[3]_rep_0\ <= \^o_sx_reg[3]_rep_0\;
  \o_sx_reg[3]_rep__0_0\ <= \^o_sx_reg[3]_rep__0_0\;
  \o_sx_reg[3]_rep__1_0\(0) <= \^o_sx_reg[3]_rep__1_0\(0);
  \o_sx_reg[4]_rep__0_0\ <= \^o_sx_reg[4]_rep__0_0\;
  \o_sx_reg[5]_rep_0\ <= \^o_sx_reg[5]_rep_0\;
  \o_sx_reg[5]_rep__0_0\ <= \^o_sx_reg[5]_rep__0_0\;
  \o_sx_reg[6]_rep_0\ <= \^o_sx_reg[6]_rep_0\;
  \o_sx_reg[6]_rep_3\ <= \^o_sx_reg[6]_rep_3\;
  \o_sx_reg[7]_rep_0\ <= \^o_sx_reg[7]_rep_0\;
  \o_sy_reg[0]_rep_0\(0) <= \^o_sy_reg[0]_rep_0\(0);
  \o_sy_reg[15]_0\ <= \^o_sy_reg[15]_0\;
  \o_sy_reg[1]_rep_0\ <= \^o_sy_reg[1]_rep_0\;
  \o_sy_reg[1]_rep__0_0\ <= \^o_sy_reg[1]_rep__0_0\;
  \o_sy_reg[1]_rep__1_0\(0) <= \^o_sy_reg[1]_rep__1_0\(0);
  \o_sy_reg[5]_rep_0\ <= \^o_sy_reg[5]_rep_0\;
  \o_sy_reg[7]_rep_0\ <= \^o_sy_reg[7]_rep_0\;
  red(1 downto 0) <= \^red\(1 downto 0);
  sel0(3 downto 0) <= \^sel0\(3 downto 0);
  sprite_red_p1(0) <= \^sprite_red_p1\(0);
  sprite_render_y00_out(3 downto 0) <= \^sprite_render_y00_out\(3 downto 0);
  sprite_render_y00_out_0(3 downto 0) <= \^sprite_render_y00_out_0\(3 downto 0);
  sprite_render_y00_out_1(3 downto 0) <= \^sprite_render_y00_out_1\(3 downto 0);
  sprite_render_y00_out_10(3 downto 0) <= \^sprite_render_y00_out_10\(3 downto 0);
  sprite_render_y00_out_11(3 downto 0) <= \^sprite_render_y00_out_11\(3 downto 0);
  sprite_render_y00_out_12(3 downto 0) <= \^sprite_render_y00_out_12\(3 downto 0);
  sprite_render_y00_out_13(3 downto 0) <= \^sprite_render_y00_out_13\(3 downto 0);
  sprite_render_y00_out_14(3 downto 0) <= \^sprite_render_y00_out_14\(3 downto 0);
  sprite_render_y00_out_15(3 downto 0) <= \^sprite_render_y00_out_15\(3 downto 0);
  sprite_render_y00_out_16(3 downto 0) <= \^sprite_render_y00_out_16\(3 downto 0);
  sprite_render_y00_out_2(3 downto 0) <= \^sprite_render_y00_out_2\(3 downto 0);
  sprite_render_y00_out_3(3 downto 0) <= \^sprite_render_y00_out_3\(3 downto 0);
  sprite_render_y00_out_4(3 downto 0) <= \^sprite_render_y00_out_4\(3 downto 0);
  sprite_render_y00_out_5(3 downto 0) <= \^sprite_render_y00_out_5\(3 downto 0);
  sprite_render_y00_out_6(3 downto 0) <= \^sprite_render_y00_out_6\(3 downto 0);
  sprite_render_y00_out_7(3 downto 0) <= \^sprite_render_y00_out_7\(3 downto 0);
  sprite_render_y00_out_8(3 downto 0) <= \^sprite_render_y00_out_8\(3 downto 0);
  sprite_render_y00_out_9(3 downto 0) <= \^sprite_render_y00_out_9\(3 downto 0);
  v_sync <= \^v_sync\;
\bias[1]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^red\(0),
      I1 => \^red\(1),
      O => \bias[4]_i_2__0_0\
    );
\bias[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F906FFFFF9060000"
    )
        port map (
      I0 => \^green\(0),
      I1 => \^blue\(0),
      I2 => \o_tmds_reg[2]\(0),
      I3 => \bias[3]_i_4_n_0\,
      I4 => \bias_reg[3]_0\,
      I5 => \bias_reg[2]_3\,
      O => D(0)
    );
\bias[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEFEEEEEEE00"
    )
        port map (
      I0 => \bias[3]_i_31_n_0\,
      I1 => \bias[3]_i_32_n_0\,
      I2 => \bias[3]_i_33_n_0\,
      I3 => \bias[3]_i_34_n_0\,
      I4 => \bias[3]_i_35_n_0\,
      I5 => \bias[3]_i_36_n_0\,
      O => \bias[3]_i_10_n_0\
    );
\bias[3]_i_100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gfx_inst/o_red119_out\,
      I1 => \gfx_inst/o_red118_out\,
      I2 => \gfx_inst/o_red120_out\,
      O => \bias[3]_i_100_n_0\
    );
\bias[3]_i_1001\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1008"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy9/sel0\(1),
      I1 => \gfx_inst/stage2_enemy9/sel0\(0),
      I2 => \gfx_inst/stage2_enemy9/sel0\(2),
      I3 => \gfx_inst/stage2_enemy9/sel0\(3),
      O => \bias[3]_i_1001_n_0\
    );
\bias[3]_i_1002\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4002"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy9/sel0\(1),
      I1 => \gfx_inst/stage2_enemy9/sel0\(0),
      I2 => \gfx_inst/stage2_enemy9/sel0\(2),
      I3 => \gfx_inst/stage2_enemy9/sel0\(3),
      O => \bias[3]_i_1002_n_0\
    );
\bias[3]_i_1005\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0000A0A0C000"
    )
        port map (
      I0 => \bias[3]_i_1576_n_0\,
      I1 => \bias[3]_i_592_0\,
      I2 => \gfx_inst/stage2_enemy9/sel0\(1),
      I3 => \gfx_inst/stage2_enemy9/sel0\(0),
      I4 => \gfx_inst/stage2_enemy9/sel0\(2),
      I5 => \gfx_inst/stage2_enemy9/sel0\(3),
      O => \bias[3]_i_1005_n_0\
    );
\bias[3]_i_1006\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00096500"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy9/sel0\(0),
      I1 => \^sprite_render_y00_out_11\(0),
      I2 => \^sprite_render_y00_out_11\(2),
      I3 => \^sprite_render_y00_out_11\(1),
      I4 => \^sprite_render_y00_out_11\(3),
      O => \bias[3]_i_1006_n_0\
    );
\bias[3]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008888A888"
    )
        port map (
      I0 => \bias[3]_i_100_n_0\,
      I1 => \bias[3]_i_295_n_0\,
      I2 => \gfx_inst/o_red120_out\,
      I3 => \gfx_inst/stage2_enemy6/sprite_data\(1),
      I4 => \gfx_inst/stage2_enemy6/sprite_data\(0),
      I5 => \bias[3]_i_98_n_0\,
      O => \bias[3]_i_101_n_0\
    );
\bias[3]_i_1012\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(0),
      I1 => \bias_reg[3]_i_594_0\,
      O => \bias[3]_i_1012_n_0\
    );
\bias[3]_i_1013\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C4C00000C8000"
    )
        port map (
      I0 => \^sprite_render_y00_out_13\(0),
      I1 => \gfx_inst/stage3_enemy2/sel0\(0),
      I2 => \gfx_inst/stage3_enemy2/sel0\(1),
      I3 => \^sprite_render_y00_out_13\(2),
      I4 => \^sprite_render_y00_out_13\(3),
      I5 => \^sprite_render_y00_out_13\(1),
      O => \bias[3]_i_1013_n_0\
    );
\bias[3]_i_1015\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gfx_inst/stage3_enemy2/sel0\(1),
      I1 => \gfx_inst/stage3_enemy2/sel0\(0),
      O => \bias[3]_i_1015_n_0\
    );
\bias[3]_i_1016\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000222000022220"
    )
        port map (
      I0 => \gfx_inst/stage3_enemy2/sel0\(1),
      I1 => \gfx_inst/stage3_enemy2/sel0\(0),
      I2 => \^sprite_render_y00_out_13\(2),
      I3 => \^sprite_render_y00_out_13\(1),
      I4 => \^sprite_render_y00_out_13\(3),
      I5 => \^sprite_render_y00_out_13\(0),
      O => \bias[3]_i_1016_n_0\
    );
\bias[3]_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gfx_inst/o_red110_out\,
      I1 => \gfx_inst/o_red18_out\,
      I2 => \gfx_inst/o_red111_out\,
      O => \bias[3]_i_102_n_0\
    );
\bias[3]_i_1021\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(0),
      I1 => sprite_stage3_e1_x(4),
      O => \bias[3]_i_1021_n_0\
    );
\bias[3]_i_1022\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gfx_inst/stage3_enemy1/sel0\(1),
      I1 => \gfx_inst/stage3_enemy1/sel0\(0),
      O => \bias[3]_i_1022_n_0\
    );
\bias[3]_i_1024\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3F0FDFFF3FCFF"
    )
        port map (
      I0 => \^sprite_render_y00_out_12\(0),
      I1 => \gfx_inst/stage3_enemy1/sel0\(0),
      I2 => \gfx_inst/stage3_enemy1/sel0\(1),
      I3 => \^sprite_render_y00_out_12\(2),
      I4 => \^sprite_render_y00_out_12\(3),
      I5 => \^sprite_render_y00_out_12\(1),
      O => \bias[3]_i_1024_n_0\
    );
\bias[3]_i_1025\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDDFFFFDDDDF"
    )
        port map (
      I0 => \gfx_inst/stage3_enemy1/sel0\(1),
      I1 => \gfx_inst/stage3_enemy1/sel0\(0),
      I2 => \^sprite_render_y00_out_12\(2),
      I3 => \^sprite_render_y00_out_12\(1),
      I4 => \^sprite_render_y00_out_12\(3),
      I5 => \^sprite_render_y00_out_12\(0),
      O => \bias[3]_i_1025_n_0\
    );
\bias[3]_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gfx_inst/sprite_hit_shoot_p\,
      I1 => \gfx_inst/sprite_hit_shoot_e1\,
      I2 => \gfx_inst/o_red16_out\,
      O => \bias[3]_i_103_n_0\
    );
\bias[3]_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gfx_inst/o_red113_out\,
      I1 => \gfx_inst/o_red112_out\,
      I2 => \gfx_inst/o_red114_out\,
      O => \bias[3]_i_104_n_0\
    );
\bias[3]_i_1040\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0000A0A0C000"
    )
        port map (
      I0 => \bias[3]_i_1675_n_0\,
      I1 => \bias[3]_i_606_0\,
      I2 => \gfx_inst/stage2_enemy7/sel0\(1),
      I3 => \gfx_inst/stage2_enemy7/sel0\(0),
      I4 => \gfx_inst/stage2_enemy7/sel0\(2),
      I5 => \gfx_inst/stage2_enemy7/sel0\(3),
      O => \bias[3]_i_1040_n_0\
    );
\bias[3]_i_1041\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00096500"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy7/sel0\(0),
      I1 => \^sprite_render_y00_out_9\(0),
      I2 => \^sprite_render_y00_out_9\(2),
      I3 => \^sprite_render_y00_out_9\(1),
      I4 => \^sprite_render_y00_out_9\(3),
      O => \bias[3]_i_1041_n_0\
    );
\bias[3]_i_1044\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C4C6CEC78DC1438"
    )
        port map (
      I0 => \^sprite_render_y00_out_9\(1),
      I1 => \^sprite_render_y00_out_9\(3),
      I2 => \^sprite_render_y00_out_9\(2),
      I3 => \^sprite_render_y00_out_9\(0),
      I4 => \gfx_inst/stage2_enemy7/sel0\(0),
      I5 => \gfx_inst/stage2_enemy7/sel0\(1),
      O => \bias[3]_i_1044_n_0\
    );
\bias[3]_i_1045\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"124C7C8C6ACC7C4C"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy7/sel0\(0),
      I1 => \^sprite_render_y00_out_9\(3),
      I2 => \gfx_inst/stage2_enemy7/sel0\(1),
      I3 => \^sprite_render_y00_out_9\(2),
      I4 => \^sprite_render_y00_out_9\(1),
      I5 => \^sprite_render_y00_out_9\(0),
      O => \bias[3]_i_1045_n_0\
    );
\bias[3]_i_1046\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00AC0C0C0E000"
    )
        port map (
      I0 => \bias[3]_i_1685_n_0\,
      I1 => \bias[3]_i_1686_n_0\,
      I2 => \^sprite_render_y00_out_9\(3),
      I3 => \^sprite_render_y00_out_9\(1),
      I4 => \^sprite_render_y00_out_9\(0),
      I5 => \^sprite_render_y00_out_9\(2),
      O => \bias[3]_i_1046_n_0\
    );
\bias[3]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAFEAA00"
    )
        port map (
      I0 => \bias[3]_i_304_n_0\,
      I1 => \bias[3]_i_305_n_0\,
      I2 => \bias[3]_i_306_n_0\,
      I3 => \bias[3]_i_112_n_0\,
      I4 => \bias[3]_i_111_n_0\,
      I5 => \bias[3]_i_110_n_0\,
      O => \bias[3]_i_105_n_0\
    );
\bias[3]_i_1051\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C4C6CEC78DC1438"
    )
        port map (
      I0 => \^sprite_render_y00_out_10\(1),
      I1 => \^sprite_render_y00_out_10\(3),
      I2 => \^sprite_render_y00_out_10\(2),
      I3 => \^sprite_render_y00_out_10\(0),
      I4 => \gfx_inst/stage2_enemy8/sel0\(0),
      I5 => \gfx_inst/stage2_enemy8/sel0\(1),
      O => \bias[3]_i_1051_n_0\
    );
\bias[3]_i_1052\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"124C7C8C6ACC7C4C"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy8/sel0\(0),
      I1 => \^sprite_render_y00_out_10\(3),
      I2 => \gfx_inst/stage2_enemy8/sel0\(1),
      I3 => \^sprite_render_y00_out_10\(2),
      I4 => \^sprite_render_y00_out_10\(1),
      I5 => \^sprite_render_y00_out_10\(0),
      O => \bias[3]_i_1052_n_0\
    );
\bias[3]_i_1054\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1008"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy8/sel0\(1),
      I1 => \gfx_inst/stage2_enemy8/sel0\(0),
      I2 => \gfx_inst/stage2_enemy8/sel0\(2),
      I3 => \gfx_inst/stage2_enemy8/sel0\(3),
      O => \bias[3]_i_1054_n_0\
    );
\bias[3]_i_1055\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4002"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy8/sel0\(1),
      I1 => \gfx_inst/stage2_enemy8/sel0\(0),
      I2 => \gfx_inst/stage2_enemy8/sel0\(2),
      I3 => \gfx_inst/stage2_enemy8/sel0\(3),
      O => \bias[3]_i_1055_n_0\
    );
\bias[3]_i_1058\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0000A0A0C000"
    )
        port map (
      I0 => \bias[3]_i_1719_n_0\,
      I1 => \bias[3]_i_611_0\,
      I2 => \gfx_inst/stage2_enemy8/sel0\(1),
      I3 => \gfx_inst/stage2_enemy8/sel0\(0),
      I4 => \gfx_inst/stage2_enemy8/sel0\(2),
      I5 => \gfx_inst/stage2_enemy8/sel0\(3),
      O => \bias[3]_i_1058_n_0\
    );
\bias[3]_i_1059\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00096500"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy8/sel0\(0),
      I1 => \^sprite_render_y00_out_10\(0),
      I2 => \^sprite_render_y00_out_10\(2),
      I3 => \^sprite_render_y00_out_10\(1),
      I4 => \^sprite_render_y00_out_10\(3),
      O => \bias[3]_i_1059_n_0\
    );
\bias[3]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \gfx_inst/o_red117_out\,
      I1 => \gfx_inst/o_red115_out\,
      I2 => \gfx_inst/o_red116_out\,
      I3 => \gfx_inst/o_red120_out\,
      I4 => \gfx_inst/o_red118_out\,
      I5 => \gfx_inst/o_red119_out\,
      O => \bias[3]_i_106_n_0\
    );
\bias[3]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF000000A8"
    )
        port map (
      I0 => \bias[3]_i_103_n_0\,
      I1 => \bias[3]_i_307_n_0\,
      I2 => \bias[4]_i_11_n_0\,
      I3 => \bias[3]_i_102_n_0\,
      I4 => \bias[3]_i_104_n_0\,
      I5 => \bias[4]_i_10_n_0\,
      O => \bias[3]_i_107_n_0\
    );
\bias[3]_i_1071\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => sprite_stage2_e6_x(5),
      O => \bias[3]_i_1071_n_0\
    );
\bias[3]_i_1072\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(0),
      I1 => sprite_stage2_e6_x(4),
      O => \bias[3]_i_1072_n_0\
    );
\bias[3]_i_1073\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1008"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy6/sel0\(1),
      I1 => \gfx_inst/stage2_enemy6/sel0\(0),
      I2 => \gfx_inst/stage2_enemy6/sel0\(2),
      I3 => \gfx_inst/stage2_enemy6/sel0\(3),
      O => \bias[3]_i_1073_n_0\
    );
\bias[3]_i_1074\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4002"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy6/sel0\(1),
      I1 => \gfx_inst/stage2_enemy6/sel0\(0),
      I2 => \gfx_inst/stage2_enemy6/sel0\(2),
      I3 => \gfx_inst/stage2_enemy6/sel0\(3),
      O => \bias[3]_i_1074_n_0\
    );
\bias[3]_i_1075\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01880248"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy6/sel0\(0),
      I1 => \^sprite_render_y00_out_8\(1),
      I2 => \^sprite_render_y00_out_8\(2),
      I3 => \^sprite_render_y00_out_8\(3),
      I4 => \^sprite_render_y00_out_8\(0),
      O => \bias[3]_i_1075_n_0\
    );
\bias[3]_i_1077\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep__1_0\(0),
      I1 => sprite_stage2_e6_x(3),
      O => \bias[3]_i_1077_n_0\
    );
\bias[3]_i_1078\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => sprite_stage2_e6_x(2),
      O => \bias[3]_i_1078_n_0\
    );
\bias[3]_i_1079\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => sprite_stage2_e6_x(1),
      O => \bias[3]_i_1079_n_0\
    );
\bias[3]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \gfx_inst/sprite_green_stage3_e3\(0),
      I1 => \gfx_inst/sprite_green_stage3_e5\(0),
      I2 => \gfx_inst/sprite_green_stage3_e4\(0),
      I3 => \gfx_inst/o_red114_out\,
      I4 => \gfx_inst/o_red112_out\,
      I5 => \gfx_inst/o_red113_out\,
      O => \bias[3]_i_108_n_0\
    );
\bias[3]_i_1080\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => sprite_stage2_e6_x(0),
      O => \bias[3]_i_1080_n_0\
    );
\bias[3]_i_1081\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \bias[3]_i_1780_n_0\,
      I1 => \bias[3]_i_1781_n_0\,
      I2 => \^q\(8),
      I3 => \^q\(12),
      I4 => \^o_sy_reg[7]_rep_0\,
      I5 => \^q\(5),
      O => \bias[3]_i_1081_n_0\
    );
\bias[3]_i_1083\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^o_sx_reg[3]_rep__1_0\(0),
      I2 => \^o_sx_reg[15]_0\(2),
      I3 => \bias[4]_i_59__0_n_0\,
      I4 => \^o_sx_reg[15]_0\(5),
      I5 => \^o_sx_reg[15]_0\(6),
      O => \bias[3]_i_1083_n_0\
    );
\bias[3]_i_1085\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007FFF"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \bias[4]_i_59__0_n_0\,
      I2 => \^di\(0),
      I3 => \^o_sx_reg[3]_rep__1_0\(0),
      I4 => \^o_sx_reg[15]_0\(5),
      I5 => \^o_sx_reg[15]_0\(6),
      O => \bias[3]_i_1085_n_0\
    );
\bias[3]_i_1086\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^o_sy_reg[7]_rep_0\,
      I2 => \^q\(1),
      I3 => \^o_sy_reg[5]_rep_0\,
      I4 => \bias[3]_i_1782_n_0\,
      I5 => \bias[3]_i_1783_n_0\,
      O => \bias[3]_i_1086_n_0\
    );
\bias[3]_i_1087\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \bias[3]_i_1087_n_0\
    );
\bias[3]_i_1088\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      I1 => \^o_sy_reg[0]_rep_0\(0),
      O => \bias[3]_i_1088_n_0\
    );
\bias[3]_i_1089\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001400BC000000"
    )
        port map (
      I0 => \bias[3]_i_1095_n_0\,
      I1 => \gfx_inst/life1/sprite_render_y\(1),
      I2 => \gfx_inst/life1/sprite_render_y\(2),
      I3 => \bias[3]_i_1092_n_0\,
      I4 => \bias[4]_i_19_0\,
      I5 => \bias[3]_i_1093_n_0\,
      O => \bias[3]_i_1089_n_0\
    );
\bias[3]_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gfx_inst/o_red116_out\,
      I1 => \gfx_inst/o_red115_out\,
      I2 => \gfx_inst/o_red117_out\,
      O => \bias[3]_i_109_n_0\
    );
\bias[3]_i_1090\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111DDDD544444440"
    )
        port map (
      I0 => \bias[3]_i_1095_n_0\,
      I1 => \^q\(2),
      I2 => \^o_sy_reg[0]_rep_0\(0),
      I3 => \^o_sy_reg[1]_rep_0\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \bias[3]_i_1090_n_0\
    );
\bias[3]_i_1091\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000009003200C"
    )
        port map (
      I0 => \bias[3]_i_809_n_0\,
      I1 => \bias[3]_i_223_0\(1),
      I2 => \gfx_inst/id/sel0\(4),
      I3 => \bias[3]_i_223_1\,
      I4 => \bias[3]_i_223_0\(0),
      I5 => \bias[3]_i_223_0\(2),
      O => \bias[3]_i_1091_n_0\
    );
\bias[3]_i_1092\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^o_sy_reg[1]_rep_0\,
      I3 => \^o_sy_reg[0]_rep_0\(0),
      I4 => \^q\(2),
      I5 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_1092_n_0\
    );
\bias[3]_i_1093\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A04000003093"
    )
        port map (
      I0 => \bias[3]_i_809_n_0\,
      I1 => \gfx_inst/id/sel0\(4),
      I2 => \bias[3]_i_223_1\,
      I3 => \bias[3]_i_223_0\(1),
      I4 => \bias[3]_i_223_0\(2),
      I5 => \bias[3]_i_223_0\(0),
      O => \bias[3]_i_1093_n_0\
    );
\bias[3]_i_1094\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001111144444440"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      I1 => \^q\(2),
      I2 => \^o_sy_reg[0]_rep_0\(0),
      I3 => \^o_sy_reg[1]_rep_0\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \bias[3]_i_1094_n_0\
    );
\bias[3]_i_1095\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFBBC4CCEF46"
    )
        port map (
      I0 => \bias[3]_i_223_0\(1),
      I1 => \bias[3]_i_223_1\,
      I2 => \bias[3]_i_809_n_0\,
      I3 => \bias[3]_i_223_0\(0),
      I4 => \bias[3]_i_223_0\(2),
      I5 => \gfx_inst/id/sel0\(4),
      O => \bias[3]_i_1095_n_0\
    );
\bias[3]_i_1096\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1115555400000000"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      I1 => \^q\(2),
      I2 => \^o_sy_reg[0]_rep_0\(0),
      I3 => \^o_sy_reg[1]_rep_0\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \bias[3]_i_1096_n_0\
    );
\bias[3]_i_1097\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \bias[3]_i_627_0\,
      I1 => \^o_sx_reg[3]_rep__0_0\,
      I2 => \bias[4]_i_59__0_n_0\,
      I3 => \^o_sx_reg[15]_0\(10),
      I4 => \^o_sx_reg[6]_rep_0\,
      I5 => \^o_sx_reg[5]_rep__0_0\,
      O => \bias[3]_i_1097_n_0\
    );
\bias[3]_i_1098\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      I1 => \bias[3]_i_485_n_0\,
      I2 => \o_sy[15]_i_10_n_0\,
      I3 => \^o_sx_reg[15]_0\(15),
      I4 => \^o_sx_reg[15]_0\(14),
      I5 => \bias[3]_i_484_n_0\,
      O => \bias[3]_i_1098_n_0\
    );
\bias[3]_i_1099\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FF88FF88888888"
    )
        port map (
      I0 => \^o_sx_reg[7]_rep_0\,
      I1 => \bias[3]_i_1786_n_0\,
      I2 => \bias[3]_i_1088_n_0\,
      I3 => \bias[3]_i_1787_n_0\,
      I4 => \^q\(1),
      I5 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_1099_n_0\
    );
\bias[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECECECE0ECE0ECE0"
    )
        port map (
      I0 => \bias[3]_i_6_n_0\,
      I1 => \bias[3]_i_7_n_0\,
      I2 => \bias[3]_i_37_n_0\,
      I3 => \bias[3]_i_38_n_0\,
      I4 => \gfx_inst/sprite_hit_p1\,
      I5 => sprite_green_p1(0),
      O => \bias[3]_i_11_n_0\
    );
\bias[3]_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gfx_inst/o_red13_out\,
      I1 => \gfx_inst/o_red12_out\,
      I2 => \gfx_inst/o_red14_out\,
      O => \bias[3]_i_110_n_0\
    );
\bias[3]_i_1100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bias[3]_i_1788_n_0\,
      I1 => \^q\(10),
      I2 => \^q\(7),
      I3 => \^q\(12),
      I4 => \^q\(9),
      O => \bias[3]_i_1100_n_0\
    );
\bias[3]_i_1101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \bias[3]_i_1789_n_0\,
      I1 => \bias[3]_i_1790_n_0\,
      I2 => \^q\(12),
      I3 => \^q\(13),
      I4 => \^q\(7),
      I5 => \^q\(9),
      O => \bias[3]_i_1101_n_0\
    );
\bias[3]_i_1102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \^o_sx_reg[0]_rep_0\,
      I2 => \^o_sx_reg[15]_0\(2),
      I3 => \^di\(0),
      I4 => \^o_sx_reg[3]_rep__0_0\,
      I5 => \bias[3]_i_629_0\,
      O => \bias[3]_i_1102_n_0\
    );
\bias[3]_i_1103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000057FFFFFF"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \^o_sx_reg[15]_0\(1),
      I2 => \^o_sx_reg[0]_rep_0\,
      I3 => \^di\(0),
      I4 => \^o_sx_reg[3]_rep__0_0\,
      I5 => \bias[3]_i_629_0\,
      O => \bias[3]_i_1103_n_0\
    );
\bias[3]_i_1105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(14),
      I1 => shoot_e1_y(15),
      O => \bias[3]_i_1105_n_0\
    );
\bias[3]_i_1107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_634_0\(15),
      O => \o_sx_reg[15]_7\(0)
    );
\bias[3]_i_1109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(13),
      I1 => shoot_e1_y(14),
      I2 => shoot_e1_y(15),
      I3 => \^q\(14),
      O => \bias[3]_i_1109_n_0\
    );
\bias[3]_i_111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gfx_inst/o_red10_out\,
      I1 => \gfx_inst/o_red1\,
      I2 => \gfx_inst/o_red11_out\,
      O => \bias[3]_i_111_n_0\
    );
\bias[3]_i_1110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(11),
      I1 => shoot_e1_y(12),
      I2 => shoot_e1_y(13),
      I3 => \^q\(12),
      O => \bias[3]_i_1110_n_0\
    );
\bias[3]_i_1111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(9),
      I1 => shoot_e1_y(10),
      I2 => shoot_e1_y(11),
      I3 => \^q\(10),
      O => \bias[3]_i_1111_n_0\
    );
\bias[3]_i_1112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(7),
      I1 => shoot_e1_y(8),
      I2 => shoot_e1_y(9),
      I3 => \^q\(8),
      O => \bias[3]_i_1112_n_0\
    );
\bias[3]_i_1113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(14),
      I1 => shoot_e1_y(15),
      I2 => \^q\(13),
      I3 => shoot_e1_y(14),
      O => \bias[3]_i_1113_n_0\
    );
\bias[3]_i_1114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(12),
      I1 => shoot_e1_y(13),
      I2 => \^q\(11),
      I3 => shoot_e1_y(12),
      O => \bias[3]_i_1114_n_0\
    );
\bias[3]_i_1115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => shoot_e1_y(11),
      I2 => \^q\(9),
      I3 => shoot_e1_y(10),
      O => \bias[3]_i_1115_n_0\
    );
\bias[3]_i_1116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => shoot_e1_y(9),
      I2 => \^q\(7),
      I3 => shoot_e1_y(8),
      O => \bias[3]_i_1116_n_0\
    );
\bias[3]_i_1118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_634_0\(14),
      I2 => \bias_reg[3]_i_634_0\(15),
      I3 => \^o_sx_reg[15]_0\(15),
      O => \bias[3]_i_1118_n_0\
    );
\bias[3]_i_1119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_634_0\(12),
      I2 => \bias_reg[3]_i_634_0\(13),
      I3 => \^o_sx_reg[15]_0\(13),
      O => \bias[3]_i_1119_n_0\
    );
\bias[3]_i_112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gfx_inst/sprite_hit_shoot_e5\,
      I1 => \gfx_inst/o_red15_out\,
      I2 => \gfx_inst/sprite_hit_shoot_e3\,
      O => \bias[3]_i_112_n_0\
    );
\bias[3]_i_1120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_634_0\(10),
      I2 => \bias_reg[3]_i_634_0\(11),
      I3 => \^o_sx_reg[15]_0\(11),
      O => \bias[3]_i_1120_n_0\
    );
\bias[3]_i_1121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_634_0\(8),
      I2 => \bias_reg[3]_i_634_0\(9),
      I3 => \^o_sx_reg[15]_0\(9),
      O => \bias[3]_i_1121_n_0\
    );
\bias[3]_i_1127\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_638\(15),
      I2 => \bias_reg[3]_i_638\(14),
      I3 => \^o_sx_reg[15]_0\(14),
      O => \bias[3]_i_1127_n_0\
    );
\bias[3]_i_1128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_638\(13),
      I2 => \bias_reg[3]_i_638\(12),
      I3 => \^o_sx_reg[15]_0\(12),
      O => \bias[3]_i_1128_n_0\
    );
\bias[3]_i_1129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_638\(11),
      I2 => \bias_reg[3]_i_638\(10),
      I3 => \^o_sx_reg[15]_0\(10),
      O => \bias[3]_i_1129_n_0\
    );
\bias[3]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FE00F000F0"
    )
        port map (
      I0 => \bias[3]_i_14_n_0\,
      I1 => \bias[3]_i_15_n_0\,
      I2 => \bias[3]_i_320_n_0\,
      I3 => \gfx_inst/sprite_hit_e2\,
      I4 => \gfx_inst/enemy3/sprite_data\(0),
      I5 => \bias[3]_i_16_n_0\,
      O => \bias[3]_i_113_n_0\
    );
\bias[3]_i_1130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_638\(9),
      I2 => \bias_reg[3]_i_638\(8),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \bias[3]_i_1130_n_0\
    );
\bias[3]_i_1136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(14),
      I1 => sprite_shoot_y_e1(15),
      O => \bias[3]_i_1136_n_0\
    );
\bias[3]_i_1138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(14),
      I1 => sprite_shoot_y_e1(15),
      I2 => sprite_shoot_y_e1(14),
      I3 => \^q\(13),
      O => \bias[3]_i_1138_n_0\
    );
\bias[3]_i_1139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(12),
      I1 => sprite_shoot_y_e1(13),
      I2 => sprite_shoot_y_e1(12),
      I3 => \^q\(11),
      O => \bias[3]_i_1139_n_0\
    );
\bias[3]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000C0AA"
    )
        port map (
      I0 => \bias[4]_i_18_n_0\,
      I1 => \bias[3]_i_321_n_0\,
      I2 => \bias[3]_i_322_n_0\,
      I3 => life_control(0),
      I4 => life_control(1),
      I5 => life_control(2),
      O => \life_control_reg[0]\
    );
\bias[3]_i_1140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(10),
      I1 => sprite_shoot_y_e1(11),
      I2 => sprite_shoot_y_e1(10),
      I3 => \^q\(9),
      O => \bias[3]_i_1140_n_0\
    );
\bias[3]_i_1141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(8),
      I1 => sprite_shoot_y_e1(9),
      I2 => sprite_shoot_y_e1(8),
      I3 => \^q\(7),
      O => \bias[3]_i_1141_n_0\
    );
\bias[3]_i_1147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_638\(15),
      O => \o_sx_reg[15]_9\(0)
    );
\bias[3]_i_1148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(12),
      I1 => \^o_sx_reg[15]_0\(13),
      I2 => \^o_sx_reg[15]_0\(10),
      I3 => \^o_sx_reg[15]_0\(11),
      I4 => \^o_sx_reg[15]_0\(15),
      I5 => \^o_sx_reg[15]_0\(14),
      O => \bias[3]_i_1148_n_0\
    );
\bias[3]_i_1149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \bias[3]_i_1860_n_0\,
      I1 => \o_sy[15]_i_10_n_0\,
      I2 => \bias[3]_i_1783_n_0\,
      I3 => \^o_sy_reg[7]_rep_0\,
      I4 => \^q\(5),
      I5 => \bias[3]_i_1782_n_0\,
      O => \bias[3]_i_1149_n_0\
    );
\bias[3]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bias[3]_i_323_n_0\,
      I1 => \bias[4]_i_38_n_0\,
      I2 => \^sel0\(0),
      I3 => \bias[4]_i_40_n_0\,
      I4 => \^sel0\(1),
      I5 => \bias[3]_i_324_n_0\,
      O => \o_sy_reg[4]_0\
    );
\bias[3]_i_1150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      I1 => \^q\(7),
      I2 => \^o_sx_reg[15]_0\(15),
      I3 => \^q\(5),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \bias[3]_i_1150_n_0\
    );
\bias[3]_i_1151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \^o_sx_reg[15]_0\(12),
      I2 => \^o_sx_reg[15]_0\(10),
      I3 => \^o_sx_reg[15]_0\(9),
      I4 => \^o_sx_reg[15]_0\(14),
      I5 => \^o_sx_reg[15]_0\(13),
      O => \bias[3]_i_1151_n_0\
    );
\bias[3]_i_1156\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_1156_n_0\
    );
\bias[3]_i_1158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C4C00000C8000"
    )
        port map (
      I0 => \^sprite_render_y00_out_16\(0),
      I1 => \gfx_inst/stage3_enemy5/sel0\(0),
      I2 => \gfx_inst/stage3_enemy5/sel0\(1),
      I3 => \^sprite_render_y00_out_16\(2),
      I4 => \^sprite_render_y00_out_16\(3),
      I5 => \^sprite_render_y00_out_16\(1),
      O => \bias[3]_i_1158_n_0\
    );
\bias[3]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAEEAA00"
    )
        port map (
      I0 => \bias[3]_i_97_n_0\,
      I1 => \bias[3]_i_286_n_0\,
      I2 => \bias[3]_i_325_n_0\,
      I3 => \bias[3]_i_98_n_0\,
      I4 => \bias[3]_i_109_n_0\,
      I5 => \bias[3]_i_100_n_0\,
      O => \bias[3]_i_116_n_0\
    );
\bias[3]_i_1160\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gfx_inst/stage3_enemy5/sel0\(1),
      I1 => \gfx_inst/stage3_enemy5/sel0\(0),
      O => \bias[3]_i_1160_n_0\
    );
\bias[3]_i_1161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000222000022220"
    )
        port map (
      I0 => \gfx_inst/stage3_enemy5/sel0\(1),
      I1 => \gfx_inst/stage3_enemy5/sel0\(0),
      I2 => \^sprite_render_y00_out_16\(2),
      I3 => \^sprite_render_y00_out_16\(1),
      I4 => \^sprite_render_y00_out_16\(3),
      I5 => \^sprite_render_y00_out_16\(0),
      O => \bias[3]_i_1161_n_0\
    );
\bias[3]_i_1162\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_1162_n_0\
    );
\bias[3]_i_1168\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => sprite_shoot_y_stage2_e6(5),
      O => \bias[3]_i_1168_n_0\
    );
\bias[3]_i_1169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => sprite_shoot_y_stage2_e6(4),
      O => \bias[3]_i_1169_n_0\
    );
\bias[3]_i_117\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[5]_rep__0_0\,
      I1 => sprite_e3_x(5),
      O => \bias[3]_i_117_n_0\
    );
\bias[3]_i_1170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => sprite_shoot_y_stage2_e6(3),
      O => \bias[3]_i_1170_n_0\
    );
\bias[3]_i_1171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => sprite_shoot_y_stage2_e6(2),
      O => \bias[3]_i_1171_n_0\
    );
\bias[3]_i_1172\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      I1 => sprite_shoot_y_stage2_e6(1),
      O => \bias[3]_i_1172_n_0\
    );
\bias[3]_i_1173\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => sprite_shoot_y_stage2_e6(0),
      O => \bias[3]_i_1173_n_0\
    );
\bias[3]_i_1178\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => sprite_shoot_y_stage2_e8(5),
      O => \bias[3]_i_1178_n_0\
    );
\bias[3]_i_1179\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => sprite_shoot_y_stage2_e8(4),
      O => \bias[3]_i_1179_n_0\
    );
\bias[3]_i_118\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[4]_rep__0_0\,
      I1 => sprite_e3_x(4),
      O => \bias[3]_i_118_n_0\
    );
\bias[3]_i_1180\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => sprite_shoot_y_stage2_e8(3),
      O => \bias[3]_i_1180_n_0\
    );
\bias[3]_i_1181\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => sprite_shoot_y_stage2_e8(2),
      O => \bias[3]_i_1181_n_0\
    );
\bias[3]_i_1182\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      I1 => sprite_shoot_y_stage2_e8(1),
      O => \bias[3]_i_1182_n_0\
    );
\bias[3]_i_1183\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => sprite_shoot_y_stage2_e8(0),
      O => \bias[3]_i_1183_n_0\
    );
\bias[3]_i_1188\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => sprite_shoot_y_stage2_e4(5),
      O => \bias[3]_i_1188_n_0\
    );
\bias[3]_i_1189\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => sprite_shoot_y_stage2_e4(4),
      O => \bias[3]_i_1189_n_0\
    );
\bias[3]_i_119\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_119_n_0\
    );
\bias[3]_i_1190\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => sprite_shoot_y_stage2_e4(3),
      O => \bias[3]_i_1190_n_0\
    );
\bias[3]_i_1191\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => sprite_shoot_y_stage2_e4(2),
      O => \bias[3]_i_1191_n_0\
    );
\bias[3]_i_1192\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      I1 => sprite_shoot_y_stage2_e4(1),
      O => \bias[3]_i_1192_n_0\
    );
\bias[3]_i_1193\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => sprite_shoot_y_stage2_e4(0),
      O => \bias[3]_i_1193_n_0\
    );
\bias[3]_i_1198\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => sprite_shoot_y_stage3_e3(5),
      O => \bias[3]_i_1198_n_0\
    );
\bias[3]_i_1199\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => sprite_shoot_y_stage3_e3(4),
      O => \bias[3]_i_1199_n_0\
    );
\bias[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \bias[3]_i_6_n_0\,
      I1 => \bias[3]_i_7_n_0\,
      I2 => \bias[3]_i_30_n_0\,
      I3 => \bias[3]_i_29_n_0\,
      I4 => \bias[3]_i_28_n_0\,
      I5 => \bias[3]_i_40_n_0\,
      O => \bias[3]_i_12_n_0\
    );
\bias[3]_i_120\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[3]_i_120_n_0\
    );
\bias[3]_i_1200\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => sprite_shoot_y_stage3_e3(3),
      O => \bias[3]_i_1200_n_0\
    );
\bias[3]_i_1201\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => sprite_shoot_y_stage3_e3(2),
      O => \bias[3]_i_1201_n_0\
    );
\bias[3]_i_1202\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      I1 => sprite_shoot_y_stage3_e3(1),
      O => \bias[3]_i_1202_n_0\
    );
\bias[3]_i_1203\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => sprite_shoot_y_stage3_e3(0),
      O => \bias[3]_i_1203_n_0\
    );
\bias[3]_i_1208\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => sprite_shoot_y_stage3_e5(5),
      O => \bias[3]_i_1208_n_0\
    );
\bias[3]_i_1209\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => sprite_shoot_y_stage3_e5(4),
      O => \bias[3]_i_1209_n_0\
    );
\bias[3]_i_121\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[3]_i_121_n_0\
    );
\bias[3]_i_1210\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => sprite_shoot_y_stage3_e5(3),
      O => \bias[3]_i_1210_n_0\
    );
\bias[3]_i_1211\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => sprite_shoot_y_stage3_e5(2),
      O => \bias[3]_i_1211_n_0\
    );
\bias[3]_i_1212\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      I1 => sprite_shoot_y_stage3_e5(1),
      O => \bias[3]_i_1212_n_0\
    );
\bias[3]_i_1213\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => sprite_shoot_y_stage3_e5(0),
      O => \bias[3]_i_1213_n_0\
    );
\bias[3]_i_1218\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => sprite_shoot_y_stage3_e1(5),
      O => \bias[3]_i_1218_n_0\
    );
\bias[3]_i_1219\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => sprite_shoot_y_stage3_e1(4),
      O => \bias[3]_i_1219_n_0\
    );
\bias[3]_i_122\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sy(1),
      O => \bias[3]_i_122_n_0\
    );
\bias[3]_i_1220\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => sprite_shoot_y_stage3_e1(3),
      O => \bias[3]_i_1220_n_0\
    );
\bias[3]_i_1221\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => sprite_shoot_y_stage3_e1(2),
      O => \bias[3]_i_1221_n_0\
    );
\bias[3]_i_1222\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      I1 => sprite_shoot_y_stage3_e1(1),
      O => \bias[3]_i_1222_n_0\
    );
\bias[3]_i_1223\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => sprite_shoot_y_stage3_e1(0),
      O => \bias[3]_i_1223_n_0\
    );
\bias[3]_i_1225\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_688\(15),
      I2 => \bias_reg[3]_i_688\(14),
      I3 => \^o_sx_reg[15]_0\(14),
      O => \bias[3]_i_1225_n_0\
    );
\bias[3]_i_1226\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_688\(13),
      I2 => \bias_reg[3]_i_688\(12),
      I3 => \^o_sx_reg[15]_0\(12),
      O => \bias[3]_i_1226_n_0\
    );
\bias[3]_i_1227\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_688\(11),
      I2 => \bias_reg[3]_i_688\(10),
      I3 => \^o_sx_reg[15]_0\(10),
      O => \bias[3]_i_1227_n_0\
    );
\bias[3]_i_1228\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_688\(9),
      I2 => \bias_reg[3]_i_688\(8),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \bias[3]_i_1228_n_0\
    );
\bias[3]_i_123\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[0]_rep_0\(0),
      O => \bias[3]_i_123_n_0\
    );
\bias[3]_i_1234\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(14),
      I1 => sprite_shoot_y_e5(15),
      O => \bias[3]_i_1234_n_0\
    );
\bias[3]_i_1236\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(14),
      I1 => sprite_shoot_y_e5(15),
      I2 => sprite_shoot_y_e5(14),
      I3 => \^q\(13),
      O => \bias[3]_i_1236_n_0\
    );
\bias[3]_i_1237\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(12),
      I1 => sprite_shoot_y_e5(13),
      I2 => sprite_shoot_y_e5(12),
      I3 => \^q\(11),
      O => \bias[3]_i_1237_n_0\
    );
\bias[3]_i_1238\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(10),
      I1 => sprite_shoot_y_e5(11),
      I2 => sprite_shoot_y_e5(10),
      I3 => \^q\(9),
      O => \bias[3]_i_1238_n_0\
    );
\bias[3]_i_1239\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(8),
      I1 => sprite_shoot_y_e5(9),
      I2 => sprite_shoot_y_e5(8),
      I3 => \^q\(7),
      O => \bias[3]_i_1239_n_0\
    );
\bias[3]_i_1245\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_688\(15),
      O => \o_sx_reg[15]_13\(0)
    );
\bias[3]_i_125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(14),
      I1 => sprite_e3_x(14),
      I2 => sprite_e3_x(15),
      I3 => \^o_sx_reg[15]_0\(15),
      O => \bias[3]_i_125_n_0\
    );
\bias[3]_i_1250\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => sprite_shoot_y_stage2_e2(5),
      O => \bias[3]_i_1250_n_0\
    );
\bias[3]_i_1251\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => sprite_shoot_y_stage2_e2(4),
      O => \bias[3]_i_1251_n_0\
    );
\bias[3]_i_1252\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => sprite_shoot_y_stage2_e2(3),
      O => \bias[3]_i_1252_n_0\
    );
\bias[3]_i_1253\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => sprite_shoot_y_stage2_e2(2),
      O => \bias[3]_i_1253_n_0\
    );
\bias[3]_i_1254\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__1_0\(0),
      I1 => sprite_shoot_y_stage2_e2(1),
      O => \bias[3]_i_1254_n_0\
    );
\bias[3]_i_1255\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => sprite_shoot_y_stage2_e2(0),
      O => \bias[3]_i_1255_n_0\
    );
\bias[3]_i_1257\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_695\(15),
      I2 => \bias_reg[3]_i_695\(14),
      I3 => \^o_sx_reg[15]_0\(14),
      O => \bias[3]_i_1257_n_0\
    );
\bias[3]_i_1258\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_695\(13),
      I2 => \bias_reg[3]_i_695\(12),
      I3 => \^o_sx_reg[15]_0\(12),
      O => \bias[3]_i_1258_n_0\
    );
\bias[3]_i_1259\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_695\(11),
      I2 => \bias_reg[3]_i_695\(10),
      I3 => \^o_sx_reg[15]_0\(10),
      O => \bias[3]_i_1259_n_0\
    );
\bias[3]_i_126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(12),
      I1 => sprite_e3_x(12),
      I2 => sprite_e3_x(13),
      I3 => \^o_sx_reg[15]_0\(13),
      O => \bias[3]_i_126_n_0\
    );
\bias[3]_i_1260\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_695\(9),
      I2 => \bias_reg[3]_i_695\(8),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \bias[3]_i_1260_n_0\
    );
\bias[3]_i_1266\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(14),
      I1 => sprite_shoot_y_e3(15),
      O => \bias[3]_i_1266_n_0\
    );
\bias[3]_i_1268\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(14),
      I1 => sprite_shoot_y_e3(15),
      I2 => sprite_shoot_y_e3(14),
      I3 => \^q\(13),
      O => \bias[3]_i_1268_n_0\
    );
\bias[3]_i_1269\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(12),
      I1 => sprite_shoot_y_e3(13),
      I2 => sprite_shoot_y_e3(12),
      I3 => \^q\(11),
      O => \bias[3]_i_1269_n_0\
    );
\bias[3]_i_127\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(10),
      I1 => sprite_e3_x(10),
      I2 => sprite_e3_x(11),
      I3 => \^o_sx_reg[15]_0\(11),
      O => \bias[3]_i_127_n_0\
    );
\bias[3]_i_1270\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(10),
      I1 => sprite_shoot_y_e3(11),
      I2 => sprite_shoot_y_e3(10),
      I3 => \^q\(9),
      O => \bias[3]_i_1270_n_0\
    );
\bias[3]_i_1271\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(8),
      I1 => sprite_shoot_y_e3(9),
      I2 => sprite_shoot_y_e3(8),
      I3 => \^q\(7),
      O => \bias[3]_i_1271_n_0\
    );
\bias[3]_i_1277\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_695\(15),
      O => \o_sx_reg[15]_11\(0)
    );
\bias[3]_i_1278\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[3]_i_1278_n_0\
    );
\bias[3]_i_1279\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[3]_i_1279_n_0\
    );
\bias[3]_i_128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(8),
      I1 => sprite_e3_x(8),
      I2 => sprite_e3_x(9),
      I3 => \^o_sx_reg[15]_0\(9),
      O => \bias[3]_i_128_n_0\
    );
\bias[3]_i_1280\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__0_0\,
      O => \bias[3]_i_1280_n_0\
    );
\bias[3]_i_1281\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[0]_rep_0\(0),
      O => \bias[3]_i_1281_n_0\
    );
\bias[3]_i_1283\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      O => \bias[3]_i_1283_n_0\
    );
\bias[3]_i_1284\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_1284_n_0\
    );
\bias[3]_i_1285\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => notcollision3_22(1),
      I1 => \^o_sx_reg[15]_0\(6),
      I2 => \^o_sx_reg[15]_0\(7),
      I3 => notcollision3_22(2),
      O => \bias[3]_i_1285_n_0\
    );
\bias[3]_i_1286\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_157_0\,
      I1 => \^o_sx_reg[4]_rep__0_0\,
      I2 => \^o_sx_reg[5]_rep__0_0\,
      I3 => notcollision3_22(0),
      O => \bias[3]_i_1286_n_0\
    );
\bias[3]_i_1289\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => notcollision3_22(2),
      I2 => notcollision3_22(1),
      I3 => \^o_sx_reg[15]_0\(6),
      O => \bias[3]_i_1289_n_0\
    );
\bias[3]_i_1290\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bias_reg[3]_i_157_0\,
      I1 => \^o_sx_reg[4]_rep__0_0\,
      I2 => notcollision3_22(0),
      I3 => \^o_sx_reg[5]_rep__0_0\,
      O => \bias[3]_i_1290_n_0\
    );
\bias[3]_i_1294\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      O => \bias[3]_i_1294_n_0\
    );
\bias[3]_i_1295\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_1295_n_0\
    );
\bias[3]_i_1296\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => notcollision3_18(1),
      I1 => \^o_sx_reg[15]_0\(6),
      I2 => \^o_sx_reg[15]_0\(7),
      I3 => notcollision3_18(2),
      O => \bias[3]_i_1296_n_0\
    );
\bias[3]_i_1297\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_175_0\,
      I1 => \^o_sx_reg[4]_rep__0_0\,
      I2 => \^o_sx_reg[5]_rep__0_0\,
      I3 => notcollision3_18(0),
      O => \bias[3]_i_1297_n_0\
    );
\bias[3]_i_1300\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => notcollision3_18(2),
      I2 => notcollision3_18(1),
      I3 => \^o_sx_reg[15]_0\(6),
      O => \bias[3]_i_1300_n_0\
    );
\bias[3]_i_1301\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bias_reg[3]_i_175_0\,
      I1 => \^o_sx_reg[4]_rep__0_0\,
      I2 => notcollision3_18(0),
      I3 => \^o_sx_reg[5]_rep__0_0\,
      O => \bias[3]_i_1301_n_0\
    );
\bias[3]_i_1304\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[3]_i_1304_n_0\
    );
\bias[3]_i_1305\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[3]_i_1305_n_0\
    );
\bias[3]_i_1306\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__0_0\,
      O => \bias[3]_i_1306_n_0\
    );
\bias[3]_i_1307\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[0]_rep_0\(0),
      O => \bias[3]_i_1307_n_0\
    );
\bias[3]_i_1309\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => sprite_p1_x(11),
      O => \bias[3]_i_1309_n_0\
    );
\bias[3]_i_1310\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => sprite_p1_x(9),
      O => \bias[3]_i_1310_n_0\
    );
\bias[3]_i_1311\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => sprite_p1_x(9),
      O => \bias[3]_i_1311_n_0\
    );
\bias[3]_i_1312\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[7]_rep_0\,
      I1 => sprite_p1_x(7),
      O => \bias[3]_i_1312_n_0\
    );
\bias[3]_i_1318\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^o_sy_reg[7]_rep_0\,
      I2 => \gfx_inst/sprite_red4\(0),
      I3 => \^q\(5),
      I4 => \^q\(8),
      I5 => \^q\(10),
      O => \bias[3]_i_1318_n_0\
    );
\bias[3]_i_1321\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEA00000000"
    )
        port map (
      I0 => \bias[3]_i_2109_n_0\,
      I1 => \^o_sx_reg[15]_0\(2),
      I2 => \bias[3]_i_2110_n_0\,
      I3 => \^o_sx_reg[6]_rep_0\,
      I4 => \bias[3]_i_2111_n_0\,
      I5 => \^o_sx_reg[7]_rep_0\,
      O => \bias[3]_i_1321_n_0\
    );
\bias[3]_i_1322\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAEA"
    )
        port map (
      I0 => \bias[3]_i_2112_n_0\,
      I1 => \^o_sx_reg[7]_rep_0\,
      I2 => \^q\(1),
      I3 => \^o_sx_reg[3]_rep__1_0\(0),
      I4 => \^o_sx_reg[15]_0\(2),
      I5 => \bias[3]_i_629_0\,
      O => \bias[3]_i_1322_n_0\
    );
\bias[3]_i_1323\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222AAAA8222A0000"
    )
        port map (
      I0 => \bias[3]_i_2113_n_0\,
      I1 => \^q\(1),
      I2 => \^o_sy_reg[1]_rep_0\,
      I3 => \^o_sy_reg[0]_rep_0\(0),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \bias[3]_i_1323_n_0\
    );
\bias[3]_i_1324\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C000000A000000"
    )
        port map (
      I0 => \^o_sx_reg[4]_rep__0_0\,
      I1 => \bias[3]_i_1088_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^o_sx_reg[5]_rep__0_0\,
      I5 => \^o_sx_reg[3]_rep__1_0\(0),
      O => \bias[3]_i_1324_n_0\
    );
\bias[3]_i_1325\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002E228EA"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep__1_0\(0),
      I1 => \^q\(1),
      I2 => \^o_sx_reg[4]_rep__0_0\,
      I3 => \^q\(2),
      I4 => \bias[3]_i_1088_n_0\,
      I5 => \bias[3]_i_2114_n_0\,
      O => \bias[3]_i_1325_n_0\
    );
\bias[3]_i_1333\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^o_sx_reg[15]_0\(8),
      I2 => \bias[3]_i_488_n_0\,
      I3 => \^o_sx_reg[15]_0\(9),
      I4 => \^o_sx_reg[15]_0\(10),
      I5 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_1333_n_0\
    );
\bias[3]_i_1334\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^o_sx_reg[15]_0\(8),
      I2 => \bias[3]_i_489_n_0\,
      I3 => \^o_sx_reg[15]_0\(9),
      I4 => \^o_sx_reg[15]_0\(10),
      I5 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_1334_n_0\
    );
\bias[3]_i_1337\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"064002402AAA00AA"
    )
        port map (
      I0 => \^o_sx_reg[7]_rep_0\,
      I1 => \^o_sx_reg[5]_rep__0_0\,
      I2 => \^o_sx_reg[4]_rep__0_0\,
      I3 => \^o_sx_reg[3]_rep__0_0\,
      I4 => \^o_sx_reg[15]_0\(2),
      I5 => \^o_sx_reg[6]_rep_0\,
      O => \bias[3]_i_1337_n_0\
    );
\bias[3]_i_1338\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"464000402AA00080"
    )
        port map (
      I0 => \^o_sx_reg[7]_rep_0\,
      I1 => \^o_sx_reg[5]_rep__0_0\,
      I2 => \^o_sx_reg[4]_rep__0_0\,
      I3 => \^o_sx_reg[3]_rep__0_0\,
      I4 => \^o_sx_reg[15]_0\(2),
      I5 => \^o_sx_reg[6]_rep_0\,
      O => \bias[3]_i_1338_n_0\
    );
\bias[3]_i_1339\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^o_sx_reg[15]_0\(8),
      I2 => \bias[3]_i_497_n_0\,
      I3 => \^o_sx_reg[15]_0\(9),
      I4 => \^o_sx_reg[15]_0\(10),
      I5 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_1339_n_0\
    );
\bias[3]_i_134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      O => \bias[3]_i_134_n_0\
    );
\bias[3]_i_1340\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^o_sy_reg[7]_rep_0\,
      I2 => \gfx_inst/sprite_red_s3\(0),
      I3 => \^q\(5),
      I4 => \^q\(8),
      I5 => \^q\(10),
      O => \bias[3]_i_1340_n_0\
    );
\bias[3]_i_1341\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^o_sy_reg[7]_rep_0\,
      I2 => \gfx_inst/sprite_red_s2\(0),
      I3 => \^q\(5),
      I4 => \^q\(8),
      I5 => \^q\(10),
      O => \bias[3]_i_1341_n_0\
    );
\bias[3]_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \bias[3]_i_135_n_0\
    );
\bias[3]_i_136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \bias[3]_i_136_n_0\
    );
\bias[3]_i_1360\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[6]_rep_0\,
      I1 => \^o_sx_reg[7]_rep_0\,
      O => \o_sx_reg[6]_rep_2\
    );
\bias[3]_i_1361\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(8),
      I1 => \^o_sx_reg[15]_0\(9),
      O => \o_sx_reg[8]_0\
    );
\bias[3]_i_1362\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^o_sx_reg[15]_0\(8),
      I2 => \bias[3]_i_531_n_0\,
      I3 => \^o_sx_reg[15]_0\(9),
      I4 => \^o_sx_reg[15]_0\(10),
      I5 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_1362_n_0\
    );
\bias[3]_i_1363\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^o_sx_reg[15]_0\(8),
      I2 => \bias[3]_i_530_n_0\,
      I3 => \^o_sx_reg[15]_0\(9),
      I4 => \^o_sx_reg[15]_0\(10),
      I5 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_1363_n_0\
    );
\bias[3]_i_1364\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^o_sx_reg[15]_0\(8),
      I2 => \bias[3]_i_529_n_0\,
      I3 => \^o_sx_reg[15]_0\(9),
      I4 => \^o_sx_reg[15]_0\(10),
      I5 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_1364_n_0\
    );
\bias[3]_i_1369\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"464000482AA00080"
    )
        port map (
      I0 => \^o_sx_reg[7]_rep_0\,
      I1 => \^o_sx_reg[5]_rep__0_0\,
      I2 => \^o_sx_reg[4]_rep__0_0\,
      I3 => \^o_sx_reg[3]_rep__0_0\,
      I4 => \^o_sx_reg[15]_0\(2),
      I5 => \^o_sx_reg[6]_rep_0\,
      O => \bias[3]_i_1369_n_0\
    );
\bias[3]_i_137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \bias[3]_i_137_n_0\
    );
\bias[3]_i_1370\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C0000404C088004"
    )
        port map (
      I0 => \^o_sx_reg[4]_rep__0_0\,
      I1 => \^o_sx_reg[7]_rep_0\,
      I2 => \^o_sx_reg[6]_rep_0\,
      I3 => \^o_sx_reg[3]_rep__1_0\(0),
      I4 => \^o_sx_reg[15]_0\(2),
      I5 => \^o_sx_reg[5]_rep__0_0\,
      O => \bias[3]_i_1370_n_0\
    );
\bias[3]_i_1371\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"380008400C808804"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep__1_0\(0),
      I1 => \^o_sx_reg[7]_rep_0\,
      I2 => \^o_sx_reg[6]_rep_0\,
      I3 => \^o_sx_reg[15]_0\(2),
      I4 => \^o_sx_reg[4]_rep__0_0\,
      I5 => \^o_sx_reg[5]_rep__0_0\,
      O => \bias[3]_i_1371_n_0\
    );
\bias[3]_i_1374\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"466000682A208000"
    )
        port map (
      I0 => \^o_sx_reg[7]_rep_0\,
      I1 => \^o_sx_reg[6]_rep_0\,
      I2 => \^o_sx_reg[4]_rep__0_0\,
      I3 => \^o_sx_reg[3]_rep__1_0\(0),
      I4 => \^o_sx_reg[15]_0\(2),
      I5 => \^o_sx_reg[5]_rep__0_0\,
      O => \bias[3]_i_1374_n_0\
    );
\bias[3]_i_1377\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77001001"
    )
        port map (
      I0 => \^o_sx_reg[6]_rep_0\,
      I1 => \^o_sx_reg[5]_rep__0_0\,
      I2 => \^o_sx_reg[4]_rep__0_0\,
      I3 => \^o_sx_reg[15]_0\(2),
      I4 => \^o_sx_reg[3]_rep__0_0\,
      O => \bias[3]_i_1377_n_0\
    );
\bias[3]_i_1378\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"264022402AAA00AA"
    )
        port map (
      I0 => \^o_sx_reg[7]_rep_0\,
      I1 => \^o_sx_reg[5]_rep__0_0\,
      I2 => \^o_sx_reg[4]_rep__0_0\,
      I3 => \^o_sx_reg[3]_rep__0_0\,
      I4 => \^o_sx_reg[15]_0\(2),
      I5 => \^o_sx_reg[6]_rep_0\,
      O => \bias[3]_i_1378_n_0\
    );
\bias[3]_i_1379\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"664000402AA00080"
    )
        port map (
      I0 => \^o_sx_reg[7]_rep_0\,
      I1 => \^o_sx_reg[5]_rep__0_0\,
      I2 => \^o_sx_reg[4]_rep__0_0\,
      I3 => \^o_sx_reg[3]_rep__0_0\,
      I4 => \^o_sx_reg[15]_0\(2),
      I5 => \^o_sx_reg[6]_rep_0\,
      O => \bias[3]_i_1379_n_0\
    );
\bias[3]_i_138\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(13),
      O => \bias[3]_i_138_n_0\
    );
\bias[3]_i_1380\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^o_sx_reg[15]_0\(8),
      I2 => \bias[3]_i_532_n_0\,
      I3 => \^o_sx_reg[15]_0\(9),
      I4 => \^o_sx_reg[15]_0\(10),
      I5 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_1380_n_0\
    );
\bias[3]_i_1381\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^o_sx_reg[15]_0\(8),
      I2 => \bias[3]_i_533_n_0\,
      I3 => \^o_sx_reg[15]_0\(9),
      I4 => \^o_sx_reg[15]_0\(10),
      I5 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_1381_n_0\
    );
\bias[3]_i_1382\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^o_sx_reg[15]_0\(8),
      I2 => \bias[3]_i_534_n_0\,
      I3 => \^o_sx_reg[15]_0\(9),
      I4 => \^o_sx_reg[15]_0\(10),
      I5 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_1382_n_0\
    );
\bias[3]_i_1383\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^o_sx_reg[15]_0\(8),
      I2 => \bias[3]_i_552_n_0\,
      I3 => \^o_sx_reg[15]_0\(9),
      I4 => \^o_sx_reg[15]_0\(10),
      I5 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_1383_n_0\
    );
\bias[3]_i_1384\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^o_sx_reg[15]_0\(8),
      I2 => \bias[3]_i_551_n_0\,
      I3 => \^o_sx_reg[15]_0\(9),
      I4 => \^o_sx_reg[15]_0\(10),
      I5 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_1384_n_0\
    );
\bias[3]_i_1385\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^o_sx_reg[15]_0\(8),
      I2 => \bias[3]_i_550_n_0\,
      I3 => \^o_sx_reg[15]_0\(9),
      I4 => \^o_sx_reg[15]_0\(10),
      I5 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_1385_n_0\
    );
\bias[3]_i_1386\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C0000404C080004"
    )
        port map (
      I0 => \^o_sx_reg[4]_rep__0_0\,
      I1 => \^o_sx_reg[7]_rep_0\,
      I2 => \^o_sx_reg[6]_rep_0\,
      I3 => \^o_sx_reg[3]_rep__1_0\(0),
      I4 => \^o_sx_reg[15]_0\(2),
      I5 => \^o_sx_reg[5]_rep__0_0\,
      O => \bias[3]_i_1386_n_0\
    );
\bias[3]_i_1387\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"380008400C008804"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep__1_0\(0),
      I1 => \^o_sx_reg[7]_rep_0\,
      I2 => \^o_sx_reg[6]_rep_0\,
      I3 => \^o_sx_reg[15]_0\(2),
      I4 => \^o_sx_reg[4]_rep__0_0\,
      I5 => \^o_sx_reg[5]_rep__0_0\,
      O => \bias[3]_i_1387_n_0\
    );
\bias[3]_i_1388\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46600068AA208000"
    )
        port map (
      I0 => \^o_sx_reg[7]_rep_0\,
      I1 => \^o_sx_reg[6]_rep_0\,
      I2 => \^o_sx_reg[4]_rep__0_0\,
      I3 => \^o_sx_reg[3]_rep__1_0\(0),
      I4 => \^o_sx_reg[15]_0\(2),
      I5 => \^o_sx_reg[5]_rep__0_0\,
      O => \bias[3]_i_1388_n_0\
    );
\bias[3]_i_1389\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"064022482AAA00AA"
    )
        port map (
      I0 => \^o_sx_reg[7]_rep_0\,
      I1 => \^o_sx_reg[5]_rep__0_0\,
      I2 => \^o_sx_reg[4]_rep__0_0\,
      I3 => \^o_sx_reg[3]_rep__0_0\,
      I4 => \^o_sx_reg[15]_0\(2),
      I5 => \^o_sx_reg[6]_rep_0\,
      O => \bias[3]_i_1389_n_0\
    );
\bias[3]_i_139\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(11),
      O => \bias[3]_i_139_n_0\
    );
\bias[3]_i_1391\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"446000402AA00080"
    )
        port map (
      I0 => \^o_sx_reg[7]_rep_0\,
      I1 => \^o_sx_reg[5]_rep__0_0\,
      I2 => \^o_sx_reg[4]_rep__0_0\,
      I3 => \^o_sx_reg[3]_rep__0_0\,
      I4 => \^o_sx_reg[15]_0\(2),
      I5 => \^o_sx_reg[6]_rep_0\,
      O => \bias[3]_i_1391_n_0\
    );
\bias[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CA0"
    )
        port map (
      I0 => \bias[3]_i_41_n_0\,
      I1 => \bias[3]_i_42_n_0\,
      I2 => \gfx_inst/enemy3/sel0\(3),
      I3 => \gfx_inst/enemy3/sel0\(2),
      O => \bias[3]_i_14_n_0\
    );
\bias[3]_i_140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      O => \bias[3]_i_140_n_0\
    );
\bias[3]_i_1400\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_1400_n_0\
    );
\bias[3]_i_1401\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[3]_i_1401_n_0\
    );
\bias[3]_i_1402\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[3]_i_1402_n_0\
    );
\bias[3]_i_1403\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      O => \bias[3]_i_1403_n_0\
    );
\bias[3]_i_1404\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \bias[3]_i_1404_n_0\
    );
\bias[3]_i_1405\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[5]_rep__0_0\,
      I1 => \bias_reg[3]_i_932_1\,
      O => \bias[3]_i_1405_n_0\
    );
\bias[3]_i_1406\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[4]_rep__0_0\,
      I1 => \bias_reg[3]_i_932_0\,
      O => \bias[3]_i_1406_n_0\
    );
\bias[3]_i_141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      O => \bias[3]_i_141_n_0\
    );
\bias[3]_i_1410\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_934_6\,
      I2 => \bias_reg[3]_i_934_7\,
      I3 => \^o_sx_reg[15]_0\(15),
      O => \bias[3]_i_1410_n_0\
    );
\bias[3]_i_1411\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_934_4\,
      I2 => \bias_reg[3]_i_934_5\,
      I3 => \^o_sx_reg[15]_0\(13),
      O => \bias[3]_i_1411_n_0\
    );
\bias[3]_i_1412\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_934_2\,
      I2 => \bias_reg[3]_i_934_3\,
      I3 => \^o_sx_reg[15]_0\(11),
      O => \bias[3]_i_1412_n_0\
    );
\bias[3]_i_1413\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_934_0\,
      I2 => \bias_reg[3]_i_934_1\,
      I3 => \^o_sx_reg[15]_0\(9),
      O => \bias[3]_i_1413_n_0\
    );
\bias[3]_i_1419\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      O => \bias[3]_i_1419_n_0\
    );
\bias[3]_i_1420\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \bias[3]_i_1420_n_0\
    );
\bias[3]_i_1421\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \bias[3]_i_1421_n_0\
    );
\bias[3]_i_1422\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \bias[3]_i_1422_n_0\
    );
\bias[3]_i_1423\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(13),
      O => \bias[3]_i_1423_n_0\
    );
\bias[3]_i_1424\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(11),
      O => \bias[3]_i_1424_n_0\
    );
\bias[3]_i_1425\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      O => \bias[3]_i_1425_n_0\
    );
\bias[3]_i_1426\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      O => \bias[3]_i_1426_n_0\
    );
\bias[3]_i_1428\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      O => \bias[3]_i_1428_n_0\
    );
\bias[3]_i_1429\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      O => \bias[3]_i_1429_n_0\
    );
\bias[3]_i_143\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      O => \bias[3]_i_143_n_0\
    );
\bias[3]_i_1430\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      O => \bias[3]_i_1430_n_0\
    );
\bias[3]_i_1431\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      O => \bias[3]_i_1431_n_0\
    );
\bias[3]_i_1435\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(14),
      I1 => sprite_stage2_e2_x(14),
      I2 => sprite_stage2_e2_x(15),
      I3 => \^o_sx_reg[15]_0\(15),
      O => \bias[3]_i_1435_n_0\
    );
\bias[3]_i_1436\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(12),
      I1 => sprite_stage2_e2_x(12),
      I2 => sprite_stage2_e2_x(13),
      I3 => \^o_sx_reg[15]_0\(13),
      O => \bias[3]_i_1436_n_0\
    );
\bias[3]_i_1437\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(10),
      I1 => sprite_stage2_e2_x(10),
      I2 => sprite_stage2_e2_x(11),
      I3 => \^o_sx_reg[15]_0\(11),
      O => \bias[3]_i_1437_n_0\
    );
\bias[3]_i_1438\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(8),
      I1 => sprite_stage2_e2_x(8),
      I2 => sprite_stage2_e2_x(9),
      I3 => \^o_sx_reg[15]_0\(9),
      O => \bias[3]_i_1438_n_0\
    );
\bias[3]_i_144\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      O => \bias[3]_i_144_n_0\
    );
\bias[3]_i_1444\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      O => \bias[3]_i_1444_n_0\
    );
\bias[3]_i_1445\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \bias[3]_i_1445_n_0\
    );
\bias[3]_i_1446\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \bias[3]_i_1446_n_0\
    );
\bias[3]_i_1447\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \bias[3]_i_1447_n_0\
    );
\bias[3]_i_1448\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(13),
      O => \bias[3]_i_1448_n_0\
    );
\bias[3]_i_1449\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(11),
      O => \bias[3]_i_1449_n_0\
    );
\bias[3]_i_145\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      O => \bias[3]_i_145_n_0\
    );
\bias[3]_i_1450\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      O => \bias[3]_i_1450_n_0\
    );
\bias[3]_i_1451\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      O => \bias[3]_i_1451_n_0\
    );
\bias[3]_i_1453\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      O => \bias[3]_i_1453_n_0\
    );
\bias[3]_i_1454\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      O => \bias[3]_i_1454_n_0\
    );
\bias[3]_i_1455\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      O => \bias[3]_i_1455_n_0\
    );
\bias[3]_i_1456\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      O => \bias[3]_i_1456_n_0\
    );
\bias[3]_i_1457\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^o_sy_reg[1]_rep__0_0\,
      I2 => \^q\(1),
      O => \bias[3]_i_1457_n_0\
    );
\bias[3]_i_1458\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220000008888008"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^o_sy_reg[5]_rep_0\,
      I2 => \^o_sy_reg[1]_rep__0_0\,
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \bias[3]_i_1458_n_0\
    );
\bias[3]_i_1459\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C400C0008480803"
    )
        port map (
      I0 => sel0_45(2),
      I1 => \bias[3]_i_943_0\,
      I2 => sel0_45(3),
      I3 => sel0_45(1),
      I4 => \bias[3]_i_943_1\,
      I5 => sel0_45(0),
      O => \bias[3]_i_1459_n_0\
    );
\bias[3]_i_146\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      O => \bias[3]_i_146_n_0\
    );
\bias[3]_i_1460\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0009000900000111"
    )
        port map (
      I0 => \bias[3]_i_943_0\,
      I1 => sel0_45(2),
      I2 => sel0_45(3),
      I3 => \bias[3]_i_943_1\,
      I4 => sel0_45(1),
      I5 => sel0_45(0),
      O => \bias[3]_i_1460_n_0\
    );
\bias[3]_i_1461\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002290A00000EA80"
    )
        port map (
      I0 => \bias[3]_i_943_0\,
      I1 => sel0_45(1),
      I2 => \bias[3]_i_943_1\,
      I3 => sel0_45(2),
      I4 => sel0_45(3),
      I5 => sel0_45(0),
      O => \bias[3]_i_1461_n_0\
    );
\bias[3]_i_1462\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3301280232000101"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => sel0_45(3),
      I2 => sel0_45(2),
      I3 => \bias[3]_i_943_0\,
      I4 => sel0_45(1),
      I5 => sel0_45(0),
      O => \bias[3]_i_1462_n_0\
    );
\bias[3]_i_1463\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00040E0900002842"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \bias[3]_i_943_0\,
      I2 => sel0_45(1),
      I3 => sel0_45(2),
      I4 => sel0_45(3),
      I5 => sel0_45(0),
      O => \bias[3]_i_1463_n_0\
    );
\bias[3]_i_1464\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8000000002A8001"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(1),
      I2 => \^o_sy_reg[1]_rep__0_0\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_1464_n_0\
    );
\bias[3]_i_1465\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^o_sy_reg[1]_rep__0_0\,
      I2 => \^q\(1),
      O => \bias[3]_i_1465_n_0\
    );
\bias[3]_i_1466\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \bias[3]_i_2183_n_0\,
      I1 => \bias[3]_i_2184_n_0\,
      I2 => sel0_45(3),
      I3 => \bias[3]_i_1468_n_0\,
      I4 => \bias[3]_i_2185_n_0\,
      O => \bias[3]_i_1466_n_0\
    );
\bias[3]_i_1467\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A80BABF"
    )
        port map (
      I0 => \bias[3]_i_2186_n_0\,
      I1 => \bias[3]_i_2184_n_0\,
      I2 => sel0_45(3),
      I3 => \bias[3]_i_1468_n_0\,
      I4 => sprite_render_y(2),
      I5 => \bias[3]_i_2187_n_0\,
      O => \bias[3]_i_1467_n_0\
    );
\bias[3]_i_1468\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCD75EAED74F79E"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \^o_sx_reg[3]_rep__0_0\,
      I2 => \^o_sx_reg[7]_rep_0\,
      I3 => \^o_sx_reg[6]_rep_0\,
      I4 => \^o_sx_reg[5]_rep__0_0\,
      I5 => \^o_sx_reg[4]_rep__0_0\,
      O => \bias[3]_i_1468_n_0\
    );
\bias[3]_i_1469\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_971_1\,
      O => \bias[3]_i_1469_n_0\
    );
\bias[3]_i_1470\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(0),
      I1 => \bias_reg[3]_i_971_0\,
      O => \bias[3]_i_1470_n_0\
    );
\bias[3]_i_1471\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \bias[3]_i_1471_n_0\
    );
\bias[3]_i_1472\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[3]_i_1472_n_0\
    );
\bias[3]_i_1473\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[3]_i_1473_n_0\
    );
\bias[3]_i_1474\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      O => \bias[3]_i_1474_n_0\
    );
\bias[3]_i_1475\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \bias[3]_i_1475_n_0\
    );
\bias[3]_i_1476\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01880248"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy5/sel0\(0),
      I1 => \^sprite_render_y00_out_7\(1),
      I2 => \^sprite_render_y00_out_7\(2),
      I3 => \^sprite_render_y00_out_7\(3),
      I4 => \^sprite_render_y00_out_7\(0),
      O => \bias[3]_i_1476_n_0\
    );
\bias[3]_i_1478\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep__1_0\(0),
      I1 => \bias_reg[3]_i_978_3\,
      O => \bias[3]_i_1478_n_0\
    );
\bias[3]_i_1479\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_978_2\,
      O => \bias[3]_i_1479_n_0\
    );
\bias[3]_i_1480\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_978_1\,
      O => \bias[3]_i_1480_n_0\
    );
\bias[3]_i_1481\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => \bias_reg[3]_i_978_0\,
      O => \bias[3]_i_1481_n_0\
    );
\bias[3]_i_1484\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => sprite_stage2_e4_x(5),
      O => \bias[3]_i_1484_n_0\
    );
\bias[3]_i_1485\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(0),
      I1 => sprite_stage2_e4_x(4),
      O => \bias[3]_i_1485_n_0\
    );
\bias[3]_i_1486\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1008"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy4/sel0\(1),
      I1 => \gfx_inst/stage2_enemy4/sel0\(0),
      I2 => \gfx_inst/stage2_enemy4/sel0\(2),
      I3 => \gfx_inst/stage2_enemy4/sel0\(3),
      O => \bias[3]_i_1486_n_0\
    );
\bias[3]_i_1487\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4002"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy4/sel0\(1),
      I1 => \gfx_inst/stage2_enemy4/sel0\(0),
      I2 => \gfx_inst/stage2_enemy4/sel0\(2),
      I3 => \gfx_inst/stage2_enemy4/sel0\(3),
      O => \bias[3]_i_1487_n_0\
    );
\bias[3]_i_1488\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01880248"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy4/sel0\(0),
      I1 => \^sprite_render_y00_out_6\(1),
      I2 => \^sprite_render_y00_out_6\(2),
      I3 => \^sprite_render_y00_out_6\(3),
      I4 => \^sprite_render_y00_out_6\(0),
      O => \bias[3]_i_1488_n_0\
    );
\bias[3]_i_149\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01880248"
    )
        port map (
      I0 => \gfx_inst/enemy3/sel0\(0),
      I1 => \^sprite_render_y00_out_0\(1),
      I2 => \^sprite_render_y00_out_0\(2),
      I3 => \^sprite_render_y00_out_0\(3),
      I4 => \^sprite_render_y00_out_0\(0),
      O => \bias[3]_i_149_n_0\
    );
\bias[3]_i_1490\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep__1_0\(0),
      I1 => sprite_stage2_e4_x(3),
      O => \bias[3]_i_1490_n_0\
    );
\bias[3]_i_1491\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => sprite_stage2_e4_x(2),
      O => \bias[3]_i_1491_n_0\
    );
\bias[3]_i_1492\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => sprite_stage2_e4_x(1),
      O => \bias[3]_i_1492_n_0\
    );
\bias[3]_i_1493\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => sprite_stage2_e4_x(0),
      O => \bias[3]_i_1493_n_0\
    );
\bias[3]_i_1497\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_987_6\,
      I2 => \bias_reg[3]_i_987_7\,
      I3 => \^o_sx_reg[15]_0\(15),
      O => \bias[3]_i_1497_n_0\
    );
\bias[3]_i_1498\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_987_4\,
      I2 => \bias_reg[3]_i_987_5\,
      I3 => \^o_sx_reg[15]_0\(13),
      O => \bias[3]_i_1498_n_0\
    );
\bias[3]_i_1499\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_987_2\,
      I2 => \bias_reg[3]_i_987_3\,
      I3 => \^o_sx_reg[15]_0\(11),
      O => \bias[3]_i_1499_n_0\
    );
\bias[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00AC0C0C0E000"
    )
        port map (
      I0 => \bias[3]_i_44_n_0\,
      I1 => \bias[3]_i_45_n_0\,
      I2 => \^sprite_render_y00_out_0\(3),
      I3 => \^sprite_render_y00_out_0\(1),
      I4 => \^sprite_render_y00_out_0\(0),
      I5 => \^sprite_render_y00_out_0\(2),
      O => \bias[3]_i_15_n_0\
    );
\bias[3]_i_1500\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_987_0\,
      I2 => \bias_reg[3]_i_987_1\,
      I3 => \^o_sx_reg[15]_0\(9),
      O => \bias[3]_i_1500_n_0\
    );
\bias[3]_i_1506\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      O => \bias[3]_i_1506_n_0\
    );
\bias[3]_i_1507\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \bias[3]_i_1507_n_0\
    );
\bias[3]_i_1508\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \bias[3]_i_1508_n_0\
    );
\bias[3]_i_1509\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \bias[3]_i_1509_n_0\
    );
\bias[3]_i_151\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep__1_0\(0),
      I1 => sprite_e3_x(3),
      O => \bias[3]_i_151_n_0\
    );
\bias[3]_i_1510\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(13),
      O => \bias[3]_i_1510_n_0\
    );
\bias[3]_i_1511\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(11),
      O => \bias[3]_i_1511_n_0\
    );
\bias[3]_i_1512\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      O => \bias[3]_i_1512_n_0\
    );
\bias[3]_i_1513\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      O => \bias[3]_i_1513_n_0\
    );
\bias[3]_i_1515\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      O => \bias[3]_i_1515_n_0\
    );
\bias[3]_i_1516\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      O => \bias[3]_i_1516_n_0\
    );
\bias[3]_i_1517\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      O => \bias[3]_i_1517_n_0\
    );
\bias[3]_i_1518\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      O => \bias[3]_i_1518_n_0\
    );
\bias[3]_i_152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => sprite_e3_x(2),
      O => \bias[3]_i_152_n_0\
    );
\bias[3]_i_1522\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_991_6\,
      I2 => \bias_reg[3]_i_991_7\,
      I3 => \^o_sx_reg[15]_0\(15),
      O => \bias[3]_i_1522_n_0\
    );
\bias[3]_i_1523\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_991_4\,
      I2 => \bias_reg[3]_i_991_5\,
      I3 => \^o_sx_reg[15]_0\(13),
      O => \bias[3]_i_1523_n_0\
    );
\bias[3]_i_1524\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_991_2\,
      I2 => \bias_reg[3]_i_991_3\,
      I3 => \^o_sx_reg[15]_0\(11),
      O => \bias[3]_i_1524_n_0\
    );
\bias[3]_i_1525\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_991_0\,
      I2 => \bias_reg[3]_i_991_1\,
      I3 => \^o_sx_reg[15]_0\(9),
      O => \bias[3]_i_1525_n_0\
    );
\bias[3]_i_153\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => sprite_e3_x(1),
      O => \bias[3]_i_153_n_0\
    );
\bias[3]_i_1531\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      O => \bias[3]_i_1531_n_0\
    );
\bias[3]_i_1532\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \bias[3]_i_1532_n_0\
    );
\bias[3]_i_1533\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \bias[3]_i_1533_n_0\
    );
\bias[3]_i_1534\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \bias[3]_i_1534_n_0\
    );
\bias[3]_i_1535\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(13),
      O => \bias[3]_i_1535_n_0\
    );
\bias[3]_i_1536\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(11),
      O => \bias[3]_i_1536_n_0\
    );
\bias[3]_i_1537\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      O => \bias[3]_i_1537_n_0\
    );
\bias[3]_i_1538\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      O => \bias[3]_i_1538_n_0\
    );
\bias[3]_i_154\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => sprite_e3_x(0),
      O => \bias[3]_i_154_n_0\
    );
\bias[3]_i_1540\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      O => \bias[3]_i_1540_n_0\
    );
\bias[3]_i_1541\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      O => \bias[3]_i_1541_n_0\
    );
\bias[3]_i_1542\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      O => \bias[3]_i_1542_n_0\
    );
\bias[3]_i_1543\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      O => \bias[3]_i_1543_n_0\
    );
\bias[3]_i_1547\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(14),
      I1 => sprite_stage2_e4_x(14),
      I2 => sprite_stage2_e4_x(15),
      I3 => \^o_sx_reg[15]_0\(15),
      O => \bias[3]_i_1547_n_0\
    );
\bias[3]_i_1548\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(12),
      I1 => sprite_stage2_e4_x(12),
      I2 => sprite_stage2_e4_x(13),
      I3 => \^o_sx_reg[15]_0\(13),
      O => \bias[3]_i_1548_n_0\
    );
\bias[3]_i_1549\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(10),
      I1 => sprite_stage2_e4_x(10),
      I2 => sprite_stage2_e4_x(11),
      I3 => \^o_sx_reg[15]_0\(11),
      O => \bias[3]_i_1549_n_0\
    );
\bias[3]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C4C6CEC78DC1438"
    )
        port map (
      I0 => \^sprite_render_y00_out_1\(1),
      I1 => \^sprite_render_y00_out_1\(3),
      I2 => \^sprite_render_y00_out_1\(2),
      I3 => \^sprite_render_y00_out_1\(0),
      I4 => \gfx_inst/enemy4/sel0\(0),
      I5 => \gfx_inst/enemy4/sel0\(1),
      O => \bias[3]_i_155_n_0\
    );
\bias[3]_i_1550\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(8),
      I1 => sprite_stage2_e4_x(8),
      I2 => sprite_stage2_e4_x(9),
      I3 => \^o_sx_reg[15]_0\(9),
      O => \bias[3]_i_1550_n_0\
    );
\bias[3]_i_1556\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      O => \bias[3]_i_1556_n_0\
    );
\bias[3]_i_1557\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \bias[3]_i_1557_n_0\
    );
\bias[3]_i_1558\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \bias[3]_i_1558_n_0\
    );
\bias[3]_i_1559\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \bias[3]_i_1559_n_0\
    );
\bias[3]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"124C7C8C6ACC7C4C"
    )
        port map (
      I0 => \gfx_inst/enemy4/sel0\(0),
      I1 => \^sprite_render_y00_out_1\(3),
      I2 => \gfx_inst/enemy4/sel0\(1),
      I3 => \^sprite_render_y00_out_1\(2),
      I4 => \^sprite_render_y00_out_1\(1),
      I5 => \^sprite_render_y00_out_1\(0),
      O => \bias[3]_i_156_n_0\
    );
\bias[3]_i_1560\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(13),
      O => \bias[3]_i_1560_n_0\
    );
\bias[3]_i_1561\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(11),
      O => \bias[3]_i_1561_n_0\
    );
\bias[3]_i_1562\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      O => \bias[3]_i_1562_n_0\
    );
\bias[3]_i_1563\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      O => \bias[3]_i_1563_n_0\
    );
\bias[3]_i_1565\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      O => \bias[3]_i_1565_n_0\
    );
\bias[3]_i_1566\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      O => \bias[3]_i_1566_n_0\
    );
\bias[3]_i_1567\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      O => \bias[3]_i_1567_n_0\
    );
\bias[3]_i_1568\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      O => \bias[3]_i_1568_n_0\
    );
\bias[3]_i_1569\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1000_1\,
      O => \bias[3]_i_1569_n_0\
    );
\bias[3]_i_1570\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(0),
      I1 => \bias_reg[3]_i_1000_0\,
      O => \bias[3]_i_1570_n_0\
    );
\bias[3]_i_1571\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \bias[3]_i_1571_n_0\
    );
\bias[3]_i_1572\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[3]_i_1572_n_0\
    );
\bias[3]_i_1573\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[3]_i_1573_n_0\
    );
\bias[3]_i_1574\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      O => \bias[3]_i_1574_n_0\
    );
\bias[3]_i_1575\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \bias[3]_i_1575_n_0\
    );
\bias[3]_i_1576\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01880248"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy9/sel0\(0),
      I1 => \^sprite_render_y00_out_11\(1),
      I2 => \^sprite_render_y00_out_11\(2),
      I3 => \^sprite_render_y00_out_11\(3),
      I4 => \^sprite_render_y00_out_11\(0),
      O => \bias[3]_i_1576_n_0\
    );
\bias[3]_i_1578\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep__1_0\(0),
      I1 => \bias_reg[3]_i_1007_3\,
      O => \bias[3]_i_1578_n_0\
    );
\bias[3]_i_1579\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_1007_2\,
      O => \bias[3]_i_1579_n_0\
    );
\bias[3]_i_158\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1008"
    )
        port map (
      I0 => \gfx_inst/enemy4/sel0\(1),
      I1 => \gfx_inst/enemy4/sel0\(0),
      I2 => \gfx_inst/enemy4/sel0\(2),
      I3 => \gfx_inst/enemy4/sel0\(3),
      O => \bias[3]_i_158_n_0\
    );
\bias[3]_i_1580\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1007_1\,
      O => \bias[3]_i_1580_n_0\
    );
\bias[3]_i_1581\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => \bias_reg[3]_i_1007_0\,
      O => \bias[3]_i_1581_n_0\
    );
\bias[3]_i_1582\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep__1_0\(0),
      I1 => \bias_reg[3]_i_2322_3\,
      O => \bias[3]_i_1582_n_0\
    );
\bias[3]_i_1583\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_2322_2\,
      O => \bias[3]_i_1583_n_0\
    );
\bias[3]_i_1584\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_2322_1\,
      O => \bias[3]_i_1584_n_0\
    );
\bias[3]_i_1585\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => \bias_reg[3]_i_2322_0\,
      O => \bias[3]_i_1585_n_0\
    );
\bias[3]_i_1586\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \bias[3]_i_1586_n_0\
    );
\bias[3]_i_1587\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[3]_i_1587_n_0\
    );
\bias[3]_i_1588\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[3]_i_1588_n_0\
    );
\bias[3]_i_1589\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      O => \bias[3]_i_1589_n_0\
    );
\bias[3]_i_159\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4002"
    )
        port map (
      I0 => \gfx_inst/enemy4/sel0\(1),
      I1 => \gfx_inst/enemy4/sel0\(0),
      I2 => \gfx_inst/enemy4/sel0\(2),
      I3 => \gfx_inst/enemy4/sel0\(3),
      O => \bias[3]_i_159_n_0\
    );
\bias[3]_i_1590\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \bias[3]_i_1590_n_0\
    );
\bias[3]_i_1591\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep__1_0\(0),
      I1 => sprite_stage3_e1_x(3),
      O => \bias[3]_i_1591_n_0\
    );
\bias[3]_i_1592\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => sprite_stage3_e1_x(2),
      O => \bias[3]_i_1592_n_0\
    );
\bias[3]_i_1593\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => sprite_stage3_e1_x(1),
      O => \bias[3]_i_1593_n_0\
    );
\bias[3]_i_1594\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => sprite_stage3_e1_x(0),
      O => \bias[3]_i_1594_n_0\
    );
\bias[3]_i_1595\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \bias[3]_i_1595_n_0\
    );
\bias[3]_i_1596\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[3]_i_1596_n_0\
    );
\bias[3]_i_1597\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[3]_i_1597_n_0\
    );
\bias[3]_i_1598\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      O => \bias[3]_i_1598_n_0\
    );
\bias[3]_i_1599\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \bias[3]_i_1599_n_0\
    );
\bias[3]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \gfx_inst/enemy3/sprite_hit_x17_in\,
      I1 => \gfx_inst/enemy3/sprite_hit_y16_in\,
      I2 => notcollision_21,
      I3 => \bias_reg[3]_i_50_n_0\,
      I4 => \bias[3]_i_6_0\(0),
      O => \bias[3]_i_16_n_0\
    );
\bias[3]_i_1603\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_1027_6\,
      I2 => \bias_reg[3]_i_1027_7\,
      I3 => \^o_sx_reg[15]_0\(15),
      O => \bias[3]_i_1603_n_0\
    );
\bias[3]_i_1604\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_1027_4\,
      I2 => \bias_reg[3]_i_1027_5\,
      I3 => \^o_sx_reg[15]_0\(13),
      O => \bias[3]_i_1604_n_0\
    );
\bias[3]_i_1605\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_1027_2\,
      I2 => \bias_reg[3]_i_1027_3\,
      I3 => \^o_sx_reg[15]_0\(11),
      O => \bias[3]_i_1605_n_0\
    );
\bias[3]_i_1606\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_1027_0\,
      I2 => \bias_reg[3]_i_1027_1\,
      I3 => \^o_sx_reg[15]_0\(9),
      O => \bias[3]_i_1606_n_0\
    );
\bias[3]_i_1612\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      O => \bias[3]_i_1612_n_0\
    );
\bias[3]_i_1613\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \bias[3]_i_1613_n_0\
    );
\bias[3]_i_1614\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \bias[3]_i_1614_n_0\
    );
\bias[3]_i_1615\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \bias[3]_i_1615_n_0\
    );
\bias[3]_i_1616\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(13),
      O => \bias[3]_i_1616_n_0\
    );
\bias[3]_i_1617\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(11),
      O => \bias[3]_i_1617_n_0\
    );
\bias[3]_i_1618\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      O => \bias[3]_i_1618_n_0\
    );
\bias[3]_i_1619\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      O => \bias[3]_i_1619_n_0\
    );
\bias[3]_i_1621\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      O => \bias[3]_i_1621_n_0\
    );
\bias[3]_i_1622\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      O => \bias[3]_i_1622_n_0\
    );
\bias[3]_i_1623\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      O => \bias[3]_i_1623_n_0\
    );
\bias[3]_i_1624\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      O => \bias[3]_i_1624_n_0\
    );
\bias[3]_i_1626\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      O => \bias[3]_i_1626_n_0\
    );
\bias[3]_i_1627\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      O => \bias[3]_i_1627_n_0\
    );
\bias[3]_i_1628\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      O => \bias[3]_i_1628_n_0\
    );
\bias[3]_i_1629\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      O => \bias[3]_i_1629_n_0\
    );
\bias[3]_i_1635\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_1032_6\,
      I2 => \^o_sx_reg[15]_0\(14),
      I3 => \bias_reg[3]_i_1032_7\,
      O => \bias[3]_i_1635_n_0\
    );
\bias[3]_i_1636\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1032_4\,
      I2 => \^o_sx_reg[15]_0\(12),
      I3 => \bias_reg[3]_i_1032_5\,
      O => \bias[3]_i_1636_n_0\
    );
\bias[3]_i_1637\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1032_2\,
      I2 => \^o_sx_reg[15]_0\(10),
      I3 => \bias_reg[3]_i_1032_3\,
      O => \bias[3]_i_1637_n_0\
    );
\bias[3]_i_1638\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1032_0\,
      I2 => \^o_sx_reg[15]_0\(8),
      I3 => \bias_reg[3]_i_1032_1\,
      O => \bias[3]_i_1638_n_0\
    );
\bias[3]_i_1646\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      O => \bias[3]_i_1646_n_0\
    );
\bias[3]_i_1647\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \bias[3]_i_1647_n_0\
    );
\bias[3]_i_1648\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \bias[3]_i_1648_n_0\
    );
\bias[3]_i_1649\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \bias[3]_i_1649_n_0\
    );
\bias[3]_i_1651\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      O => \bias[3]_i_1651_n_0\
    );
\bias[3]_i_1652\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      O => \bias[3]_i_1652_n_0\
    );
\bias[3]_i_1653\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      O => \bias[3]_i_1653_n_0\
    );
\bias[3]_i_1654\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      O => \bias[3]_i_1654_n_0\
    );
\bias[3]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0000A0A0C000"
    )
        port map (
      I0 => \bias[3]_i_387_n_0\,
      I1 => \bias[3]_i_58_0\,
      I2 => \gfx_inst/enemy4/sel0\(1),
      I3 => \gfx_inst/enemy4/sel0\(0),
      I4 => \gfx_inst/enemy4/sel0\(2),
      I5 => \gfx_inst/enemy4/sel0\(3),
      O => \bias[3]_i_166_n_0\
    );
\bias[3]_i_1660\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => sprite_stage3_e1_x(15),
      I2 => \^o_sx_reg[15]_0\(14),
      I3 => sprite_stage3_e1_x(14),
      O => \bias[3]_i_1660_n_0\
    );
\bias[3]_i_1661\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => sprite_stage3_e1_x(13),
      I2 => \^o_sx_reg[15]_0\(12),
      I3 => sprite_stage3_e1_x(12),
      O => \bias[3]_i_1661_n_0\
    );
\bias[3]_i_1662\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => sprite_stage3_e1_x(11),
      I2 => \^o_sx_reg[15]_0\(10),
      I3 => sprite_stage3_e1_x(10),
      O => \bias[3]_i_1662_n_0\
    );
\bias[3]_i_1663\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => sprite_stage3_e1_x(9),
      I2 => \^o_sx_reg[15]_0\(8),
      I3 => sprite_stage3_e1_x(8),
      O => \bias[3]_i_1663_n_0\
    );
\bias[3]_i_167\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00096500"
    )
        port map (
      I0 => \gfx_inst/enemy4/sel0\(0),
      I1 => \^sprite_render_y00_out_1\(0),
      I2 => \^sprite_render_y00_out_1\(2),
      I3 => \^sprite_render_y00_out_1\(1),
      I4 => \^sprite_render_y00_out_1\(3),
      O => \bias[3]_i_167_n_0\
    );
\bias[3]_i_1671\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      O => \bias[3]_i_1671_n_0\
    );
\bias[3]_i_1672\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \bias[3]_i_1672_n_0\
    );
\bias[3]_i_1673\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \bias[3]_i_1673_n_0\
    );
\bias[3]_i_1674\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \bias[3]_i_1674_n_0\
    );
\bias[3]_i_1675\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01880248"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy7/sel0\(0),
      I1 => \^sprite_render_y00_out_9\(1),
      I2 => \^sprite_render_y00_out_9\(2),
      I3 => \^sprite_render_y00_out_9\(3),
      I4 => \^sprite_render_y00_out_9\(0),
      O => \bias[3]_i_1675_n_0\
    );
\bias[3]_i_1679\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1042_1\,
      O => \bias[3]_i_1679_n_0\
    );
\bias[3]_i_1680\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(0),
      I1 => \bias_reg[3]_i_1042_0\,
      O => \bias[3]_i_1680_n_0\
    );
\bias[3]_i_1681\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep__1_0\(0),
      I1 => \bias_reg[3]_i_1043_3\,
      O => \bias[3]_i_1681_n_0\
    );
\bias[3]_i_1682\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_1043_2\,
      O => \bias[3]_i_1682_n_0\
    );
\bias[3]_i_1683\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1043_1\,
      O => \bias[3]_i_1683_n_0\
    );
\bias[3]_i_1684\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => \bias_reg[3]_i_1043_0\,
      O => \bias[3]_i_1684_n_0\
    );
\bias[3]_i_1685\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1008"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy7/sel0\(1),
      I1 => \gfx_inst/stage2_enemy7/sel0\(0),
      I2 => \gfx_inst/stage2_enemy7/sel0\(2),
      I3 => \gfx_inst/stage2_enemy7/sel0\(3),
      O => \bias[3]_i_1685_n_0\
    );
\bias[3]_i_1686\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4002"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy7/sel0\(1),
      I1 => \gfx_inst/stage2_enemy7/sel0\(0),
      I2 => \gfx_inst/stage2_enemy7/sel0\(2),
      I3 => \gfx_inst/stage2_enemy7/sel0\(3),
      O => \bias[3]_i_1686_n_0\
    );
\bias[3]_i_1690\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_1048_6\,
      I2 => \bias_reg[3]_i_1048_7\,
      I3 => \^o_sx_reg[15]_0\(15),
      O => \bias[3]_i_1690_n_0\
    );
\bias[3]_i_1691\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_1048_4\,
      I2 => \bias_reg[3]_i_1048_5\,
      I3 => \^o_sx_reg[15]_0\(13),
      O => \bias[3]_i_1691_n_0\
    );
\bias[3]_i_1692\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_1048_2\,
      I2 => \bias_reg[3]_i_1048_3\,
      I3 => \^o_sx_reg[15]_0\(11),
      O => \bias[3]_i_1692_n_0\
    );
\bias[3]_i_1693\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_1048_0\,
      I2 => \bias_reg[3]_i_1048_1\,
      I3 => \^o_sx_reg[15]_0\(9),
      O => \bias[3]_i_1693_n_0\
    );
\bias[3]_i_1699\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      O => \bias[3]_i_1699_n_0\
    );
\bias[3]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEA"
    )
        port map (
      I0 => \bias[3]_i_52_n_0\,
      I1 => \bias[3]_i_53_n_0\,
      I2 => \gfx_inst/enemy3/sel0\(3),
      I3 => \gfx_inst/enemy3/sel0\(2),
      I4 => \gfx_inst/enemy3/sel0\(1),
      O => \gfx_inst/enemy3/sprite_data\(0)
    );
\bias[3]_i_1700\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \bias[3]_i_1700_n_0\
    );
\bias[3]_i_1701\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \bias[3]_i_1701_n_0\
    );
\bias[3]_i_1702\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \bias[3]_i_1702_n_0\
    );
\bias[3]_i_1703\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(13),
      O => \bias[3]_i_1703_n_0\
    );
\bias[3]_i_1704\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(11),
      O => \bias[3]_i_1704_n_0\
    );
\bias[3]_i_1705\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      O => \bias[3]_i_1705_n_0\
    );
\bias[3]_i_1706\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      O => \bias[3]_i_1706_n_0\
    );
\bias[3]_i_1708\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      O => \bias[3]_i_1708_n_0\
    );
\bias[3]_i_1709\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      O => \bias[3]_i_1709_n_0\
    );
\bias[3]_i_1710\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      O => \bias[3]_i_1710_n_0\
    );
\bias[3]_i_1711\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      O => \bias[3]_i_1711_n_0\
    );
\bias[3]_i_1712\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => sprite_stage2_e8_x(5),
      O => \bias[3]_i_1712_n_0\
    );
\bias[3]_i_1713\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(0),
      I1 => sprite_stage2_e8_x(4),
      O => \bias[3]_i_1713_n_0\
    );
\bias[3]_i_1714\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \bias[3]_i_1714_n_0\
    );
\bias[3]_i_1715\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[3]_i_1715_n_0\
    );
\bias[3]_i_1716\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[3]_i_1716_n_0\
    );
\bias[3]_i_1717\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      O => \bias[3]_i_1717_n_0\
    );
\bias[3]_i_1718\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \bias[3]_i_1718_n_0\
    );
\bias[3]_i_1719\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01880248"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy8/sel0\(0),
      I1 => \^sprite_render_y00_out_10\(1),
      I2 => \^sprite_render_y00_out_10\(2),
      I3 => \^sprite_render_y00_out_10\(3),
      I4 => \^sprite_render_y00_out_10\(0),
      O => \bias[3]_i_1719_n_0\
    );
\bias[3]_i_1721\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep__1_0\(0),
      I1 => sprite_stage2_e8_x(3),
      O => \bias[3]_i_1721_n_0\
    );
\bias[3]_i_1722\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => sprite_stage2_e8_x(2),
      O => \bias[3]_i_1722_n_0\
    );
\bias[3]_i_1723\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => sprite_stage2_e8_x(1),
      O => \bias[3]_i_1723_n_0\
    );
\bias[3]_i_1724\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => sprite_stage2_e8_x(0),
      O => \bias[3]_i_1724_n_0\
    );
\bias[3]_i_1728\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(14),
      I1 => sprite_stage2_e8_x(14),
      I2 => sprite_stage2_e8_x(15),
      I3 => \^o_sx_reg[15]_0\(15),
      O => \bias[3]_i_1728_n_0\
    );
\bias[3]_i_1729\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(12),
      I1 => sprite_stage2_e8_x(12),
      I2 => sprite_stage2_e8_x(13),
      I3 => \^o_sx_reg[15]_0\(13),
      O => \bias[3]_i_1729_n_0\
    );
\bias[3]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C4C6CEC78DC1438"
    )
        port map (
      I0 => \^sprite_render_y00_out\(1),
      I1 => \^sprite_render_y00_out\(3),
      I2 => \^sprite_render_y00_out\(2),
      I3 => \^sprite_render_y00_out\(0),
      I4 => \gfx_inst/enemy2/sel0\(0),
      I5 => \gfx_inst/enemy2/sel0\(1),
      O => \bias[3]_i_173_n_0\
    );
\bias[3]_i_1730\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(10),
      I1 => sprite_stage2_e8_x(10),
      I2 => sprite_stage2_e8_x(11),
      I3 => \^o_sx_reg[15]_0\(11),
      O => \bias[3]_i_1730_n_0\
    );
\bias[3]_i_1731\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(8),
      I1 => sprite_stage2_e8_x(8),
      I2 => sprite_stage2_e8_x(9),
      I3 => \^o_sx_reg[15]_0\(9),
      O => \bias[3]_i_1731_n_0\
    );
\bias[3]_i_1737\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      O => \bias[3]_i_1737_n_0\
    );
\bias[3]_i_1738\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \bias[3]_i_1738_n_0\
    );
\bias[3]_i_1739\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \bias[3]_i_1739_n_0\
    );
\bias[3]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"124C7C8C6ACC7C4C"
    )
        port map (
      I0 => \gfx_inst/enemy2/sel0\(0),
      I1 => \^sprite_render_y00_out\(3),
      I2 => \gfx_inst/enemy2/sel0\(1),
      I3 => \^sprite_render_y00_out\(2),
      I4 => \^sprite_render_y00_out\(1),
      I5 => \^sprite_render_y00_out\(0),
      O => \bias[3]_i_174_n_0\
    );
\bias[3]_i_1740\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \bias[3]_i_1740_n_0\
    );
\bias[3]_i_1741\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(13),
      O => \bias[3]_i_1741_n_0\
    );
\bias[3]_i_1742\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(11),
      O => \bias[3]_i_1742_n_0\
    );
\bias[3]_i_1743\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      O => \bias[3]_i_1743_n_0\
    );
\bias[3]_i_1744\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      O => \bias[3]_i_1744_n_0\
    );
\bias[3]_i_1746\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      O => \bias[3]_i_1746_n_0\
    );
\bias[3]_i_1747\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      O => \bias[3]_i_1747_n_0\
    );
\bias[3]_i_1748\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      O => \bias[3]_i_1748_n_0\
    );
\bias[3]_i_1749\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      O => \bias[3]_i_1749_n_0\
    );
\bias[3]_i_1753\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(14),
      I1 => sprite_stage2_e6_x(14),
      I2 => sprite_stage2_e6_x(15),
      I3 => \^o_sx_reg[15]_0\(15),
      O => \bias[3]_i_1753_n_0\
    );
\bias[3]_i_1754\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(12),
      I1 => sprite_stage2_e6_x(12),
      I2 => sprite_stage2_e6_x(13),
      I3 => \^o_sx_reg[15]_0\(13),
      O => \bias[3]_i_1754_n_0\
    );
\bias[3]_i_1755\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(10),
      I1 => sprite_stage2_e6_x(10),
      I2 => sprite_stage2_e6_x(11),
      I3 => \^o_sx_reg[15]_0\(11),
      O => \bias[3]_i_1755_n_0\
    );
\bias[3]_i_1756\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(8),
      I1 => sprite_stage2_e6_x(8),
      I2 => sprite_stage2_e6_x(9),
      I3 => \^o_sx_reg[15]_0\(9),
      O => \bias[3]_i_1756_n_0\
    );
\bias[3]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00AC0C0C0E000"
    )
        port map (
      I0 => \bias[3]_i_422_n_0\,
      I1 => \bias[3]_i_423_n_0\,
      I2 => \^sprite_render_y00_out\(3),
      I3 => \^sprite_render_y00_out\(1),
      I4 => \^sprite_render_y00_out\(0),
      I5 => \^sprite_render_y00_out\(2),
      O => \bias[3]_i_176_n_0\
    );
\bias[3]_i_1762\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      O => \bias[3]_i_1762_n_0\
    );
\bias[3]_i_1763\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \bias[3]_i_1763_n_0\
    );
\bias[3]_i_1764\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \bias[3]_i_1764_n_0\
    );
\bias[3]_i_1765\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \bias[3]_i_1765_n_0\
    );
\bias[3]_i_1766\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(13),
      O => \bias[3]_i_1766_n_0\
    );
\bias[3]_i_1767\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(11),
      O => \bias[3]_i_1767_n_0\
    );
\bias[3]_i_1768\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      O => \bias[3]_i_1768_n_0\
    );
\bias[3]_i_1769\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      O => \bias[3]_i_1769_n_0\
    );
\bias[3]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0000A0A0C000"
    )
        port map (
      I0 => \bias[3]_i_424_n_0\,
      I1 => \bias[3]_i_61_0\,
      I2 => \gfx_inst/enemy2/sel0\(1),
      I3 => \gfx_inst/enemy2/sel0\(0),
      I4 => \gfx_inst/enemy2/sel0\(2),
      I5 => \gfx_inst/enemy2/sel0\(3),
      O => \bias[3]_i_177_n_0\
    );
\bias[3]_i_1771\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      O => \bias[3]_i_1771_n_0\
    );
\bias[3]_i_1772\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      O => \bias[3]_i_1772_n_0\
    );
\bias[3]_i_1773\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      O => \bias[3]_i_1773_n_0\
    );
\bias[3]_i_1774\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      O => \bias[3]_i_1774_n_0\
    );
\bias[3]_i_1775\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[3]_i_1775_n_0\
    );
\bias[3]_i_1776\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[3]_i_1776_n_0\
    );
\bias[3]_i_1777\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      O => \bias[3]_i_1777_n_0\
    );
\bias[3]_i_1778\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \bias[3]_i_1778_n_0\
    );
\bias[3]_i_1779\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \bias[3]_i_1779_n_0\
    );
\bias[3]_i_178\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00096500"
    )
        port map (
      I0 => \gfx_inst/enemy2/sel0\(0),
      I1 => \^sprite_render_y00_out\(0),
      I2 => \^sprite_render_y00_out\(2),
      I3 => \^sprite_render_y00_out\(1),
      I4 => \^sprite_render_y00_out\(3),
      O => \bias[3]_i_178_n_0\
    );
\bias[3]_i_1780\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(8),
      I1 => \^o_sx_reg[15]_0\(12),
      I2 => \^q\(14),
      I3 => \^o_sx_reg[15]_0\(9),
      I4 => \^o_sx_reg[15]_0\(13),
      I5 => \^o_sx_reg[15]_0\(10),
      O => \bias[3]_i_1780_n_0\
    );
\bias[3]_i_1781\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(7),
      I2 => \bias[3]_i_1081_0\,
      I3 => \^q\(10),
      I4 => \^o_sx_reg[15]_0\(11),
      I5 => \bias[3]_i_2460_n_0\,
      O => \bias[3]_i_1781_n_0\
    );
\bias[3]_i_1782\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \bias[3]_i_1782_n_0\
    );
\bias[3]_i_1783\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \bias[3]_i_1783_n_0\
    );
\bias[3]_i_1784\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^o_sy_reg[1]_rep_0\,
      I2 => \^o_sy_reg[0]_rep_0\(0),
      I3 => \^q\(2),
      O => \gfx_inst/life1/sprite_render_y\(1)
    );
\bias[3]_i_1785\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^o_sy_reg[0]_rep_0\(0),
      I2 => \^o_sy_reg[1]_rep_0\,
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \gfx_inst/life1/sprite_render_y\(2)
    );
\bias[3]_i_1786\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^o_sx_reg[5]_rep__0_0\,
      I1 => \^o_sx_reg[6]_rep_0\,
      O => \bias[3]_i_1786_n_0\
    );
\bias[3]_i_1787\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \bias[3]_i_1787_n_0\
    );
\bias[3]_i_1788\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(8),
      I2 => \^q\(5),
      I3 => \^q\(11),
      I4 => \^q\(14),
      O => \bias[3]_i_1788_n_0\
    );
\bias[3]_i_1789\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(10),
      I2 => \^o_sx_reg[15]_0\(11),
      I3 => \^o_sx_reg[15]_0\(8),
      I4 => \^o_sx_reg[15]_0\(14),
      I5 => \^o_sx_reg[15]_0\(9),
      O => \bias[3]_i_1789_n_0\
    );
\bias[3]_i_1790\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^o_sy_reg[7]_rep_0\,
      I2 => \^q\(14),
      I3 => \^q\(11),
      I4 => \bias[3]_i_2461_n_0\,
      O => \bias[3]_i_1790_n_0\
    );
\bias[3]_i_1793\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(13),
      I1 => shoot_e1_y(14),
      O => \bias[3]_i_1793_n_0\
    );
\bias[3]_i_1794\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(12),
      I1 => shoot_e1_y(13),
      O => \bias[3]_i_1794_n_0\
    );
\bias[3]_i_1795\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(11),
      I1 => shoot_e1_y(12),
      O => \bias[3]_i_1795_n_0\
    );
\bias[3]_i_1796\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(10),
      I1 => shoot_e1_y(11),
      O => \bias[3]_i_1796_n_0\
    );
\bias[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E0"
    )
        port map (
      I0 => \bias[3]_i_55_n_0\,
      I1 => \bias[3]_i_56_n_0\,
      I2 => \bias[3]_i_57_n_0\,
      I3 => \gfx_inst/enemy4/sprite_data\(0),
      O => \gfx_inst/sprite_hit_e4\
    );
\bias[3]_i_180\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[5]_rep__0_0\,
      I1 => sprite_e1_x(5),
      O => \bias[3]_i_180_n_0\
    );
\bias[3]_i_1802\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_634_0\(14),
      O => \o_sx_reg[14]_14\(3)
    );
\bias[3]_i_1803\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_634_0\(13),
      O => \o_sx_reg[14]_14\(2)
    );
\bias[3]_i_1804\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_634_0\(12),
      O => \o_sx_reg[14]_14\(1)
    );
\bias[3]_i_1805\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_634_0\(11),
      O => \o_sx_reg[14]_14\(0)
    );
\bias[3]_i_181\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[4]_rep__0_0\,
      I1 => sprite_e1_x(4),
      O => \bias[3]_i_181_n_0\
    );
\bias[3]_i_1810\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(5),
      I1 => shoot_e1_y(6),
      I2 => shoot_e1_y(7),
      I3 => \^o_sy_reg[7]_rep_0\,
      O => \bias[3]_i_1810_n_0\
    );
\bias[3]_i_1811\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(3),
      I1 => shoot_e1_y(4),
      I2 => shoot_e1_y(5),
      I3 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_1811_n_0\
    );
\bias[3]_i_1812\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(1),
      I1 => shoot_e1_y(2),
      I2 => shoot_e1_y(3),
      I3 => \^q\(2),
      O => \bias[3]_i_1812_n_0\
    );
\bias[3]_i_1813\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => shoot_e1_y(0),
      I2 => shoot_e1_y(1),
      I3 => \^o_sy_reg[1]_rep__1_0\(0),
      O => \bias[3]_i_1813_n_0\
    );
\bias[3]_i_1814\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      I1 => shoot_e1_y(7),
      I2 => \^q\(5),
      I3 => shoot_e1_y(6),
      O => \bias[3]_i_1814_n_0\
    );
\bias[3]_i_1815\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      I1 => shoot_e1_y(5),
      I2 => \^q\(3),
      I3 => shoot_e1_y(4),
      O => \bias[3]_i_1815_n_0\
    );
\bias[3]_i_1818\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[6]_rep_0\,
      I1 => \bias_reg[3]_i_634_0\(6),
      I2 => \bias_reg[3]_i_634_0\(7),
      I3 => \^o_sx_reg[7]_rep_0\,
      O => \bias[3]_i_1818_n_0\
    );
\bias[3]_i_1819\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(4),
      I1 => \bias_reg[3]_i_634_0\(4),
      I2 => \bias_reg[3]_i_634_0\(5),
      I3 => \^o_sx_reg[15]_0\(5),
      O => \bias[3]_i_1819_n_0\
    );
\bias[3]_i_182\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_182_n_0\
    );
\bias[3]_i_1820\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_634_0\(2),
      I2 => \bias_reg[3]_i_634_0\(3),
      I3 => \^o_sx_reg[3]_rep_0\,
      O => \bias[3]_i_1820_n_0\
    );
\bias[3]_i_1821\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => \bias_reg[3]_i_634_0\(0),
      I2 => \bias_reg[3]_i_634_0\(1),
      I3 => \^o_sx_reg[15]_0\(1),
      O => \bias[3]_i_1821_n_0\
    );
\bias[3]_i_1823\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_634_0\(5),
      I2 => \^o_sx_reg[15]_0\(4),
      I3 => \bias_reg[3]_i_634_0\(4),
      O => \bias[3]_i_1823_n_0\
    );
\bias[3]_i_1826\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[7]_rep_0\,
      I1 => \bias_reg[3]_i_638\(7),
      I2 => \bias_reg[3]_i_638\(6),
      I3 => \^o_sx_reg[6]_rep_0\,
      O => \bias[3]_i_1826_n_0\
    );
\bias[3]_i_1828\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep_0\,
      I1 => \bias_reg[3]_i_638\(3),
      I2 => \^o_sx_reg[15]_0\(2),
      I3 => \bias_reg[3]_i_638\(2),
      O => \bias[3]_i_1828_n_0\
    );
\bias[3]_i_1829\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_638\(1),
      I2 => \^o_sx_reg[0]_rep_0\,
      I3 => \bias_reg[3]_i_638\(0),
      O => \bias[3]_i_1829_n_0\
    );
\bias[3]_i_183\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[3]_i_183_n_0\
    );
\bias[3]_i_1831\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(4),
      I1 => \bias_reg[3]_i_638\(4),
      I2 => \bias_reg[3]_i_638\(5),
      I3 => \^o_sx_reg[15]_0\(5),
      O => \bias[3]_i_1831_n_0\
    );
\bias[3]_i_1835\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(14),
      I1 => sprite_shoot_y_e1(15),
      O => \bias[3]_i_1835_n_0\
    );
\bias[3]_i_1836\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(12),
      I1 => sprite_shoot_y_e1(13),
      O => \bias[3]_i_1836_n_0\
    );
\bias[3]_i_1837\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(12),
      I1 => sprite_shoot_y_e1(13),
      O => \bias[3]_i_1837_n_0\
    );
\bias[3]_i_1838\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(10),
      I1 => sprite_shoot_y_e1(11),
      O => \bias[3]_i_1838_n_0\
    );
\bias[3]_i_184\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[3]_i_184_n_0\
    );
\bias[3]_i_1843\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      I1 => sprite_shoot_y_e1(7),
      I2 => sprite_shoot_y_e1(6),
      I3 => \^q\(5),
      O => \bias[3]_i_1843_n_0\
    );
\bias[3]_i_1848\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      I1 => sprite_shoot_y_e1(5),
      I2 => \^q\(3),
      I3 => sprite_shoot_y_e1(4),
      O => \bias[3]_i_1848_n_0\
    );
\bias[3]_i_1849\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => sprite_shoot_y_e1(3),
      I2 => \^q\(1),
      I3 => sprite_shoot_y_e1(2),
      O => \bias[3]_i_1849_n_0\
    );
\bias[3]_i_185\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sy(1),
      O => \bias[3]_i_185_n_0\
    );
\bias[3]_i_1850\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__1_0\(0),
      I1 => sprite_shoot_y_e1(1),
      I2 => \^q\(0),
      I3 => sprite_shoot_y_e1(0),
      O => \bias[3]_i_1850_n_0\
    );
\bias[3]_i_1852\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_638\(15),
      O => \o_sx_reg[15]_8\(3)
    );
\bias[3]_i_1853\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_638\(13),
      O => \o_sx_reg[15]_8\(2)
    );
\bias[3]_i_1854\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_638\(13),
      O => \o_sx_reg[15]_8\(1)
    );
\bias[3]_i_1855\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_638\(11),
      O => \o_sx_reg[15]_8\(0)
    );
\bias[3]_i_186\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[0]_rep_0\(0),
      O => \bias[3]_i_186_n_0\
    );
\bias[3]_i_1860\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[7]_rep_0\,
      I1 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_1860_n_0\
    );
\bias[3]_i_1861\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => sprite_shoot_y_e3(5),
      O => \bias[3]_i_1861_n_0\
    );
\bias[3]_i_1862\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => sprite_shoot_y_e3(4),
      O => \bias[3]_i_1862_n_0\
    );
\bias[3]_i_1863\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => sprite_shoot_y_e3(3),
      O => \bias[3]_i_1863_n_0\
    );
\bias[3]_i_1864\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => sprite_shoot_y_e3(2),
      O => \bias[3]_i_1864_n_0\
    );
\bias[3]_i_1865\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__1_0\(0),
      I1 => sprite_shoot_y_e3(1),
      O => \bias[3]_i_1865_n_0\
    );
\bias[3]_i_1866\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => sprite_shoot_y_e3(0),
      O => \bias[3]_i_1866_n_0\
    );
\bias[3]_i_1867\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => sprite_shoot_y_e5(5),
      O => \bias[3]_i_1867_n_0\
    );
\bias[3]_i_1868\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => sprite_shoot_y_e5(4),
      O => \bias[3]_i_1868_n_0\
    );
\bias[3]_i_1869\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => sprite_shoot_y_e5(3),
      O => \bias[3]_i_1869_n_0\
    );
\bias[3]_i_1870\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => sprite_shoot_y_e5(2),
      O => \bias[3]_i_1870_n_0\
    );
\bias[3]_i_1871\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__1_0\(0),
      I1 => sprite_shoot_y_e5(1),
      O => \bias[3]_i_1871_n_0\
    );
\bias[3]_i_1872\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => sprite_shoot_y_e5(0),
      O => \bias[3]_i_1872_n_0\
    );
\bias[3]_i_1874\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_1164\(15),
      O => \o_sx_reg[15]_19\(0)
    );
\bias[3]_i_1876\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(14),
      I1 => sprite_shoot_y_stage2_e6(15),
      I2 => sprite_shoot_y_stage2_e6(14),
      I3 => \^q\(13),
      O => \bias[3]_i_1876_n_0\
    );
\bias[3]_i_1877\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(12),
      I1 => sprite_shoot_y_stage2_e6(13),
      I2 => sprite_shoot_y_stage2_e6(12),
      I3 => \^q\(11),
      O => \bias[3]_i_1877_n_0\
    );
\bias[3]_i_1878\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(10),
      I1 => sprite_shoot_y_stage2_e6(11),
      I2 => sprite_shoot_y_stage2_e6(10),
      I3 => \^q\(9),
      O => \bias[3]_i_1878_n_0\
    );
\bias[3]_i_1879\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(8),
      I1 => sprite_shoot_y_stage2_e6(9),
      I2 => sprite_shoot_y_stage2_e6(8),
      I3 => \^q\(7),
      O => \bias[3]_i_1879_n_0\
    );
\bias[3]_i_188\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(14),
      I1 => sprite_e1_x(14),
      I2 => sprite_e1_x(15),
      I3 => \^o_sx_reg[15]_0\(15),
      O => \bias[3]_i_188_n_0\
    );
\bias[3]_i_1885\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(14),
      I1 => sprite_shoot_y_stage2_e6(15),
      O => \bias[3]_i_1885_n_0\
    );
\bias[3]_i_1887\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_1164\(15),
      I2 => \bias_reg[3]_i_1164\(14),
      I3 => \^o_sx_reg[15]_0\(14),
      O => \bias[3]_i_1887_n_0\
    );
\bias[3]_i_1888\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1164\(13),
      I2 => \bias_reg[3]_i_1164\(12),
      I3 => \^o_sx_reg[15]_0\(12),
      O => \bias[3]_i_1888_n_0\
    );
\bias[3]_i_1889\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1164\(11),
      I2 => \bias_reg[3]_i_1164\(10),
      I3 => \^o_sx_reg[15]_0\(10),
      O => \bias[3]_i_1889_n_0\
    );
\bias[3]_i_189\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(12),
      I1 => sprite_e1_x(12),
      I2 => sprite_e1_x(13),
      I3 => \^o_sx_reg[15]_0\(13),
      O => \bias[3]_i_189_n_0\
    );
\bias[3]_i_1890\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1164\(9),
      I2 => \bias_reg[3]_i_1164\(8),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \bias[3]_i_1890_n_0\
    );
\bias[3]_i_1896\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_1174\(15),
      O => \o_sx_reg[15]_21\(0)
    );
\bias[3]_i_1898\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(14),
      I1 => sprite_shoot_y_stage2_e8(15),
      I2 => sprite_shoot_y_stage2_e8(14),
      I3 => \^q\(13),
      O => \bias[3]_i_1898_n_0\
    );
\bias[3]_i_1899\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(12),
      I1 => sprite_shoot_y_stage2_e8(13),
      I2 => sprite_shoot_y_stage2_e8(12),
      I3 => \^q\(11),
      O => \bias[3]_i_1899_n_0\
    );
\bias[3]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \bias[3]_i_59_n_0\,
      I1 => \gfx_inst/enemy2/sprite_data\(1),
      I2 => \gfx_inst/enemy2/sprite_data\(0),
      O => \gfx_inst/sprite_hit_e2\
    );
\bias[3]_i_190\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(10),
      I1 => sprite_e1_x(10),
      I2 => sprite_e1_x(11),
      I3 => \^o_sx_reg[15]_0\(11),
      O => \bias[3]_i_190_n_0\
    );
\bias[3]_i_1900\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(10),
      I1 => sprite_shoot_y_stage2_e8(11),
      I2 => sprite_shoot_y_stage2_e8(10),
      I3 => \^q\(9),
      O => \bias[3]_i_1900_n_0\
    );
\bias[3]_i_1901\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(8),
      I1 => sprite_shoot_y_stage2_e8(9),
      I2 => sprite_shoot_y_stage2_e8(8),
      I3 => \^q\(7),
      O => \bias[3]_i_1901_n_0\
    );
\bias[3]_i_1907\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(14),
      I1 => sprite_shoot_y_stage2_e8(15),
      O => \bias[3]_i_1907_n_0\
    );
\bias[3]_i_1909\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_1174\(15),
      I2 => \bias_reg[3]_i_1174\(14),
      I3 => \^o_sx_reg[15]_0\(14),
      O => \bias[3]_i_1909_n_0\
    );
\bias[3]_i_191\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(8),
      I1 => sprite_e1_x(8),
      I2 => sprite_e1_x(9),
      I3 => \^o_sx_reg[15]_0\(9),
      O => \bias[3]_i_191_n_0\
    );
\bias[3]_i_1910\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1174\(13),
      I2 => \bias_reg[3]_i_1174\(12),
      I3 => \^o_sx_reg[15]_0\(12),
      O => \bias[3]_i_1910_n_0\
    );
\bias[3]_i_1911\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1174\(11),
      I2 => \bias_reg[3]_i_1174\(10),
      I3 => \^o_sx_reg[15]_0\(10),
      O => \bias[3]_i_1911_n_0\
    );
\bias[3]_i_1912\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1174\(9),
      I2 => \bias_reg[3]_i_1174\(8),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \bias[3]_i_1912_n_0\
    );
\bias[3]_i_1918\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_1184\(15),
      O => \o_sx_reg[15]_17\(0)
    );
\bias[3]_i_1920\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(14),
      I1 => sprite_shoot_y_stage2_e4(15),
      I2 => sprite_shoot_y_stage2_e4(14),
      I3 => \^q\(13),
      O => \bias[3]_i_1920_n_0\
    );
\bias[3]_i_1921\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(12),
      I1 => sprite_shoot_y_stage2_e4(13),
      I2 => sprite_shoot_y_stage2_e4(12),
      I3 => \^q\(11),
      O => \bias[3]_i_1921_n_0\
    );
\bias[3]_i_1922\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(10),
      I1 => sprite_shoot_y_stage2_e4(11),
      I2 => sprite_shoot_y_stage2_e4(10),
      I3 => \^q\(9),
      O => \bias[3]_i_1922_n_0\
    );
\bias[3]_i_1923\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(8),
      I1 => sprite_shoot_y_stage2_e4(9),
      I2 => sprite_shoot_y_stage2_e4(8),
      I3 => \^q\(7),
      O => \bias[3]_i_1923_n_0\
    );
\bias[3]_i_1929\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(14),
      I1 => sprite_shoot_y_stage2_e4(15),
      O => \bias[3]_i_1929_n_0\
    );
\bias[3]_i_1931\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_1184\(15),
      I2 => \bias_reg[3]_i_1184\(14),
      I3 => \^o_sx_reg[15]_0\(14),
      O => \bias[3]_i_1931_n_0\
    );
\bias[3]_i_1932\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1184\(13),
      I2 => \bias_reg[3]_i_1184\(12),
      I3 => \^o_sx_reg[15]_0\(12),
      O => \bias[3]_i_1932_n_0\
    );
\bias[3]_i_1933\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1184\(11),
      I2 => \bias_reg[3]_i_1184\(10),
      I3 => \^o_sx_reg[15]_0\(10),
      O => \bias[3]_i_1933_n_0\
    );
\bias[3]_i_1934\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1184\(9),
      I2 => \bias_reg[3]_i_1184\(8),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \bias[3]_i_1934_n_0\
    );
\bias[3]_i_1940\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_1194\(15),
      O => \o_sx_reg[15]_25\(0)
    );
\bias[3]_i_1942\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(14),
      I1 => sprite_shoot_y_stage3_e3(15),
      I2 => sprite_shoot_y_stage3_e3(14),
      I3 => \^q\(13),
      O => \bias[3]_i_1942_n_0\
    );
\bias[3]_i_1943\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(12),
      I1 => sprite_shoot_y_stage3_e3(13),
      I2 => sprite_shoot_y_stage3_e3(12),
      I3 => \^q\(11),
      O => \bias[3]_i_1943_n_0\
    );
\bias[3]_i_1944\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(10),
      I1 => sprite_shoot_y_stage3_e3(11),
      I2 => sprite_shoot_y_stage3_e3(10),
      I3 => \^q\(9),
      O => \bias[3]_i_1944_n_0\
    );
\bias[3]_i_1945\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(8),
      I1 => sprite_shoot_y_stage3_e3(9),
      I2 => sprite_shoot_y_stage3_e3(8),
      I3 => \^q\(7),
      O => \bias[3]_i_1945_n_0\
    );
\bias[3]_i_1951\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(14),
      I1 => sprite_shoot_y_stage3_e3(15),
      O => \bias[3]_i_1951_n_0\
    );
\bias[3]_i_1953\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_1194\(15),
      I2 => \bias_reg[3]_i_1194\(14),
      I3 => \^o_sx_reg[15]_0\(14),
      O => \bias[3]_i_1953_n_0\
    );
\bias[3]_i_1954\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1194\(13),
      I2 => \bias_reg[3]_i_1194\(12),
      I3 => \^o_sx_reg[15]_0\(12),
      O => \bias[3]_i_1954_n_0\
    );
\bias[3]_i_1955\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1194\(11),
      I2 => \bias_reg[3]_i_1194\(10),
      I3 => \^o_sx_reg[15]_0\(10),
      O => \bias[3]_i_1955_n_0\
    );
\bias[3]_i_1956\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1194\(9),
      I2 => \bias_reg[3]_i_1194\(8),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \bias[3]_i_1956_n_0\
    );
\bias[3]_i_1962\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_1204\(15),
      O => \o_sx_reg[15]_27\(0)
    );
\bias[3]_i_1964\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(14),
      I1 => sprite_shoot_y_stage3_e5(15),
      I2 => sprite_shoot_y_stage3_e5(14),
      I3 => \^q\(13),
      O => \bias[3]_i_1964_n_0\
    );
\bias[3]_i_1965\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(12),
      I1 => sprite_shoot_y_stage3_e5(13),
      I2 => sprite_shoot_y_stage3_e5(12),
      I3 => \^q\(11),
      O => \bias[3]_i_1965_n_0\
    );
\bias[3]_i_1966\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(10),
      I1 => sprite_shoot_y_stage3_e5(11),
      I2 => sprite_shoot_y_stage3_e5(10),
      I3 => \^q\(9),
      O => \bias[3]_i_1966_n_0\
    );
\bias[3]_i_1967\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(8),
      I1 => sprite_shoot_y_stage3_e5(9),
      I2 => sprite_shoot_y_stage3_e5(8),
      I3 => \^q\(7),
      O => \bias[3]_i_1967_n_0\
    );
\bias[3]_i_197\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      O => \bias[3]_i_197_n_0\
    );
\bias[3]_i_1973\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(14),
      I1 => sprite_shoot_y_stage3_e5(15),
      O => \bias[3]_i_1973_n_0\
    );
\bias[3]_i_1975\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_1204\(15),
      I2 => \bias_reg[3]_i_1204\(14),
      I3 => \^o_sx_reg[15]_0\(14),
      O => \bias[3]_i_1975_n_0\
    );
\bias[3]_i_1976\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1204\(13),
      I2 => \bias_reg[3]_i_1204\(12),
      I3 => \^o_sx_reg[15]_0\(12),
      O => \bias[3]_i_1976_n_0\
    );
\bias[3]_i_1977\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1204\(11),
      I2 => \bias_reg[3]_i_1204\(10),
      I3 => \^o_sx_reg[15]_0\(10),
      O => \bias[3]_i_1977_n_0\
    );
\bias[3]_i_1978\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1204\(9),
      I2 => \bias_reg[3]_i_1204\(8),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \bias[3]_i_1978_n_0\
    );
\bias[3]_i_198\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \bias[3]_i_198_n_0\
    );
\bias[3]_i_1984\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_1214\(15),
      O => \o_sx_reg[15]_23\(0)
    );
\bias[3]_i_1986\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(14),
      I1 => sprite_shoot_y_stage3_e1(15),
      I2 => sprite_shoot_y_stage3_e1(14),
      I3 => \^q\(13),
      O => \bias[3]_i_1986_n_0\
    );
\bias[3]_i_1987\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(12),
      I1 => sprite_shoot_y_stage3_e1(13),
      I2 => sprite_shoot_y_stage3_e1(12),
      I3 => \^q\(11),
      O => \bias[3]_i_1987_n_0\
    );
\bias[3]_i_1988\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(10),
      I1 => sprite_shoot_y_stage3_e1(11),
      I2 => sprite_shoot_y_stage3_e1(10),
      I3 => \^q\(9),
      O => \bias[3]_i_1988_n_0\
    );
\bias[3]_i_1989\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(8),
      I1 => sprite_shoot_y_stage3_e1(9),
      I2 => sprite_shoot_y_stage3_e1(8),
      I3 => \^q\(7),
      O => \bias[3]_i_1989_n_0\
    );
\bias[3]_i_199\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \bias[3]_i_199_n_0\
    );
\bias[3]_i_1995\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(14),
      I1 => sprite_shoot_y_stage3_e1(15),
      O => \bias[3]_i_1995_n_0\
    );
\bias[3]_i_1997\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_1214\(15),
      I2 => \bias_reg[3]_i_1214\(14),
      I3 => \^o_sx_reg[15]_0\(14),
      O => \bias[3]_i_1997_n_0\
    );
\bias[3]_i_1998\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1214\(13),
      I2 => \bias_reg[3]_i_1214\(12),
      I3 => \^o_sx_reg[15]_0\(12),
      O => \bias[3]_i_1998_n_0\
    );
\bias[3]_i_1999\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1214\(11),
      I2 => \bias_reg[3]_i_1214\(10),
      I3 => \^o_sx_reg[15]_0\(10),
      O => \bias[3]_i_1999_n_0\
    );
\bias[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9FFFFFFF9FF0000"
    )
        port map (
      I0 => \^green\(0),
      I1 => \^blue\(0),
      I2 => \o_tmds_reg[2]\(0),
      I3 => \bias[3]_i_4_n_0\,
      I4 => \bias_reg[3]_0\,
      I5 => \bias[3]_i_5_n_0\,
      O => D(1)
    );
\bias[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10111010"
    )
        port map (
      I0 => \bias[3]_i_6_n_0\,
      I1 => \bias[3]_i_7_n_0\,
      I2 => \bias[3]_i_8_n_0\,
      I3 => \bias[3]_i_9_n_0\,
      I4 => \bias[3]_i_10_n_0\,
      I5 => \bias[3]_i_11_n_0\,
      O => \^green\(0)
    );
\bias[3]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CA0"
    )
        port map (
      I0 => \bias[3]_i_62_n_0\,
      I1 => \bias[3]_i_63_n_0\,
      I2 => \gfx_inst/enemy1/sel0\(3),
      I3 => \gfx_inst/enemy1/sel0\(2),
      O => \bias[3]_i_20_n_0\
    );
\bias[3]_i_200\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \bias[3]_i_200_n_0\
    );
\bias[3]_i_2000\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1214\(9),
      I2 => \bias_reg[3]_i_1214\(8),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \bias[3]_i_2000_n_0\
    );
\bias[3]_i_2005\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_688\(7),
      I2 => \bias_reg[3]_i_688\(6),
      I3 => \^o_sx_reg[15]_0\(6),
      O => \bias[3]_i_2005_n_0\
    );
\bias[3]_i_2007\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_688\(3),
      I2 => \^o_sx_reg[15]_0\(2),
      I3 => \bias_reg[3]_i_688\(2),
      O => \bias[3]_i_2007_n_0\
    );
\bias[3]_i_2008\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_688\(1),
      I2 => \^o_sx_reg[0]_rep_0\,
      I3 => \bias_reg[3]_i_688\(0),
      O => \bias[3]_i_2008_n_0\
    );
\bias[3]_i_201\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(13),
      O => \bias[3]_i_201_n_0\
    );
\bias[3]_i_2010\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(4),
      I1 => \bias_reg[3]_i_688\(4),
      I2 => \bias_reg[3]_i_688\(5),
      I3 => \^o_sx_reg[15]_0\(5),
      O => \bias[3]_i_2010_n_0\
    );
\bias[3]_i_2014\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(14),
      I1 => sprite_shoot_y_e5(15),
      O => \bias[3]_i_2014_n_0\
    );
\bias[3]_i_2015\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(12),
      I1 => sprite_shoot_y_e5(13),
      O => \bias[3]_i_2015_n_0\
    );
\bias[3]_i_2016\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(12),
      I1 => sprite_shoot_y_e5(13),
      O => \bias[3]_i_2016_n_0\
    );
\bias[3]_i_2017\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(10),
      I1 => sprite_shoot_y_e5(11),
      O => \bias[3]_i_2017_n_0\
    );
\bias[3]_i_202\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(11),
      O => \bias[3]_i_202_n_0\
    );
\bias[3]_i_2022\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(6),
      I1 => sprite_shoot_y_e5(7),
      I2 => sprite_shoot_y_e5(6),
      I3 => \^q\(5),
      O => \bias[3]_i_2022_n_0\
    );
\bias[3]_i_2027\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => sprite_shoot_y_e5(5),
      I2 => \^q\(3),
      I3 => sprite_shoot_y_e5(4),
      O => \bias[3]_i_2027_n_0\
    );
\bias[3]_i_2028\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => sprite_shoot_y_e5(3),
      I2 => \^q\(1),
      I3 => sprite_shoot_y_e5(2),
      O => \bias[3]_i_2028_n_0\
    );
\bias[3]_i_2029\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__1_0\(0),
      I1 => sprite_shoot_y_e5(1),
      I2 => \^q\(0),
      I3 => sprite_shoot_y_e5(0),
      O => \bias[3]_i_2029_n_0\
    );
\bias[3]_i_203\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      O => \bias[3]_i_203_n_0\
    );
\bias[3]_i_2031\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_688\(15),
      O => \o_sx_reg[15]_12\(3)
    );
\bias[3]_i_2032\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_688\(13),
      O => \o_sx_reg[15]_12\(2)
    );
\bias[3]_i_2033\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_688\(13),
      O => \o_sx_reg[15]_12\(1)
    );
\bias[3]_i_2034\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_688\(11),
      O => \o_sx_reg[15]_12\(0)
    );
\bias[3]_i_204\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      O => \bias[3]_i_204_n_0\
    );
\bias[3]_i_2040\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_1246\(15),
      O => \o_sx_reg[15]_15\(0)
    );
\bias[3]_i_2042\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(14),
      I1 => sprite_shoot_y_stage2_e2(15),
      I2 => sprite_shoot_y_stage2_e2(14),
      I3 => \^q\(13),
      O => \bias[3]_i_2042_n_0\
    );
\bias[3]_i_2043\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(12),
      I1 => sprite_shoot_y_stage2_e2(13),
      I2 => sprite_shoot_y_stage2_e2(12),
      I3 => \^q\(11),
      O => \bias[3]_i_2043_n_0\
    );
\bias[3]_i_2044\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(10),
      I1 => sprite_shoot_y_stage2_e2(11),
      I2 => sprite_shoot_y_stage2_e2(10),
      I3 => \^q\(9),
      O => \bias[3]_i_2044_n_0\
    );
\bias[3]_i_2045\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(8),
      I1 => sprite_shoot_y_stage2_e2(9),
      I2 => sprite_shoot_y_stage2_e2(8),
      I3 => \^q\(7),
      O => \bias[3]_i_2045_n_0\
    );
\bias[3]_i_2051\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(14),
      I1 => sprite_shoot_y_stage2_e2(15),
      O => \bias[3]_i_2051_n_0\
    );
\bias[3]_i_2053\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_1246\(15),
      I2 => \bias_reg[3]_i_1246\(14),
      I3 => \^o_sx_reg[15]_0\(14),
      O => \bias[3]_i_2053_n_0\
    );
\bias[3]_i_2054\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1246\(13),
      I2 => \bias_reg[3]_i_1246\(12),
      I3 => \^o_sx_reg[15]_0\(12),
      O => \bias[3]_i_2054_n_0\
    );
\bias[3]_i_2055\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1246\(11),
      I2 => \bias_reg[3]_i_1246\(10),
      I3 => \^o_sx_reg[15]_0\(10),
      O => \bias[3]_i_2055_n_0\
    );
\bias[3]_i_2056\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1246\(9),
      I2 => \bias_reg[3]_i_1246\(8),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \bias[3]_i_2056_n_0\
    );
\bias[3]_i_206\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      O => \bias[3]_i_206_n_0\
    );
\bias[3]_i_2061\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_695\(7),
      I2 => \bias_reg[3]_i_695\(6),
      I3 => \^o_sx_reg[15]_0\(6),
      O => \bias[3]_i_2061_n_0\
    );
\bias[3]_i_2063\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_695\(3),
      I2 => \^o_sx_reg[15]_0\(2),
      I3 => \bias_reg[3]_i_695\(2),
      O => \bias[3]_i_2063_n_0\
    );
\bias[3]_i_2064\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_695\(1),
      I2 => \^o_sx_reg[0]_rep_0\,
      I3 => \bias_reg[3]_i_695\(0),
      O => \bias[3]_i_2064_n_0\
    );
\bias[3]_i_2066\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(4),
      I1 => \bias_reg[3]_i_695\(4),
      I2 => \bias_reg[3]_i_695\(5),
      I3 => \^o_sx_reg[15]_0\(5),
      O => \bias[3]_i_2066_n_0\
    );
\bias[3]_i_207\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      O => \bias[3]_i_207_n_0\
    );
\bias[3]_i_2070\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(14),
      I1 => sprite_shoot_y_e3(15),
      O => \bias[3]_i_2070_n_0\
    );
\bias[3]_i_2071\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(12),
      I1 => sprite_shoot_y_e3(13),
      O => \bias[3]_i_2071_n_0\
    );
\bias[3]_i_2072\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(12),
      I1 => sprite_shoot_y_e3(13),
      O => \bias[3]_i_2072_n_0\
    );
\bias[3]_i_2073\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(10),
      I1 => sprite_shoot_y_e3(11),
      O => \bias[3]_i_2073_n_0\
    );
\bias[3]_i_2078\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(6),
      I1 => sprite_shoot_y_e3(7),
      I2 => sprite_shoot_y_e3(6),
      I3 => \^q\(5),
      O => \bias[3]_i_2078_n_0\
    );
\bias[3]_i_208\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      O => \bias[3]_i_208_n_0\
    );
\bias[3]_i_2083\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => sprite_shoot_y_e3(5),
      I2 => \^q\(3),
      I3 => sprite_shoot_y_e3(4),
      O => \bias[3]_i_2083_n_0\
    );
\bias[3]_i_2084\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => sprite_shoot_y_e3(3),
      I2 => \^q\(1),
      I3 => sprite_shoot_y_e3(2),
      O => \bias[3]_i_2084_n_0\
    );
\bias[3]_i_2085\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__1_0\(0),
      I1 => sprite_shoot_y_e3(1),
      I2 => \^q\(0),
      I3 => sprite_shoot_y_e3(0),
      O => \bias[3]_i_2085_n_0\
    );
\bias[3]_i_2087\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_695\(15),
      O => \o_sx_reg[15]_10\(3)
    );
\bias[3]_i_2088\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_695\(13),
      O => \o_sx_reg[15]_10\(2)
    );
\bias[3]_i_2089\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_695\(13),
      O => \o_sx_reg[15]_10\(1)
    );
\bias[3]_i_209\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      O => \bias[3]_i_209_n_0\
    );
\bias[3]_i_2090\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_695\(11),
      O => \o_sx_reg[15]_10\(0)
    );
\bias[3]_i_2095\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[3]_i_2095_n_0\
    );
\bias[3]_i_2096\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[3]_i_2096_n_0\
    );
\bias[3]_i_2097\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__0_0\,
      O => \bias[3]_i_2097_n_0\
    );
\bias[3]_i_2098\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[0]_rep_0\(0),
      O => \bias[3]_i_2098_n_0\
    );
\bias[3]_i_2099\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[3]_i_2099_n_0\
    );
\bias[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00AC0C0C0E000"
    )
        port map (
      I0 => \bias[3]_i_65_n_0\,
      I1 => \bias[3]_i_66_n_0\,
      I2 => \gfx_inst/enemy1/sprite_render_y00_out\(5),
      I3 => \gfx_inst/enemy1/sprite_render_y00_out\(3),
      I4 => \gfx_inst/enemy1/sprite_render_y00_out\(2),
      I5 => \gfx_inst/enemy1/sprite_render_y00_out\(4),
      O => \bias[3]_i_21_n_0\
    );
\bias[3]_i_2100\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[3]_i_2100_n_0\
    );
\bias[3]_i_2101\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__0_0\,
      O => \bias[3]_i_2101_n_0\
    );
\bias[3]_i_2102\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[0]_rep_0\(0),
      O => \bias[3]_i_2102_n_0\
    );
\bias[3]_i_2104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[7]_rep_0\,
      I1 => sprite_p1_x(7),
      O => \bias[3]_i_2104_n_0\
    );
\bias[3]_i_2107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[5]_rep__0_0\,
      I1 => sprite_p1_x(5),
      O => \bias[3]_i_2107_n_0\
    );
\bias[3]_i_2108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[4]_rep__0_0\,
      I1 => sprite_p1_x(4),
      O => \bias[3]_i_2108_n_0\
    );
\bias[3]_i_2109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00000302000000"
    )
        port map (
      I0 => \bias[3]_i_2776_n_0\,
      I1 => \^o_sx_reg[4]_rep__0_0\,
      I2 => \^o_sx_reg[5]_rep__0_0\,
      I3 => \^o_sx_reg[3]_rep__1_0\(0),
      I4 => \^o_sx_reg[15]_0\(2),
      I5 => \bias[3]_i_2777_n_0\,
      O => \bias[3]_i_2109_n_0\
    );
\bias[3]_i_2110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A00003000"
    )
        port map (
      I0 => \bias[3]_i_2778_n_0\,
      I1 => \bias[3]_i_2779_n_0\,
      I2 => \^q\(2),
      I3 => \^o_sx_reg[3]_rep__1_0\(0),
      I4 => \^o_sx_reg[6]_rep_0\,
      I5 => \^q\(3),
      O => \bias[3]_i_2110_n_0\
    );
\bias[3]_i_2111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00202020"
    )
        port map (
      I0 => \bias[4]_i_19_0\,
      I1 => \^o_sx_reg[3]_rep__1_0\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^o_sx_reg[5]_rep__0_0\,
      I5 => \bias[3]_i_2780_n_0\,
      O => \bias[3]_i_2111_n_0\
    );
\bias[3]_i_2112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^o_sx_reg[6]_rep_0\,
      I1 => \^o_sx_reg[7]_rep_0\,
      I2 => \^o_sx_reg[5]_rep__0_0\,
      I3 => \^o_sx_reg[3]_rep__1_0\(0),
      I4 => \^o_sx_reg[15]_0\(2),
      I5 => \bias[3]_i_1322_0\,
      O => \bias[3]_i_2112_n_0\
    );
\bias[3]_i_2113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000088808000800"
    )
        port map (
      I0 => \^o_sx_reg[7]_rep_0\,
      I1 => \^o_sx_reg[15]_0\(2),
      I2 => \^o_sx_reg[6]_rep_0\,
      I3 => \^o_sx_reg[3]_rep__1_0\(0),
      I4 => \^o_sx_reg[5]_rep__0_0\,
      I5 => \^o_sx_reg[4]_rep__0_0\,
      O => \bias[3]_i_2113_n_0\
    );
\bias[3]_i_2114\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^o_sx_reg[5]_rep__0_0\,
      I1 => \^q\(3),
      O => \bias[3]_i_2114_n_0\
    );
\bias[3]_i_212\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01880248"
    )
        port map (
      I0 => \gfx_inst/enemy1/sel0\(0),
      I1 => \gfx_inst/enemy1/sprite_render_y00_out\(3),
      I2 => \gfx_inst/enemy1/sprite_render_y00_out\(4),
      I3 => \gfx_inst/enemy1/sprite_render_y00_out\(5),
      I4 => \gfx_inst/enemy1/sprite_render_y00_out\(2),
      O => \bias[3]_i_212_n_0\
    );
\bias[3]_i_2121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep__1_0\(0),
      I1 => \bias_reg[3]_i_1399_3\,
      O => \bias[3]_i_2121_n_0\
    );
\bias[3]_i_2122\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_1399_2\,
      O => \bias[3]_i_2122_n_0\
    );
\bias[3]_i_2123\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1399_1\,
      O => \bias[3]_i_2123_n_0\
    );
\bias[3]_i_2124\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => \bias_reg[3]_i_1399_0\,
      O => \bias[3]_i_2124_n_0\
    );
\bias[3]_i_2126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1407_1\(1),
      I1 => \^o_sx_reg[15]_0\(14),
      I2 => \^o_sx_reg[15]_0\(15),
      I3 => \bias_reg[3]_i_1407_1\(2),
      O => \bias[3]_i_2126_n_0\
    );
\bias[3]_i_2127\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1407_0\(3),
      I1 => \^o_sx_reg[15]_0\(12),
      I2 => \^o_sx_reg[15]_0\(13),
      I3 => \bias_reg[3]_i_1407_1\(0),
      O => \bias[3]_i_2127_n_0\
    );
\bias[3]_i_2128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1407_0\(1),
      I1 => \^o_sx_reg[15]_0\(10),
      I2 => \^o_sx_reg[15]_0\(11),
      I3 => \bias_reg[3]_i_1407_0\(2),
      O => \bias[3]_i_2128_n_0\
    );
\bias[3]_i_2129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => O(3),
      I1 => \^o_sx_reg[15]_0\(8),
      I2 => \^o_sx_reg[15]_0\(9),
      I3 => \bias_reg[3]_i_1407_0\(0),
      O => \bias[3]_i_2129_n_0\
    );
\bias[3]_i_213\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0830"
    )
        port map (
      I0 => \gfx_inst/enemy1/sprite_render_y00_out\(2),
      I1 => \gfx_inst/enemy1/sprite_render_y00_out\(4),
      I2 => \gfx_inst/enemy1/sprite_render_y00_out\(5),
      I3 => \gfx_inst/enemy1/sprite_render_y00_out\(3),
      O => \bias[3]_i_213_n_0\
    );
\bias[3]_i_2130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_1407_1\(2),
      I2 => \bias_reg[3]_i_1407_1\(1),
      I3 => \^o_sx_reg[15]_0\(14),
      O => \bias[3]_i_2130_n_0\
    );
\bias[3]_i_2131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1407_1\(0),
      I2 => \bias_reg[3]_i_1407_0\(3),
      I3 => \^o_sx_reg[15]_0\(12),
      O => \bias[3]_i_2131_n_0\
    );
\bias[3]_i_2132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1407_0\(2),
      I2 => \bias_reg[3]_i_1407_0\(1),
      I3 => \^o_sx_reg[15]_0\(10),
      O => \bias[3]_i_2132_n_0\
    );
\bias[3]_i_2133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1407_0\(0),
      I2 => O(3),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \bias[3]_i_2133_n_0\
    );
\bias[3]_i_2134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[6]_rep_0\,
      I1 => \bias_reg[3]_i_1409_0\,
      I2 => \bias_reg[3]_i_1409_1\,
      I3 => \^o_sx_reg[7]_rep_0\,
      O => \bias[3]_i_2134_n_0\
    );
\bias[3]_i_2135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[4]_rep__0_0\,
      I1 => \bias_reg[3]_i_932_0\,
      I2 => \bias_reg[3]_i_932_1\,
      I3 => \^o_sx_reg[5]_rep__0_0\,
      O => \bias[3]_i_2135_n_0\
    );
\bias[3]_i_2136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_1399_2\,
      I2 => \bias_reg[3]_i_1399_3\,
      I3 => \^o_sx_reg[3]_rep_0\,
      O => \bias[3]_i_2136_n_0\
    );
\bias[3]_i_2137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => \bias_reg[3]_i_1399_0\,
      I2 => \bias_reg[3]_i_1399_1\,
      I3 => \^o_sx_reg[15]_0\(1),
      O => \bias[3]_i_2137_n_0\
    );
\bias[3]_i_214\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep__1_0\(0),
      I1 => sprite_e1_x(3),
      O => \bias[3]_i_214_n_0\
    );
\bias[3]_i_2143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \bias[3]_i_2143_n_0\
    );
\bias[3]_i_2145\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      I1 => \^q\(5),
      O => \bias[3]_i_2145_n_0\
    );
\bias[3]_i_2146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_2146_n_0\
    );
\bias[3]_i_2147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \bias[3]_i_2147_n_0\
    );
\bias[3]_i_215\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => sprite_e1_x(2),
      O => \bias[3]_i_215_n_0\
    );
\bias[3]_i_2150\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \bias[3]_i_2150_n_0\
    );
\bias[3]_i_2151\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \bias[3]_i_2151_n_0\
    );
\bias[3]_i_2152\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \bias[3]_i_2152_n_0\
    );
\bias[3]_i_2155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1432_2\(1),
      I1 => \^o_sx_reg[15]_0\(14),
      I2 => \^o_sx_reg[15]_0\(15),
      I3 => \bias_reg[3]_i_1432_2\(2),
      O => \bias[3]_i_2155_n_0\
    );
\bias[3]_i_2156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1432_1\(3),
      I1 => \^o_sx_reg[15]_0\(12),
      I2 => \^o_sx_reg[15]_0\(13),
      I3 => \bias_reg[3]_i_1432_2\(0),
      O => \bias[3]_i_2156_n_0\
    );
\bias[3]_i_2157\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1432_1\(1),
      I1 => \^o_sx_reg[15]_0\(10),
      I2 => \^o_sx_reg[15]_0\(11),
      I3 => \bias_reg[3]_i_1432_1\(2),
      O => \bias[3]_i_2157_n_0\
    );
\bias[3]_i_2158\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1432_0\(3),
      I1 => \^o_sx_reg[15]_0\(8),
      I2 => \^o_sx_reg[15]_0\(9),
      I3 => \bias_reg[3]_i_1432_1\(0),
      O => \bias[3]_i_2158_n_0\
    );
\bias[3]_i_2159\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_1432_2\(2),
      I2 => \bias_reg[3]_i_1432_2\(1),
      I3 => \^o_sx_reg[15]_0\(14),
      O => \bias[3]_i_2159_n_0\
    );
\bias[3]_i_216\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => sprite_e1_x(1),
      O => \bias[3]_i_216_n_0\
    );
\bias[3]_i_2160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1432_2\(0),
      I2 => \bias_reg[3]_i_1432_1\(3),
      I3 => \^o_sx_reg[15]_0\(12),
      O => \bias[3]_i_2160_n_0\
    );
\bias[3]_i_2161\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1432_1\(2),
      I2 => \bias_reg[3]_i_1432_1\(1),
      I3 => \^o_sx_reg[15]_0\(10),
      O => \bias[3]_i_2161_n_0\
    );
\bias[3]_i_2162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1432_1\(0),
      I2 => \bias_reg[3]_i_1432_0\(3),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \bias[3]_i_2162_n_0\
    );
\bias[3]_i_2163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[6]_rep_0\,
      I1 => sprite_stage2_e2_x(6),
      I2 => sprite_stage2_e2_x(7),
      I3 => \^o_sx_reg[7]_rep_0\,
      O => \bias[3]_i_2163_n_0\
    );
\bias[3]_i_2164\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[4]_rep__0_0\,
      I1 => sprite_stage2_e2_x(4),
      I2 => sprite_stage2_e2_x(5),
      I3 => \^o_sx_reg[5]_rep__0_0\,
      O => \bias[3]_i_2164_n_0\
    );
\bias[3]_i_2165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => sprite_stage2_e2_x(2),
      I2 => sprite_stage2_e2_x(3),
      I3 => \^o_sx_reg[3]_rep_0\,
      O => \bias[3]_i_2165_n_0\
    );
\bias[3]_i_2166\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => sprite_stage2_e2_x(0),
      I2 => sprite_stage2_e2_x(1),
      I3 => \^o_sx_reg[15]_0\(1),
      O => \bias[3]_i_2166_n_0\
    );
\bias[3]_i_217\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => sprite_e1_x(0),
      O => \bias[3]_i_217_n_0\
    );
\bias[3]_i_2172\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \bias[3]_i_2172_n_0\
    );
\bias[3]_i_2174\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      I1 => \^q\(5),
      O => \bias[3]_i_2174_n_0\
    );
\bias[3]_i_2175\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_2175_n_0\
    );
\bias[3]_i_2176\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \bias[3]_i_2176_n_0\
    );
\bias[3]_i_2179\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \bias[3]_i_2179_n_0\
    );
\bias[3]_i_218\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      I1 => \^q\(12),
      I2 => \^q\(11),
      I3 => \^q\(13),
      O => \bias[3]_i_218_n_0\
    );
\bias[3]_i_2180\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \bias[3]_i_2180_n_0\
    );
\bias[3]_i_2181\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \bias[3]_i_2181_n_0\
    );
\bias[3]_i_2183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0880808220202000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^o_sy_reg[5]_rep_0\,
      I2 => \^q\(2),
      I3 => \^o_sy_reg[1]_rep__1_0\(0),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \bias[3]_i_2183_n_0\
    );
\bias[3]_i_2184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AA0000000001555"
    )
        port map (
      I0 => \^o_sx_reg[5]_rep__0_0\,
      I1 => \^o_sx_reg[4]_rep__0_0\,
      I2 => \^o_sx_reg[15]_0\(2),
      I3 => \^o_sx_reg[3]_rep__0_0\,
      I4 => \^o_sx_reg[6]_rep_0\,
      I5 => \^o_sx_reg[7]_rep_0\,
      O => \bias[3]_i_2184_n_0\
    );
\bias[3]_i_2185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200A80000802A00"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^o_sy_reg[1]_rep__1_0\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_2185_n_0\
    );
\bias[3]_i_2186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000088800088880"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^o_sy_reg[1]_rep__0_0\,
      I4 => \^q\(2),
      I5 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_2186_n_0\
    );
\bias[3]_i_2187\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFC57FF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^o_sy_reg[1]_rep__1_0\(0),
      I3 => \^q\(2),
      I4 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_2187_n_0\
    );
\bias[3]_i_2188\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[3]_i_2188_n_0\
    );
\bias[3]_i_2189\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[3]_i_2189_n_0\
    );
\bias[3]_i_2190\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      O => \bias[3]_i_2190_n_0\
    );
\bias[3]_i_2191\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \bias[3]_i_2191_n_0\
    );
\bias[3]_i_2192\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \bias[3]_i_2192_n_0\
    );
\bias[3]_i_2194\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1494_2\(1),
      I1 => \^o_sx_reg[15]_0\(14),
      I2 => \^o_sx_reg[15]_0\(15),
      I3 => \bias_reg[3]_i_1494_2\(2),
      O => \bias[3]_i_2194_n_0\
    );
\bias[3]_i_2195\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1494_1\(3),
      I1 => \^o_sx_reg[15]_0\(12),
      I2 => \^o_sx_reg[15]_0\(13),
      I3 => \bias_reg[3]_i_1494_2\(0),
      O => \bias[3]_i_2195_n_0\
    );
\bias[3]_i_2196\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1494_1\(1),
      I1 => \^o_sx_reg[15]_0\(10),
      I2 => \^o_sx_reg[15]_0\(11),
      I3 => \bias_reg[3]_i_1494_1\(2),
      O => \bias[3]_i_2196_n_0\
    );
\bias[3]_i_2197\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1494_0\(3),
      I1 => \^o_sx_reg[15]_0\(8),
      I2 => \^o_sx_reg[15]_0\(9),
      I3 => \bias_reg[3]_i_1494_1\(0),
      O => \bias[3]_i_2197_n_0\
    );
\bias[3]_i_2198\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_1494_2\(2),
      I2 => \bias_reg[3]_i_1494_2\(1),
      I3 => \^o_sx_reg[15]_0\(14),
      O => \bias[3]_i_2198_n_0\
    );
\bias[3]_i_2199\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1494_2\(0),
      I2 => \bias_reg[3]_i_1494_1\(3),
      I3 => \^o_sx_reg[15]_0\(12),
      O => \bias[3]_i_2199_n_0\
    );
\bias[3]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \gfx_inst/enemy1/sprite_hit_x17_in\,
      I1 => \gfx_inst/enemy1/sprite_hit_y16_in\,
      I2 => notcollision,
      I3 => \bias_reg[3]_i_71_n_0\,
      I4 => \bias[3]_i_7_0\(0),
      O => \bias[3]_i_22_n_0\
    );
\bias[3]_i_2200\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1494_1\(2),
      I2 => \bias_reg[3]_i_1494_1\(1),
      I3 => \^o_sx_reg[15]_0\(10),
      O => \bias[3]_i_2200_n_0\
    );
\bias[3]_i_2201\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1494_1\(0),
      I2 => \bias_reg[3]_i_1494_0\(3),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \bias[3]_i_2201_n_0\
    );
\bias[3]_i_2202\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(6),
      I1 => \bias_reg[3]_i_1496_0\,
      I2 => \bias_reg[3]_i_1496_1\,
      I3 => \^o_sx_reg[15]_0\(7),
      O => \bias[3]_i_2202_n_0\
    );
\bias[3]_i_2203\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^di\(0),
      I1 => \bias_reg[4]_i_135_0\,
      I2 => \bias_reg[4]_i_135_1\,
      I3 => \^o_sx_reg[15]_0\(5),
      O => \bias[3]_i_2203_n_0\
    );
\bias[3]_i_2204\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \bias_reg[4]_i_142_2\,
      I2 => \bias_reg[4]_i_142_3\,
      I3 => \^o_sx_reg[3]_rep_0\,
      O => \bias[3]_i_2204_n_0\
    );
\bias[3]_i_2205\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => \bias_reg[4]_i_142_0\,
      I2 => \bias_reg[4]_i_142_1\,
      I3 => \^o_sx_reg[15]_0\(1),
      O => \bias[3]_i_2205_n_0\
    );
\bias[3]_i_221\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \bias[4]_i_50_n_0\,
      I1 => \bias[4]_i_51_n_0\,
      I2 => \gfx_inst/enemy5/sprite_data\(0),
      O => \gfx_inst/sprite_green_e5\(0)
    );
\bias[3]_i_2211\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \bias[3]_i_2211_n_0\
    );
\bias[3]_i_2213\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      I1 => \^q\(5),
      O => \bias[3]_i_2213_n_0\
    );
\bias[3]_i_2214\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \bias[3]_i_2214_n_0\
    );
\bias[3]_i_2215\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \bias[3]_i_2215_n_0\
    );
\bias[3]_i_2218\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \bias[3]_i_2218_n_0\
    );
\bias[3]_i_2219\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \bias[3]_i_2219_n_0\
    );
\bias[3]_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \bias[3]_i_470_n_0\,
      I1 => \^q\(3),
      I2 => \bias[3]_i_471_n_0\,
      I3 => \^q\(2),
      I4 => \bias[3]_i_472_n_0\,
      I5 => \^o_sy_reg[5]_rep_0\,
      O => \gfx_inst/sprite_red4\(0)
    );
\bias[3]_i_2220\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \bias[3]_i_2220_n_0\
    );
\bias[3]_i_2223\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1519_2\(1),
      I1 => \^o_sx_reg[15]_0\(14),
      I2 => \^o_sx_reg[15]_0\(15),
      I3 => \bias_reg[3]_i_1519_2\(2),
      O => \bias[3]_i_2223_n_0\
    );
\bias[3]_i_2224\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1519_1\(3),
      I1 => \^o_sx_reg[15]_0\(12),
      I2 => \^o_sx_reg[15]_0\(13),
      I3 => \bias_reg[3]_i_1519_2\(0),
      O => \bias[3]_i_2224_n_0\
    );
\bias[3]_i_2225\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1519_1\(1),
      I1 => \^o_sx_reg[15]_0\(10),
      I2 => \^o_sx_reg[15]_0\(11),
      I3 => \bias_reg[3]_i_1519_1\(2),
      O => \bias[3]_i_2225_n_0\
    );
\bias[3]_i_2226\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1519_0\(3),
      I1 => \^o_sx_reg[15]_0\(8),
      I2 => \^o_sx_reg[15]_0\(9),
      I3 => \bias_reg[3]_i_1519_1\(0),
      O => \bias[3]_i_2226_n_0\
    );
\bias[3]_i_2227\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_1519_2\(2),
      I2 => \bias_reg[3]_i_1519_2\(1),
      I3 => \^o_sx_reg[15]_0\(14),
      O => \bias[3]_i_2227_n_0\
    );
\bias[3]_i_2228\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1519_2\(0),
      I2 => \bias_reg[3]_i_1519_1\(3),
      I3 => \^o_sx_reg[15]_0\(12),
      O => \bias[3]_i_2228_n_0\
    );
\bias[3]_i_2229\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1519_1\(2),
      I2 => \bias_reg[3]_i_1519_1\(1),
      I3 => \^o_sx_reg[15]_0\(10),
      O => \bias[3]_i_2229_n_0\
    );
\bias[3]_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE4440000E444"
    )
        port map (
      I0 => \bias[3]_i_473_n_0\,
      I1 => \bias[3]_i_474_n_0\,
      I2 => \bias[3]_i_475_n_0\,
      I3 => \bias[3]_i_476_n_0\,
      I4 => \bias[3]_i_477_n_0\,
      I5 => \bias[3]_i_478_n_0\,
      O => \gfx_inst/sprite_red3\(0)
    );
\bias[3]_i_2230\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1519_1\(0),
      I2 => \bias_reg[3]_i_1519_0\(3),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \bias[3]_i_2230_n_0\
    );
\bias[3]_i_2231\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(6),
      I1 => \bias_reg[3]_i_1521_0\,
      I2 => \bias_reg[3]_i_1521_1\,
      I3 => \^o_sx_reg[15]_0\(7),
      O => \bias[3]_i_2231_n_0\
    );
\bias[3]_i_2232\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^di\(0),
      I1 => \bias_reg[3]_i_971_0\,
      I2 => \bias_reg[3]_i_971_1\,
      I3 => \^o_sx_reg[15]_0\(5),
      O => \bias[3]_i_2232_n_0\
    );
\bias[3]_i_2233\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_978_2\,
      I2 => \bias_reg[3]_i_978_3\,
      I3 => \^o_sx_reg[3]_rep_0\,
      O => \bias[3]_i_2233_n_0\
    );
\bias[3]_i_2234\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => \bias_reg[3]_i_978_0\,
      I2 => \bias_reg[3]_i_978_1\,
      I3 => \^o_sx_reg[15]_0\(1),
      O => \bias[3]_i_2234_n_0\
    );
\bias[3]_i_224\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E0"
    )
        port map (
      I0 => \bias[4]_i_50_n_0\,
      I1 => \bias[4]_i_51_n_0\,
      I2 => \bias[4]_i_53_n_0\,
      I3 => \gfx_inst/enemy5/sprite_data\(0),
      O => \gfx_inst/sprite_hit_e5\
    );
\bias[3]_i_2240\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \bias[3]_i_2240_n_0\
    );
\bias[3]_i_2242\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      I1 => \^q\(5),
      O => \bias[3]_i_2242_n_0\
    );
\bias[3]_i_2243\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \bias[3]_i_2243_n_0\
    );
\bias[3]_i_2244\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \bias[3]_i_2244_n_0\
    );
\bias[3]_i_2247\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \bias[3]_i_2247_n_0\
    );
\bias[3]_i_2248\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \bias[3]_i_2248_n_0\
    );
\bias[3]_i_2249\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \bias[3]_i_2249_n_0\
    );
\bias[3]_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \^o_sx_reg[15]_0\(13),
      I2 => \bias[3]_i_479_n_0\,
      I3 => \^o_sx_reg[15]_0\(12),
      I4 => \bias[3]_i_77_0\,
      I5 => \bias[3]_i_78_0\,
      O => \gfx_inst/o_red167_out\
    );
\bias[3]_i_2252\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1544_2\(1),
      I1 => \^o_sx_reg[15]_0\(14),
      I2 => \^o_sx_reg[15]_0\(15),
      I3 => \bias_reg[3]_i_1544_2\(2),
      O => \bias[3]_i_2252_n_0\
    );
\bias[3]_i_2253\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1544_1\(3),
      I1 => \^o_sx_reg[15]_0\(12),
      I2 => \^o_sx_reg[15]_0\(13),
      I3 => \bias_reg[3]_i_1544_2\(0),
      O => \bias[3]_i_2253_n_0\
    );
\bias[3]_i_2254\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1544_1\(1),
      I1 => \^o_sx_reg[15]_0\(10),
      I2 => \^o_sx_reg[15]_0\(11),
      I3 => \bias_reg[3]_i_1544_1\(2),
      O => \bias[3]_i_2254_n_0\
    );
\bias[3]_i_2255\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1544_0\(3),
      I1 => \^o_sx_reg[15]_0\(8),
      I2 => \^o_sx_reg[15]_0\(9),
      I3 => \bias_reg[3]_i_1544_1\(0),
      O => \bias[3]_i_2255_n_0\
    );
\bias[3]_i_2256\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_1544_2\(2),
      I2 => \bias_reg[3]_i_1544_2\(1),
      I3 => \^o_sx_reg[15]_0\(14),
      O => \bias[3]_i_2256_n_0\
    );
\bias[3]_i_2257\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1544_2\(0),
      I2 => \bias_reg[3]_i_1544_1\(3),
      I3 => \^o_sx_reg[15]_0\(12),
      O => \bias[3]_i_2257_n_0\
    );
\bias[3]_i_2258\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1544_1\(2),
      I2 => \bias_reg[3]_i_1544_1\(1),
      I3 => \^o_sx_reg[15]_0\(10),
      O => \bias[3]_i_2258_n_0\
    );
\bias[3]_i_2259\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1544_1\(0),
      I2 => \bias_reg[3]_i_1544_0\(3),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \bias[3]_i_2259_n_0\
    );
\bias[3]_i_226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \bias[3]_i_482_n_0\,
      I1 => \bias[3]_i_483_n_0\,
      I2 => \bias[3]_i_484_n_0\,
      I3 => \bias[3]_i_485_n_0\,
      I4 => \bias[3]_i_486_n_0\,
      I5 => \gfx_inst/sprite_red3\(0),
      O => \gfx_inst/sprite_hit3\
    );
\bias[3]_i_2260\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(6),
      I1 => sprite_stage2_e4_x(6),
      I2 => sprite_stage2_e4_x(7),
      I3 => \^o_sx_reg[15]_0\(7),
      O => \bias[3]_i_2260_n_0\
    );
\bias[3]_i_2261\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^di\(0),
      I1 => sprite_stage2_e4_x(4),
      I2 => sprite_stage2_e4_x(5),
      I3 => \^o_sx_reg[15]_0\(5),
      O => \bias[3]_i_2261_n_0\
    );
\bias[3]_i_2262\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => sprite_stage2_e4_x(2),
      I2 => sprite_stage2_e4_x(3),
      I3 => \^o_sx_reg[3]_rep_0\,
      O => \bias[3]_i_2262_n_0\
    );
\bias[3]_i_2263\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => sprite_stage2_e4_x(0),
      I2 => sprite_stage2_e4_x(1),
      I3 => \^o_sx_reg[15]_0\(1),
      O => \bias[3]_i_2263_n_0\
    );
\bias[3]_i_2269\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \bias[3]_i_2269_n_0\
    );
\bias[3]_i_227\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bias[3]_i_487_n_0\,
      I1 => \^o_sy_reg[5]_rep_0\,
      O => \gfx_inst/sprite_red_s4\(0)
    );
\bias[3]_i_2271\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      I1 => \^q\(5),
      O => \bias[3]_i_2271_n_0\
    );
\bias[3]_i_2272\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \bias[3]_i_2272_n_0\
    );
\bias[3]_i_2273\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \bias[3]_i_2273_n_0\
    );
\bias[3]_i_2276\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \bias[3]_i_2276_n_0\
    );
\bias[3]_i_2277\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \bias[3]_i_2277_n_0\
    );
\bias[3]_i_2278\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \bias[3]_i_2278_n_0\
    );
\bias[3]_i_228\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bias[3]_i_488_n_0\,
      I1 => \^o_sy_reg[5]_rep_0\,
      O => \gfx_inst/sprite_red_s6\(0)
    );
\bias[3]_i_2281\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1600_2\(1),
      I1 => \^o_sx_reg[15]_0\(14),
      I2 => \^o_sx_reg[15]_0\(15),
      I3 => \bias_reg[3]_i_1600_2\(2),
      O => \bias[3]_i_2281_n_0\
    );
\bias[3]_i_2282\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1600_1\(3),
      I1 => \^o_sx_reg[15]_0\(12),
      I2 => \^o_sx_reg[15]_0\(13),
      I3 => \bias_reg[3]_i_1600_2\(0),
      O => \bias[3]_i_2282_n_0\
    );
\bias[3]_i_2283\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1600_1\(1),
      I1 => \^o_sx_reg[15]_0\(10),
      I2 => \^o_sx_reg[15]_0\(11),
      I3 => \bias_reg[3]_i_1600_1\(2),
      O => \bias[3]_i_2283_n_0\
    );
\bias[3]_i_2284\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1600_0\(3),
      I1 => \^o_sx_reg[15]_0\(8),
      I2 => \^o_sx_reg[15]_0\(9),
      I3 => \bias_reg[3]_i_1600_1\(0),
      O => \bias[3]_i_2284_n_0\
    );
\bias[3]_i_2285\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_1600_2\(2),
      I2 => \bias_reg[3]_i_1600_2\(1),
      I3 => \^o_sx_reg[15]_0\(14),
      O => \bias[3]_i_2285_n_0\
    );
\bias[3]_i_2286\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1600_2\(0),
      I2 => \bias_reg[3]_i_1600_1\(3),
      I3 => \^o_sx_reg[15]_0\(12),
      O => \bias[3]_i_2286_n_0\
    );
\bias[3]_i_2287\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1600_1\(2),
      I2 => \bias_reg[3]_i_1600_1\(1),
      I3 => \^o_sx_reg[15]_0\(10),
      O => \bias[3]_i_2287_n_0\
    );
\bias[3]_i_2288\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1600_1\(0),
      I2 => \bias_reg[3]_i_1600_0\(3),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \bias[3]_i_2288_n_0\
    );
\bias[3]_i_2289\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(6),
      I1 => \bias_reg[3]_i_1602_0\,
      I2 => \bias_reg[3]_i_1602_1\,
      I3 => \^o_sx_reg[15]_0\(7),
      O => \bias[3]_i_2289_n_0\
    );
\bias[3]_i_229\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bias[3]_i_489_n_0\,
      I1 => \^o_sy_reg[5]_rep_0\,
      O => \gfx_inst/sprite_red_s5\(0)
    );
\bias[3]_i_2290\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^di\(0),
      I1 => \bias_reg[3]_i_1000_0\,
      I2 => \bias_reg[3]_i_1000_1\,
      I3 => \^o_sx_reg[15]_0\(5),
      O => \bias[3]_i_2290_n_0\
    );
\bias[3]_i_2291\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_1007_2\,
      I2 => \bias_reg[3]_i_1007_3\,
      I3 => \^o_sx_reg[3]_rep_0\,
      O => \bias[3]_i_2291_n_0\
    );
\bias[3]_i_2292\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => \bias_reg[3]_i_1007_0\,
      I2 => \bias_reg[3]_i_1007_1\,
      I3 => \^o_sx_reg[15]_0\(1),
      O => \bias[3]_i_2292_n_0\
    );
\bias[3]_i_2298\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \bias[3]_i_2298_n_0\
    );
\bias[3]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEA"
    )
        port map (
      I0 => \bias[3]_i_73_n_0\,
      I1 => \bias[3]_i_74_n_0\,
      I2 => \gfx_inst/enemy1/sel0\(3),
      I3 => \gfx_inst/enemy1/sel0\(2),
      I4 => \gfx_inst/enemy1/sel0\(1),
      O => \gfx_inst/enemy1/sprite_data\(0)
    );
\bias[3]_i_230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \bias[3]_i_487_n_0\,
      I1 => \bias[3]_i_490_n_0\,
      I2 => \^o_sx_reg[15]_0\(8),
      I3 => \bias[3]_i_491_n_0\,
      I4 => \bias[3]_i_78_1\,
      I5 => \bias[3]_i_78_0\,
      O => \gfx_inst/o_red160_out\
    );
\bias[3]_i_2300\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      I1 => \^q\(5),
      O => \bias[3]_i_2300_n_0\
    );
\bias[3]_i_2301\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \bias[3]_i_2301_n_0\
    );
\bias[3]_i_2302\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \bias[3]_i_2302_n_0\
    );
\bias[3]_i_2305\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \bias[3]_i_2305_n_0\
    );
\bias[3]_i_2306\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \bias[3]_i_2306_n_0\
    );
\bias[3]_i_2307\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \bias[3]_i_2307_n_0\
    );
\bias[3]_i_231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \^o_sx_reg[15]_0\(13),
      I2 => \bias[3]_i_493_n_0\,
      I3 => \^o_sx_reg[15]_0\(14),
      I4 => \^o_sx_reg[15]_0\(12),
      I5 => p_0_in56_in,
      O => \gfx_inst/o_red157_out\
    );
\bias[3]_i_2310\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \bias[3]_i_2310_n_0\
    );
\bias[3]_i_2311\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \bias[3]_i_2311_n_0\
    );
\bias[3]_i_2312\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \bias[3]_i_2312_n_0\
    );
\bias[3]_i_2316\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_2322_2\,
      I2 => \bias_reg[3]_i_2322_3\,
      I3 => \^o_sx_reg[3]_rep_0\,
      O => \bias[3]_i_2316_n_0\
    );
\bias[3]_i_2317\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => \bias_reg[3]_i_2322_0\,
      I2 => \bias_reg[3]_i_2322_1\,
      I3 => \^o_sx_reg[15]_0\(1),
      O => \bias[3]_i_2317_n_0\
    );
\bias[3]_i_2318\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1630_1\,
      I2 => \^o_sx_reg[15]_0\(6),
      I3 => \bias_reg[3]_i_1630_2\,
      O => \bias[3]_i_2318_n_0\
    );
\bias[3]_i_2319\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1630_0\,
      I2 => \^di\(0),
      I3 => \bias_reg[3]_i_594_0\,
      O => \bias[3]_i_2319_n_0\
    );
\bias[3]_i_232\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => p_0_in30_in,
      I1 => \^o_sx_reg[15]_0\(11),
      I2 => \^o_sx_reg[15]_0\(13),
      I3 => \bias[3]_i_496_n_0\,
      I4 => \^o_sx_reg[15]_0\(14),
      I5 => \^o_sx_reg[15]_0\(12),
      O => \gfx_inst/o_red158_out\
    );
\bias[3]_i_2320\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_2322_2\,
      I2 => \bias_reg[3]_i_2322_3\,
      I3 => \^o_sx_reg[3]_rep_0\,
      O => \bias[3]_i_2320_n_0\
    );
\bias[3]_i_2321\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => \bias_reg[3]_i_2322_0\,
      I2 => \bias_reg[3]_i_2322_1\,
      I3 => \^o_sx_reg[15]_0\(1),
      O => \bias[3]_i_2321_n_0\
    );
\bias[3]_i_2323\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \bias_reg[3]_i_1639_2\(2),
      I1 => \^o_sx_reg[15]_0\(15),
      I2 => \bias_reg[3]_i_1639_2\(1),
      I3 => \^o_sx_reg[15]_0\(14),
      O => \bias[3]_i_2323_n_0\
    );
\bias[3]_i_2324\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \bias_reg[3]_i_1639_2\(0),
      I1 => \^o_sx_reg[15]_0\(13),
      I2 => \bias_reg[3]_i_1639_1\(3),
      I3 => \^o_sx_reg[15]_0\(12),
      O => \bias[3]_i_2324_n_0\
    );
\bias[3]_i_2325\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \bias_reg[3]_i_1639_1\(2),
      I1 => \^o_sx_reg[15]_0\(11),
      I2 => \bias_reg[3]_i_1639_1\(1),
      I3 => \^o_sx_reg[15]_0\(10),
      O => \bias[3]_i_2325_n_0\
    );
\bias[3]_i_2326\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \bias_reg[3]_i_1639_1\(0),
      I1 => \^o_sx_reg[15]_0\(9),
      I2 => \bias_reg[3]_i_1639_0\(3),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \bias[3]_i_2326_n_0\
    );
\bias[3]_i_2327\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_1639_2\(2),
      I2 => \^o_sx_reg[15]_0\(14),
      I3 => \bias_reg[3]_i_1639_2\(1),
      O => \bias[3]_i_2327_n_0\
    );
\bias[3]_i_2328\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1639_2\(0),
      I2 => \^o_sx_reg[15]_0\(12),
      I3 => \bias_reg[3]_i_1639_1\(3),
      O => \bias[3]_i_2328_n_0\
    );
\bias[3]_i_2329\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1639_1\(2),
      I2 => \^o_sx_reg[15]_0\(10),
      I3 => \bias_reg[3]_i_1639_1\(1),
      O => \bias[3]_i_2329_n_0\
    );
\bias[3]_i_233\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bias[3]_i_497_n_0\,
      I1 => \^o_sy_reg[5]_rep_0\,
      O => \gfx_inst/sprite_red_s1\(0)
    );
\bias[3]_i_2330\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1639_1\(0),
      I2 => \^o_sx_reg[15]_0\(8),
      I3 => \bias_reg[3]_i_1639_0\(3),
      O => \bias[3]_i_2330_n_0\
    );
\bias[3]_i_2331\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      I1 => \^q\(5),
      O => \bias[3]_i_2331_n_0\
    );
\bias[3]_i_2333\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__1_0\(0),
      I1 => \^q\(0),
      O => \bias[3]_i_2333_n_0\
    );
\bias[3]_i_2334\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      I1 => \^q\(5),
      O => \bias[3]_i_2334_n_0\
    );
\bias[3]_i_2335\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \bias[3]_i_2335_n_0\
    );
\bias[3]_i_2336\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \bias[3]_i_2336_n_0\
    );
\bias[3]_i_2337\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^o_sy_reg[1]_rep__1_0\(0),
      O => \bias[3]_i_2337_n_0\
    );
\bias[3]_i_2339\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \bias[3]_i_2339_n_0\
    );
\bias[3]_i_234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \bias[3]_i_79_2\,
      I1 => \^q\(3),
      I2 => \bias[3]_i_499_n_0\,
      I3 => \^q\(2),
      I4 => \bias[3]_i_500_n_0\,
      I5 => \^o_sy_reg[5]_rep_0\,
      O => \gfx_inst/sprite_red_s3\(0)
    );
\bias[3]_i_2340\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \bias[3]_i_2340_n_0\
    );
\bias[3]_i_2341\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \bias[3]_i_2341_n_0\
    );
\bias[3]_i_2345\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => sprite_stage3_e1_x(2),
      I2 => sprite_stage3_e1_x(3),
      I3 => \^o_sx_reg[3]_rep_0\,
      O => \bias[3]_i_2345_n_0\
    );
\bias[3]_i_2346\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => sprite_stage3_e1_x(0),
      I2 => sprite_stage3_e1_x(1),
      I3 => \^o_sx_reg[15]_0\(1),
      O => \bias[3]_i_2346_n_0\
    );
\bias[3]_i_2347\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => sprite_stage3_e1_x(7),
      I2 => \^o_sx_reg[15]_0\(6),
      I3 => sprite_stage3_e1_x(6),
      O => \bias[3]_i_2347_n_0\
    );
\bias[3]_i_2348\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => sprite_stage3_e1_x(5),
      I2 => \^di\(0),
      I3 => sprite_stage3_e1_x(4),
      O => \bias[3]_i_2348_n_0\
    );
\bias[3]_i_2349\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => sprite_stage3_e1_x(2),
      I2 => sprite_stage3_e1_x(3),
      I3 => \^o_sx_reg[3]_rep_0\,
      O => \bias[3]_i_2349_n_0\
    );
\bias[3]_i_235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \bias[3]_i_79_2\,
      I1 => \^q\(3),
      I2 => \bias[3]_i_501_n_0\,
      I3 => \^q\(2),
      I4 => \bias[3]_i_502_n_0\,
      I5 => \^o_sy_reg[5]_rep_0\,
      O => \gfx_inst/sprite_red_s2\(0)
    );
\bias[3]_i_2350\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => sprite_stage3_e1_x(0),
      I2 => sprite_stage3_e1_x(1),
      I3 => \^o_sx_reg[15]_0\(1),
      O => \bias[3]_i_2350_n_0\
    );
\bias[3]_i_2352\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \bias_reg[3]_i_1664_2\(2),
      I1 => \^o_sx_reg[15]_0\(15),
      I2 => \bias_reg[3]_i_1664_2\(1),
      I3 => \^o_sx_reg[15]_0\(14),
      O => \bias[3]_i_2352_n_0\
    );
\bias[3]_i_2353\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \bias_reg[3]_i_1664_2\(0),
      I1 => \^o_sx_reg[15]_0\(13),
      I2 => \bias_reg[3]_i_1664_1\(3),
      I3 => \^o_sx_reg[15]_0\(12),
      O => \bias[3]_i_2353_n_0\
    );
\bias[3]_i_2354\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \bias_reg[3]_i_1664_1\(2),
      I1 => \^o_sx_reg[15]_0\(11),
      I2 => \bias_reg[3]_i_1664_1\(1),
      I3 => \^o_sx_reg[15]_0\(10),
      O => \bias[3]_i_2354_n_0\
    );
\bias[3]_i_2355\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \bias_reg[3]_i_1664_1\(0),
      I1 => \^o_sx_reg[15]_0\(9),
      I2 => \bias_reg[3]_i_1664_0\(3),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \bias[3]_i_2355_n_0\
    );
\bias[3]_i_2356\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_1664_2\(2),
      I2 => \^o_sx_reg[15]_0\(14),
      I3 => \bias_reg[3]_i_1664_2\(1),
      O => \bias[3]_i_2356_n_0\
    );
\bias[3]_i_2357\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1664_2\(0),
      I2 => \^o_sx_reg[15]_0\(12),
      I3 => \bias_reg[3]_i_1664_1\(3),
      O => \bias[3]_i_2357_n_0\
    );
\bias[3]_i_2358\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1664_1\(2),
      I2 => \^o_sx_reg[15]_0\(10),
      I3 => \bias_reg[3]_i_1664_1\(1),
      O => \bias[3]_i_2358_n_0\
    );
\bias[3]_i_2359\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1664_1\(0),
      I2 => \^o_sx_reg[15]_0\(8),
      I3 => \bias_reg[3]_i_1664_0\(3),
      O => \bias[3]_i_2359_n_0\
    );
\bias[3]_i_236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \^o_sx_reg[15]_0\(13),
      I2 => \bias[3]_i_503_n_0\,
      I3 => \^o_sx_reg[15]_0\(14),
      I4 => \^o_sx_reg[15]_0\(12),
      I5 => p_0_in65_in,
      O => \gfx_inst/o_red166_out\
    );
\bias[3]_i_2360\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      I1 => \^q\(5),
      O => \bias[3]_i_2360_n_0\
    );
\bias[3]_i_2362\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__1_0\(0),
      I1 => \^q\(0),
      O => \bias[3]_i_2362_n_0\
    );
\bias[3]_i_2363\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      I1 => \^q\(5),
      O => \bias[3]_i_2363_n_0\
    );
\bias[3]_i_2364\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \bias[3]_i_2364_n_0\
    );
\bias[3]_i_2365\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \bias[3]_i_2365_n_0\
    );
\bias[3]_i_2366\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^o_sy_reg[1]_rep__1_0\(0),
      O => \bias[3]_i_2366_n_0\
    );
\bias[3]_i_2367\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[3]_i_2367_n_0\
    );
\bias[3]_i_2368\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[3]_i_2368_n_0\
    );
\bias[3]_i_2369\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      O => \bias[3]_i_2369_n_0\
    );
\bias[3]_i_237\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \^o_sx_reg[15]_0\(13),
      I2 => \bias[3]_i_505_n_0\,
      I3 => \^o_sx_reg[15]_0\(12),
      I4 => \bias[3]_i_79_0\,
      I5 => \bias[3]_i_78_0\,
      O => \gfx_inst/o_red162_out\
    );
\bias[3]_i_2370\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \bias[3]_i_2370_n_0\
    );
\bias[3]_i_2371\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \bias[3]_i_2371_n_0\
    );
\bias[3]_i_2373\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1687_2\(1),
      I1 => \^o_sx_reg[15]_0\(14),
      I2 => \^o_sx_reg[15]_0\(15),
      I3 => \bias_reg[3]_i_1687_2\(2),
      O => \bias[3]_i_2373_n_0\
    );
\bias[3]_i_2374\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1687_1\(3),
      I1 => \^o_sx_reg[15]_0\(12),
      I2 => \^o_sx_reg[15]_0\(13),
      I3 => \bias_reg[3]_i_1687_2\(0),
      O => \bias[3]_i_2374_n_0\
    );
\bias[3]_i_2375\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1687_1\(1),
      I1 => \^o_sx_reg[15]_0\(10),
      I2 => \^o_sx_reg[15]_0\(11),
      I3 => \bias_reg[3]_i_1687_1\(2),
      O => \bias[3]_i_2375_n_0\
    );
\bias[3]_i_2376\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1687_0\(3),
      I1 => \^o_sx_reg[15]_0\(8),
      I2 => \^o_sx_reg[15]_0\(9),
      I3 => \bias_reg[3]_i_1687_1\(0),
      O => \bias[3]_i_2376_n_0\
    );
\bias[3]_i_2377\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_1687_2\(2),
      I2 => \bias_reg[3]_i_1687_2\(1),
      I3 => \^o_sx_reg[15]_0\(14),
      O => \bias[3]_i_2377_n_0\
    );
\bias[3]_i_2378\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1687_2\(0),
      I2 => \bias_reg[3]_i_1687_1\(3),
      I3 => \^o_sx_reg[15]_0\(12),
      O => \bias[3]_i_2378_n_0\
    );
\bias[3]_i_2379\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1687_1\(2),
      I2 => \bias_reg[3]_i_1687_1\(1),
      I3 => \^o_sx_reg[15]_0\(10),
      O => \bias[3]_i_2379_n_0\
    );
\bias[3]_i_238\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \^o_sx_reg[15]_0\(13),
      I2 => \bias[3]_i_507_n_0\,
      I3 => \^o_sx_reg[15]_0\(12),
      I4 => \bias[3]_i_79_1\,
      I5 => \bias[3]_i_78_0\,
      O => \gfx_inst/o_red164_out\
    );
\bias[3]_i_2380\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1687_1\(0),
      I2 => \bias_reg[3]_i_1687_0\(3),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \bias[3]_i_2380_n_0\
    );
\bias[3]_i_2381\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(6),
      I1 => \bias_reg[3]_i_1689_0\,
      I2 => \bias_reg[3]_i_1689_1\,
      I3 => \^o_sx_reg[15]_0\(7),
      O => \bias[3]_i_2381_n_0\
    );
\bias[3]_i_2382\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^di\(0),
      I1 => \bias_reg[3]_i_1042_0\,
      I2 => \bias_reg[3]_i_1042_1\,
      I3 => \^o_sx_reg[15]_0\(5),
      O => \bias[3]_i_2382_n_0\
    );
\bias[3]_i_2383\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_1043_2\,
      I2 => \bias_reg[3]_i_1043_3\,
      I3 => \^o_sx_reg[3]_rep_0\,
      O => \bias[3]_i_2383_n_0\
    );
\bias[3]_i_2384\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => \bias_reg[3]_i_1043_0\,
      I2 => \bias_reg[3]_i_1043_1\,
      I3 => \^o_sx_reg[15]_0\(1),
      O => \bias[3]_i_2384_n_0\
    );
\bias[3]_i_239\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \bias[3]_i_509_n_0\,
      I1 => \^q\(3),
      I2 => \bias[3]_i_510_n_0\,
      I3 => \^q\(2),
      I4 => \bias[3]_i_511_n_0\,
      I5 => \^o_sy_reg[5]_rep_0\,
      O => \gfx_inst/sprite_red_s19\(0)
    );
\bias[3]_i_2390\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \bias[3]_i_2390_n_0\
    );
\bias[3]_i_2392\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      I1 => \^q\(5),
      O => \bias[3]_i_2392_n_0\
    );
\bias[3]_i_2393\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \bias[3]_i_2393_n_0\
    );
\bias[3]_i_2394\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \bias[3]_i_2394_n_0\
    );
\bias[3]_i_2397\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \bias[3]_i_2397_n_0\
    );
\bias[3]_i_2398\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \bias[3]_i_2398_n_0\
    );
\bias[3]_i_2399\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \bias[3]_i_2399_n_0\
    );
\bias[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \^sprite_red_p1\(0),
      I1 => \bias[3]_i_76_n_0\,
      I2 => \^q\(8),
      I3 => \^q\(7),
      I4 => \^q\(5),
      I5 => \^q\(14),
      O => \gfx_inst/sprite_hit_p1\
    );
\bias[3]_i_2402\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1725_2\(1),
      I1 => \^o_sx_reg[15]_0\(14),
      I2 => \^o_sx_reg[15]_0\(15),
      I3 => \bias_reg[3]_i_1725_2\(2),
      O => \bias[3]_i_2402_n_0\
    );
\bias[3]_i_2403\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1725_1\(3),
      I1 => \^o_sx_reg[15]_0\(12),
      I2 => \^o_sx_reg[15]_0\(13),
      I3 => \bias_reg[3]_i_1725_2\(0),
      O => \bias[3]_i_2403_n_0\
    );
\bias[3]_i_2404\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1725_1\(1),
      I1 => \^o_sx_reg[15]_0\(10),
      I2 => \^o_sx_reg[15]_0\(11),
      I3 => \bias_reg[3]_i_1725_1\(2),
      O => \bias[3]_i_2404_n_0\
    );
\bias[3]_i_2405\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1725_0\(3),
      I1 => \^o_sx_reg[15]_0\(8),
      I2 => \^o_sx_reg[15]_0\(9),
      I3 => \bias_reg[3]_i_1725_1\(0),
      O => \bias[3]_i_2405_n_0\
    );
\bias[3]_i_2406\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_1725_2\(2),
      I2 => \bias_reg[3]_i_1725_2\(1),
      I3 => \^o_sx_reg[15]_0\(14),
      O => \bias[3]_i_2406_n_0\
    );
\bias[3]_i_2407\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1725_2\(0),
      I2 => \bias_reg[3]_i_1725_1\(3),
      I3 => \^o_sx_reg[15]_0\(12),
      O => \bias[3]_i_2407_n_0\
    );
\bias[3]_i_2408\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1725_1\(2),
      I2 => \bias_reg[3]_i_1725_1\(1),
      I3 => \^o_sx_reg[15]_0\(10),
      O => \bias[3]_i_2408_n_0\
    );
\bias[3]_i_2409\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1725_1\(0),
      I2 => \bias_reg[3]_i_1725_0\(3),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \bias[3]_i_2409_n_0\
    );
\bias[3]_i_241\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \bias[3]_i_79_0\,
      I1 => \bias[4]_i_46__0_3\,
      I2 => \^o_sx_reg[15]_0\(11),
      I3 => \^o_sx_reg[15]_0\(13),
      I4 => \bias[3]_i_267_n_0\,
      I5 => \^o_sx_reg[15]_0\(12),
      O => \gfx_inst/o_red132_out\
    );
\bias[3]_i_2410\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(6),
      I1 => sprite_stage2_e8_x(6),
      I2 => sprite_stage2_e8_x(7),
      I3 => \^o_sx_reg[15]_0\(7),
      O => \bias[3]_i_2410_n_0\
    );
\bias[3]_i_2411\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^di\(0),
      I1 => sprite_stage2_e8_x(4),
      I2 => sprite_stage2_e8_x(5),
      I3 => \^o_sx_reg[15]_0\(5),
      O => \bias[3]_i_2411_n_0\
    );
\bias[3]_i_2412\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => sprite_stage2_e8_x(2),
      I2 => sprite_stage2_e8_x(3),
      I3 => \^o_sx_reg[3]_rep_0\,
      O => \bias[3]_i_2412_n_0\
    );
\bias[3]_i_2413\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => sprite_stage2_e8_x(0),
      I2 => sprite_stage2_e8_x(1),
      I3 => \^o_sx_reg[15]_0\(1),
      O => \bias[3]_i_2413_n_0\
    );
\bias[3]_i_2419\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \bias[3]_i_2419_n_0\
    );
\bias[3]_i_242\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => p_2_in,
      I1 => \bias[4]_i_46__0_1\,
      I2 => \bias[4]_i_46__0_2\,
      I3 => \bias[4]_i_46__0_0\,
      I4 => sprite_red_clear(0),
      I5 => p_0_in28_in,
      O => \gfx_inst/o_red129_out\
    );
\bias[3]_i_2421\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      I1 => \^q\(5),
      O => \bias[3]_i_2421_n_0\
    );
\bias[3]_i_2422\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \bias[3]_i_2422_n_0\
    );
\bias[3]_i_2423\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \bias[3]_i_2423_n_0\
    );
\bias[3]_i_2426\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \bias[3]_i_2426_n_0\
    );
\bias[3]_i_2427\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \bias[3]_i_2427_n_0\
    );
\bias[3]_i_2428\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \bias[3]_i_2428_n_0\
    );
\bias[3]_i_243\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \bias[4]_i_46__0_1\,
      I1 => sw(0),
      I2 => \bias[4]_i_46__0_2\,
      I3 => \bias[4]_i_46__0_0\,
      I4 => sprite_red_clear(0),
      I5 => p_0_in30_in,
      O => \gfx_inst/o_red131_out\
    );
\bias[3]_i_2431\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1750_2\(1),
      I1 => \^o_sx_reg[15]_0\(14),
      I2 => \^o_sx_reg[15]_0\(15),
      I3 => \bias_reg[3]_i_1750_2\(2),
      O => \bias[3]_i_2431_n_0\
    );
\bias[3]_i_2432\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1750_1\(3),
      I1 => \^o_sx_reg[15]_0\(12),
      I2 => \^o_sx_reg[15]_0\(13),
      I3 => \bias_reg[3]_i_1750_2\(0),
      O => \bias[3]_i_2432_n_0\
    );
\bias[3]_i_2433\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1750_1\(1),
      I1 => \^o_sx_reg[15]_0\(10),
      I2 => \^o_sx_reg[15]_0\(11),
      I3 => \bias_reg[3]_i_1750_1\(2),
      O => \bias[3]_i_2433_n_0\
    );
\bias[3]_i_2434\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1750_0\(3),
      I1 => \^o_sx_reg[15]_0\(8),
      I2 => \^o_sx_reg[15]_0\(9),
      I3 => \bias_reg[3]_i_1750_1\(0),
      O => \bias[3]_i_2434_n_0\
    );
\bias[3]_i_2435\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_1750_2\(2),
      I2 => \bias_reg[3]_i_1750_2\(1),
      I3 => \^o_sx_reg[15]_0\(14),
      O => \bias[3]_i_2435_n_0\
    );
\bias[3]_i_2436\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1750_2\(0),
      I2 => \bias_reg[3]_i_1750_1\(3),
      I3 => \^o_sx_reg[15]_0\(12),
      O => \bias[3]_i_2436_n_0\
    );
\bias[3]_i_2437\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1750_1\(2),
      I2 => \bias_reg[3]_i_1750_1\(1),
      I3 => \^o_sx_reg[15]_0\(10),
      O => \bias[3]_i_2437_n_0\
    );
\bias[3]_i_2438\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1750_1\(0),
      I2 => \bias_reg[3]_i_1750_0\(3),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \bias[3]_i_2438_n_0\
    );
\bias[3]_i_2439\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(6),
      I1 => sprite_stage2_e6_x(6),
      I2 => sprite_stage2_e6_x(7),
      I3 => \^o_sx_reg[15]_0\(7),
      O => \bias[3]_i_2439_n_0\
    );
\bias[3]_i_244\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \^o_sx_reg[15]_0\(13),
      I2 => \bias[3]_i_521_n_0\,
      I3 => \^o_sx_reg[15]_0\(14),
      I4 => \^o_sx_reg[15]_0\(12),
      I5 => p_0_in35_in,
      O => \gfx_inst/o_red136_out\
    );
\bias[3]_i_2440\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^di\(0),
      I1 => sprite_stage2_e6_x(4),
      I2 => sprite_stage2_e6_x(5),
      I3 => \^o_sx_reg[15]_0\(5),
      O => \bias[3]_i_2440_n_0\
    );
\bias[3]_i_2441\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => sprite_stage2_e6_x(2),
      I2 => sprite_stage2_e6_x(3),
      I3 => \^o_sx_reg[3]_rep_0\,
      O => \bias[3]_i_2441_n_0\
    );
\bias[3]_i_2442\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => sprite_stage2_e6_x(0),
      I2 => sprite_stage2_e6_x(1),
      I3 => \^o_sx_reg[15]_0\(1),
      O => \bias[3]_i_2442_n_0\
    );
\bias[3]_i_2448\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \bias[3]_i_2448_n_0\
    );
\bias[3]_i_245\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \^o_sx_reg[15]_0\(13),
      I2 => \bias[3]_i_523_n_0\,
      I3 => \^o_sx_reg[15]_0\(14),
      I4 => \^o_sx_reg[15]_0\(12),
      I5 => p_0_in33_in,
      O => \gfx_inst/o_red134_out\
    );
\bias[3]_i_2450\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      I1 => \^q\(5),
      O => \bias[3]_i_2450_n_0\
    );
\bias[3]_i_2451\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \bias[3]_i_2451_n_0\
    );
\bias[3]_i_2452\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \bias[3]_i_2452_n_0\
    );
\bias[3]_i_2455\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \bias[3]_i_2455_n_0\
    );
\bias[3]_i_2456\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \bias[3]_i_2456_n_0\
    );
\bias[3]_i_2457\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \bias[3]_i_2457_n_0\
    );
\bias[3]_i_246\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \^o_sx_reg[15]_0\(13),
      I2 => \bias[3]_i_525_n_0\,
      I3 => \^o_sx_reg[15]_0\(14),
      I4 => \^o_sx_reg[15]_0\(12),
      I5 => p_0_in37_in,
      O => \gfx_inst/o_red138_out\
    );
\bias[3]_i_2460\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(14),
      I1 => \^o_sx_reg[15]_0\(15),
      O => \bias[3]_i_2460_n_0\
    );
\bias[3]_i_2461\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(10),
      I1 => \^o_sx_reg[15]_0\(13),
      I2 => \^o_sx_reg[15]_0\(12),
      I3 => \^o_sx_reg[15]_0\(15),
      O => \bias[3]_i_2461_n_0\
    );
\bias[3]_i_2463\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(9),
      I1 => shoot_e1_y(10),
      O => \bias[3]_i_2463_n_0\
    );
\bias[3]_i_2464\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => shoot_e1_y(9),
      O => \bias[3]_i_2464_n_0\
    );
\bias[3]_i_2465\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(7),
      I1 => shoot_e1_y(8),
      O => \bias[3]_i_2465_n_0\
    );
\bias[3]_i_2466\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      I1 => shoot_e1_y(7),
      O => \bias[3]_i_2466_n_0\
    );
\bias[3]_i_247\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEEEEEEEEEEEE"
    )
        port map (
      I0 => \bias[3]_i_527_n_0\,
      I1 => \bias[3]_i_528_n_0\,
      I2 => \bias[3]_i_273_n_0\,
      I3 => \bias[4]_i_46__0_0\,
      I4 => \gfx_inst/sprite_red_clear3\(0),
      I5 => p_0_in26_in,
      O => \bias[3]_i_247_n_0\
    );
\bias[3]_i_2472\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_634_0\(10),
      O => \o_sx_reg[10]_0\(3)
    );
\bias[3]_i_2473\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_634_0\(9),
      O => \o_sx_reg[10]_0\(2)
    );
\bias[3]_i_2474\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_634_0\(8),
      O => \o_sx_reg[10]_0\(1)
    );
\bias[3]_i_2475\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[7]_rep_0\,
      I1 => \bias_reg[3]_i_634_0\(7),
      O => \o_sx_reg[10]_0\(0)
    );
\bias[3]_i_248\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bias[3]_i_529_n_0\,
      I1 => \^o_sy_reg[5]_rep_0\,
      O => \gfx_inst/sprite_red_s16\(0)
    );
\bias[3]_i_2481\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(10),
      I1 => sprite_shoot_y_e1(11),
      O => \bias[3]_i_2481_n_0\
    );
\bias[3]_i_2482\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => sprite_shoot_y_e1(9),
      O => \bias[3]_i_2482_n_0\
    );
\bias[3]_i_2483\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => sprite_shoot_y_e1(9),
      O => \bias[3]_i_2483_n_0\
    );
\bias[3]_i_2484\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      I1 => sprite_shoot_y_e1(7),
      O => \bias[3]_i_2484_n_0\
    );
\bias[3]_i_249\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bias[3]_i_530_n_0\,
      I1 => \^o_sy_reg[5]_rep_0\,
      O => \gfx_inst/sprite_red_s18\(0)
    );
\bias[3]_i_2490\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_638\(11),
      O => \o_sx_reg[11]_1\(3)
    );
\bias[3]_i_2491\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_638\(9),
      O => \o_sx_reg[11]_1\(2)
    );
\bias[3]_i_2492\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_638\(9),
      O => \o_sx_reg[11]_1\(1)
    );
\bias[3]_i_2493\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[7]_rep_0\,
      I1 => \bias_reg[3]_i_638\(7),
      O => \o_sx_reg[11]_1\(0)
    );
\bias[3]_i_2499\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_1164\(15),
      O => \o_sx_reg[15]_18\(3)
    );
\bias[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAFEAA00"
    )
        port map (
      I0 => \bias[3]_i_77_n_0\,
      I1 => \bias[3]_i_78_n_0\,
      I2 => \bias[3]_i_79_n_0\,
      I3 => \bias[3]_i_80_n_0\,
      I4 => \bias[3]_i_81_n_0\,
      I5 => \bias[3]_i_82_n_0\,
      O => \bias[3]_i_25_n_0\
    );
\bias[3]_i_250\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bias[3]_i_531_n_0\,
      I1 => \^o_sy_reg[5]_rep_0\,
      O => \gfx_inst/sprite_red_s17\(0)
    );
\bias[3]_i_2500\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1164\(13),
      O => \o_sx_reg[15]_18\(2)
    );
\bias[3]_i_2501\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1164\(13),
      O => \o_sx_reg[15]_18\(1)
    );
\bias[3]_i_2502\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1164\(11),
      O => \o_sx_reg[15]_18\(0)
    );
\bias[3]_i_2507\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(6),
      I1 => sprite_shoot_y_stage2_e6(7),
      I2 => sprite_shoot_y_stage2_e6(6),
      I3 => \^q\(5),
      O => \bias[3]_i_2507_n_0\
    );
\bias[3]_i_251\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bias[3]_i_532_n_0\,
      I1 => \^o_sy_reg[5]_rep_0\,
      O => \gfx_inst/sprite_red_s10\(0)
    );
\bias[3]_i_2512\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => sprite_shoot_y_stage2_e6(5),
      I2 => \^q\(3),
      I3 => sprite_shoot_y_stage2_e6(4),
      O => \bias[3]_i_2512_n_0\
    );
\bias[3]_i_2513\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => sprite_shoot_y_stage2_e6(3),
      I2 => \^q\(1),
      I3 => sprite_shoot_y_stage2_e6(2),
      O => \bias[3]_i_2513_n_0\
    );
\bias[3]_i_2514\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      I1 => sprite_shoot_y_stage2_e6(1),
      I2 => \^q\(0),
      I3 => sprite_shoot_y_stage2_e6(0),
      O => \bias[3]_i_2514_n_0\
    );
\bias[3]_i_2516\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(14),
      I1 => sprite_shoot_y_stage2_e6(15),
      O => \bias[3]_i_2516_n_0\
    );
\bias[3]_i_2517\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(12),
      I1 => sprite_shoot_y_stage2_e6(13),
      O => \bias[3]_i_2517_n_0\
    );
\bias[3]_i_2518\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(12),
      I1 => sprite_shoot_y_stage2_e6(13),
      O => \bias[3]_i_2518_n_0\
    );
\bias[3]_i_2519\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(10),
      I1 => sprite_shoot_y_stage2_e6(11),
      O => \bias[3]_i_2519_n_0\
    );
\bias[3]_i_252\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bias[3]_i_533_n_0\,
      I1 => \^o_sy_reg[5]_rep_0\,
      O => \gfx_inst/sprite_red_s12\(0)
    );
\bias[3]_i_2524\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1164\(7),
      I2 => \bias_reg[3]_i_1164\(6),
      I3 => \^o_sx_reg[15]_0\(6),
      O => \bias[3]_i_2524_n_0\
    );
\bias[3]_i_2526\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_1164\(3),
      I2 => \^o_sx_reg[15]_0\(2),
      I3 => \bias_reg[3]_i_1164\(2),
      O => \bias[3]_i_2526_n_0\
    );
\bias[3]_i_2527\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1164\(1),
      I2 => \^o_sx_reg[0]_rep_0\,
      I3 => \bias_reg[3]_i_1164\(0),
      O => \bias[3]_i_2527_n_0\
    );
\bias[3]_i_2529\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(4),
      I1 => \bias_reg[3]_i_1164\(4),
      I2 => \bias_reg[3]_i_1164\(5),
      I3 => \^o_sx_reg[15]_0\(5),
      O => \bias[3]_i_2529_n_0\
    );
\bias[3]_i_253\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bias[3]_i_534_n_0\,
      I1 => \^o_sy_reg[5]_rep_0\,
      O => \gfx_inst/sprite_red_s11\(0)
    );
\bias[3]_i_2533\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_1174\(15),
      O => \o_sx_reg[15]_20\(3)
    );
\bias[3]_i_2534\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1174\(13),
      O => \o_sx_reg[15]_20\(2)
    );
\bias[3]_i_2535\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1174\(13),
      O => \o_sx_reg[15]_20\(1)
    );
\bias[3]_i_2536\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1174\(11),
      O => \o_sx_reg[15]_20\(0)
    );
\bias[3]_i_254\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \^o_sx_reg[15]_0\(13),
      I2 => \bias[3]_i_535_n_0\,
      I3 => \^o_sx_reg[15]_0\(14),
      I4 => \^o_sx_reg[15]_0\(12),
      I5 => p_0_in48_in,
      O => \gfx_inst/o_red149_out\
    );
\bias[3]_i_2541\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(6),
      I1 => sprite_shoot_y_stage2_e8(7),
      I2 => sprite_shoot_y_stage2_e8(6),
      I3 => \^q\(5),
      O => \bias[3]_i_2541_n_0\
    );
\bias[3]_i_2546\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => sprite_shoot_y_stage2_e8(5),
      I2 => \^q\(3),
      I3 => sprite_shoot_y_stage2_e8(4),
      O => \bias[3]_i_2546_n_0\
    );
\bias[3]_i_2547\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => sprite_shoot_y_stage2_e8(3),
      I2 => \^q\(1),
      I3 => sprite_shoot_y_stage2_e8(2),
      O => \bias[3]_i_2547_n_0\
    );
\bias[3]_i_2548\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      I1 => sprite_shoot_y_stage2_e8(1),
      I2 => \^q\(0),
      I3 => sprite_shoot_y_stage2_e8(0),
      O => \bias[3]_i_2548_n_0\
    );
\bias[3]_i_255\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \^o_sx_reg[15]_0\(13),
      I2 => \bias[3]_i_537_n_0\,
      I3 => \^o_sx_reg[15]_0\(14),
      I4 => \^o_sx_reg[15]_0\(12),
      I5 => p_0_in44_in,
      O => \gfx_inst/o_red145_out\
    );
\bias[3]_i_2550\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(14),
      I1 => sprite_shoot_y_stage2_e8(15),
      O => \bias[3]_i_2550_n_0\
    );
\bias[3]_i_2551\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(12),
      I1 => sprite_shoot_y_stage2_e8(13),
      O => \bias[3]_i_2551_n_0\
    );
\bias[3]_i_2552\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(12),
      I1 => sprite_shoot_y_stage2_e8(13),
      O => \bias[3]_i_2552_n_0\
    );
\bias[3]_i_2553\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(10),
      I1 => sprite_shoot_y_stage2_e8(11),
      O => \bias[3]_i_2553_n_0\
    );
\bias[3]_i_2558\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1174\(7),
      I2 => \bias_reg[3]_i_1174\(6),
      I3 => \^o_sx_reg[15]_0\(6),
      O => \bias[3]_i_2558_n_0\
    );
\bias[3]_i_256\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \^o_sx_reg[15]_0\(13),
      I2 => \bias[3]_i_539_n_0\,
      I3 => \^o_sx_reg[15]_0\(14),
      I4 => \^o_sx_reg[15]_0\(12),
      I5 => p_0_in46_in,
      O => \gfx_inst/o_red147_out\
    );
\bias[3]_i_2560\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_1174\(3),
      I2 => \^o_sx_reg[15]_0\(2),
      I3 => \bias_reg[3]_i_1174\(2),
      O => \bias[3]_i_2560_n_0\
    );
\bias[3]_i_2561\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1174\(1),
      I2 => \^o_sx_reg[0]_rep_0\,
      I3 => \bias_reg[3]_i_1174\(0),
      O => \bias[3]_i_2561_n_0\
    );
\bias[3]_i_2563\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(4),
      I1 => \bias_reg[3]_i_1174\(4),
      I2 => \bias_reg[3]_i_1174\(5),
      I3 => \^o_sx_reg[15]_0\(5),
      O => \bias[3]_i_2563_n_0\
    );
\bias[3]_i_2567\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_1184\(15),
      O => \o_sx_reg[15]_16\(3)
    );
\bias[3]_i_2568\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1184\(13),
      O => \o_sx_reg[15]_16\(2)
    );
\bias[3]_i_2569\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1184\(13),
      O => \o_sx_reg[15]_16\(1)
    );
\bias[3]_i_257\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \^o_sx_reg[15]_0\(13),
      I2 => \bias[3]_i_541_n_0\,
      I3 => \^o_sx_reg[15]_0\(14),
      I4 => \^o_sx_reg[15]_0\(12),
      I5 => p_0_in52_in,
      O => \gfx_inst/o_red153_out\
    );
\bias[3]_i_2570\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1184\(11),
      O => \o_sx_reg[15]_16\(0)
    );
\bias[3]_i_2575\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(6),
      I1 => sprite_shoot_y_stage2_e4(7),
      I2 => sprite_shoot_y_stage2_e4(6),
      I3 => \^q\(5),
      O => \bias[3]_i_2575_n_0\
    );
\bias[3]_i_258\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \^o_sx_reg[15]_0\(13),
      I2 => \bias[3]_i_543_n_0\,
      I3 => \^o_sx_reg[15]_0\(14),
      I4 => \^o_sx_reg[15]_0\(12),
      I5 => p_0_in50_in,
      O => \gfx_inst/o_red151_out\
    );
\bias[3]_i_2580\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => sprite_shoot_y_stage2_e4(5),
      I2 => \^q\(3),
      I3 => sprite_shoot_y_stage2_e4(4),
      O => \bias[3]_i_2580_n_0\
    );
\bias[3]_i_2581\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => sprite_shoot_y_stage2_e4(3),
      I2 => \^q\(1),
      I3 => sprite_shoot_y_stage2_e4(2),
      O => \bias[3]_i_2581_n_0\
    );
\bias[3]_i_2582\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      I1 => sprite_shoot_y_stage2_e4(1),
      I2 => \^q\(0),
      I3 => sprite_shoot_y_stage2_e4(0),
      O => \bias[3]_i_2582_n_0\
    );
\bias[3]_i_2584\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(14),
      I1 => sprite_shoot_y_stage2_e4(15),
      O => \bias[3]_i_2584_n_0\
    );
\bias[3]_i_2585\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(12),
      I1 => sprite_shoot_y_stage2_e4(13),
      O => \bias[3]_i_2585_n_0\
    );
\bias[3]_i_2586\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(12),
      I1 => sprite_shoot_y_stage2_e4(13),
      O => \bias[3]_i_2586_n_0\
    );
\bias[3]_i_2587\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(10),
      I1 => sprite_shoot_y_stage2_e4(11),
      O => \bias[3]_i_2587_n_0\
    );
\bias[3]_i_259\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \^o_sx_reg[15]_0\(13),
      I2 => \bias[3]_i_545_n_0\,
      I3 => \^o_sx_reg[15]_0\(14),
      I4 => \^o_sx_reg[15]_0\(12),
      I5 => p_0_in54_in,
      O => \gfx_inst/o_red155_out\
    );
\bias[3]_i_2592\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1184\(7),
      I2 => \bias_reg[3]_i_1184\(6),
      I3 => \^o_sx_reg[15]_0\(6),
      O => \bias[3]_i_2592_n_0\
    );
\bias[3]_i_2594\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_1184\(3),
      I2 => \^o_sx_reg[15]_0\(2),
      I3 => \bias_reg[3]_i_1184\(2),
      O => \bias[3]_i_2594_n_0\
    );
\bias[3]_i_2595\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1184\(1),
      I2 => \^o_sx_reg[0]_rep_0\,
      I3 => \bias_reg[3]_i_1184\(0),
      O => \bias[3]_i_2595_n_0\
    );
\bias[3]_i_2597\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(4),
      I1 => \bias_reg[3]_i_1184\(4),
      I2 => \bias_reg[3]_i_1184\(5),
      I3 => \^o_sx_reg[15]_0\(5),
      O => \bias[3]_i_2597_n_0\
    );
\bias[3]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF2"
    )
        port map (
      I0 => \bias[3]_i_83_n_0\,
      I1 => \bias[3]_i_84_n_0\,
      I2 => \bias[3]_i_85_n_0\,
      I3 => \bias[3]_i_86_n_0\,
      O => \bias[3]_i_26_n_0\
    );
\bias[3]_i_260\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bias[3]_i_547_n_0\,
      I1 => \^o_sy_reg[5]_rep_0\,
      O => \gfx_inst/sprite_red_s13\(0)
    );
\bias[3]_i_2601\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_1194\(15),
      O => \o_sx_reg[15]_24\(3)
    );
\bias[3]_i_2602\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1194\(13),
      O => \o_sx_reg[15]_24\(2)
    );
\bias[3]_i_2603\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1194\(13),
      O => \o_sx_reg[15]_24\(1)
    );
\bias[3]_i_2604\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1194\(11),
      O => \o_sx_reg[15]_24\(0)
    );
\bias[3]_i_2609\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(6),
      I1 => sprite_shoot_y_stage3_e3(7),
      I2 => sprite_shoot_y_stage3_e3(6),
      I3 => \^q\(5),
      O => \bias[3]_i_2609_n_0\
    );
\bias[3]_i_261\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bias[3]_i_548_n_0\,
      I1 => \^o_sy_reg[5]_rep_0\,
      O => \gfx_inst/sprite_red_s15\(0)
    );
\bias[3]_i_2614\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => sprite_shoot_y_stage3_e3(5),
      I2 => \^q\(3),
      I3 => sprite_shoot_y_stage3_e3(4),
      O => \bias[3]_i_2614_n_0\
    );
\bias[3]_i_2615\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => sprite_shoot_y_stage3_e3(3),
      I2 => \^q\(1),
      I3 => sprite_shoot_y_stage3_e3(2),
      O => \bias[3]_i_2615_n_0\
    );
\bias[3]_i_2616\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      I1 => sprite_shoot_y_stage3_e3(1),
      I2 => \^q\(0),
      I3 => sprite_shoot_y_stage3_e3(0),
      O => \bias[3]_i_2616_n_0\
    );
\bias[3]_i_2618\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(14),
      I1 => sprite_shoot_y_stage3_e3(15),
      O => \bias[3]_i_2618_n_0\
    );
\bias[3]_i_2619\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(12),
      I1 => sprite_shoot_y_stage3_e3(13),
      O => \bias[3]_i_2619_n_0\
    );
\bias[3]_i_262\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bias[3]_i_549_n_0\,
      I1 => \^o_sy_reg[5]_rep_0\,
      O => \gfx_inst/sprite_red_s14\(0)
    );
\bias[3]_i_2620\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(12),
      I1 => sprite_shoot_y_stage3_e3(13),
      O => \bias[3]_i_2620_n_0\
    );
\bias[3]_i_2621\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(10),
      I1 => sprite_shoot_y_stage3_e3(11),
      O => \bias[3]_i_2621_n_0\
    );
\bias[3]_i_2626\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1194\(7),
      I2 => \bias_reg[3]_i_1194\(6),
      I3 => \^o_sx_reg[15]_0\(6),
      O => \bias[3]_i_2626_n_0\
    );
\bias[3]_i_2628\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_1194\(3),
      I2 => \^o_sx_reg[15]_0\(2),
      I3 => \bias_reg[3]_i_1194\(2),
      O => \bias[3]_i_2628_n_0\
    );
\bias[3]_i_2629\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1194\(1),
      I2 => \^o_sx_reg[0]_rep_0\,
      I3 => \bias_reg[3]_i_1194\(0),
      O => \bias[3]_i_2629_n_0\
    );
\bias[3]_i_263\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bias[3]_i_550_n_0\,
      I1 => \^o_sy_reg[5]_rep_0\,
      O => \gfx_inst/sprite_red_s7\(0)
    );
\bias[3]_i_2631\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(4),
      I1 => \bias_reg[3]_i_1194\(4),
      I2 => \bias_reg[3]_i_1194\(5),
      I3 => \^o_sx_reg[15]_0\(5),
      O => \bias[3]_i_2631_n_0\
    );
\bias[3]_i_2635\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_1204\(15),
      O => \o_sx_reg[15]_26\(3)
    );
\bias[3]_i_2636\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1204\(13),
      O => \o_sx_reg[15]_26\(2)
    );
\bias[3]_i_2637\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1204\(13),
      O => \o_sx_reg[15]_26\(1)
    );
\bias[3]_i_2638\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1204\(11),
      O => \o_sx_reg[15]_26\(0)
    );
\bias[3]_i_264\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bias[3]_i_551_n_0\,
      I1 => \^o_sy_reg[5]_rep_0\,
      O => \gfx_inst/sprite_red_s9\(0)
    );
\bias[3]_i_2643\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(6),
      I1 => sprite_shoot_y_stage3_e5(7),
      I2 => sprite_shoot_y_stage3_e5(6),
      I3 => \^q\(5),
      O => \bias[3]_i_2643_n_0\
    );
\bias[3]_i_2648\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => sprite_shoot_y_stage3_e5(5),
      I2 => \^q\(3),
      I3 => sprite_shoot_y_stage3_e5(4),
      O => \bias[3]_i_2648_n_0\
    );
\bias[3]_i_2649\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => sprite_shoot_y_stage3_e5(3),
      I2 => \^q\(1),
      I3 => sprite_shoot_y_stage3_e5(2),
      O => \bias[3]_i_2649_n_0\
    );
\bias[3]_i_265\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bias[3]_i_552_n_0\,
      I1 => \^o_sy_reg[5]_rep_0\,
      O => \gfx_inst/sprite_red_s8\(0)
    );
\bias[3]_i_2650\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      I1 => sprite_shoot_y_stage3_e5(1),
      I2 => \^q\(0),
      I3 => sprite_shoot_y_stage3_e5(0),
      O => \bias[3]_i_2650_n_0\
    );
\bias[3]_i_2652\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(14),
      I1 => sprite_shoot_y_stage3_e5(15),
      O => \bias[3]_i_2652_n_0\
    );
\bias[3]_i_2653\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(12),
      I1 => sprite_shoot_y_stage3_e5(13),
      O => \bias[3]_i_2653_n_0\
    );
\bias[3]_i_2654\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(12),
      I1 => sprite_shoot_y_stage3_e5(13),
      O => \bias[3]_i_2654_n_0\
    );
\bias[3]_i_2655\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(10),
      I1 => sprite_shoot_y_stage3_e5(11),
      O => \bias[3]_i_2655_n_0\
    );
\bias[3]_i_266\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22000000F2000000"
    )
        port map (
      I0 => p_0_in28_in,
      I1 => \bias[3]_i_92_0\,
      I2 => p_0_in30_in,
      I3 => sprite_red_clear(0),
      I4 => \bias[4]_i_46__0_0\,
      I5 => \bias[3]_i_92_1\,
      O => \bias[3]_i_266_n_0\
    );
\bias[3]_i_2660\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1204\(7),
      I2 => \bias_reg[3]_i_1204\(6),
      I3 => \^o_sx_reg[15]_0\(6),
      O => \bias[3]_i_2660_n_0\
    );
\bias[3]_i_2662\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_1204\(3),
      I2 => \^o_sx_reg[15]_0\(2),
      I3 => \bias_reg[3]_i_1204\(2),
      O => \bias[3]_i_2662_n_0\
    );
\bias[3]_i_2663\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1204\(1),
      I2 => \^o_sx_reg[0]_rep_0\,
      I3 => \bias_reg[3]_i_1204\(0),
      O => \bias[3]_i_2663_n_0\
    );
\bias[3]_i_2665\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(4),
      I1 => \bias_reg[3]_i_1204\(4),
      I2 => \bias_reg[3]_i_1204\(5),
      I3 => \^o_sx_reg[15]_0\(5),
      O => \bias[3]_i_2665_n_0\
    );
\bias[3]_i_2669\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_1214\(15),
      O => \o_sx_reg[15]_22\(3)
    );
\bias[3]_i_267\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^o_sx_reg[15]_0\(8),
      I2 => \bias[3]_i_554_n_0\,
      I3 => \^o_sx_reg[15]_0\(9),
      I4 => \^o_sx_reg[15]_0\(10),
      I5 => \^o_sx_reg[15]_0\(14),
      O => \bias[3]_i_267_n_0\
    );
\bias[3]_i_2670\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1214\(13),
      O => \o_sx_reg[15]_22\(2)
    );
\bias[3]_i_2671\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1214\(13),
      O => \o_sx_reg[15]_22\(1)
    );
\bias[3]_i_2672\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1214\(11),
      O => \o_sx_reg[15]_22\(0)
    );
\bias[3]_i_2677\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(6),
      I1 => sprite_shoot_y_stage3_e1(7),
      I2 => sprite_shoot_y_stage3_e1(6),
      I3 => \^q\(5),
      O => \bias[3]_i_2677_n_0\
    );
\bias[3]_i_2682\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => sprite_shoot_y_stage3_e1(5),
      I2 => \^q\(3),
      I3 => sprite_shoot_y_stage3_e1(4),
      O => \bias[3]_i_2682_n_0\
    );
\bias[3]_i_2683\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => sprite_shoot_y_stage3_e1(3),
      I2 => \^q\(1),
      I3 => sprite_shoot_y_stage3_e1(2),
      O => \bias[3]_i_2683_n_0\
    );
\bias[3]_i_2684\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      I1 => sprite_shoot_y_stage3_e1(1),
      I2 => \^q\(0),
      I3 => sprite_shoot_y_stage3_e1(0),
      O => \bias[3]_i_2684_n_0\
    );
\bias[3]_i_2686\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(14),
      I1 => sprite_shoot_y_stage3_e1(15),
      O => \bias[3]_i_2686_n_0\
    );
\bias[3]_i_2687\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(12),
      I1 => sprite_shoot_y_stage3_e1(13),
      O => \bias[3]_i_2687_n_0\
    );
\bias[3]_i_2688\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(12),
      I1 => sprite_shoot_y_stage3_e1(13),
      O => \bias[3]_i_2688_n_0\
    );
\bias[3]_i_2689\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(10),
      I1 => sprite_shoot_y_stage3_e1(11),
      O => \bias[3]_i_2689_n_0\
    );
\bias[3]_i_269\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => sw(0),
      I1 => \gfx_inst/stage2_enemy1/sprite_data\(0),
      I2 => \bias[3]_i_562_n_0\,
      I3 => \bias[3]_i_563_n_0\,
      I4 => \bias[3]_i_564_n_0\,
      O => \gfx_inst/o_red125_out\
    );
\bias[3]_i_2694\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1214\(7),
      I2 => \bias_reg[3]_i_1214\(6),
      I3 => \^o_sx_reg[15]_0\(6),
      O => \bias[3]_i_2694_n_0\
    );
\bias[3]_i_2696\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_1214\(3),
      I2 => \^o_sx_reg[15]_0\(2),
      I3 => \bias_reg[3]_i_1214\(2),
      O => \bias[3]_i_2696_n_0\
    );
\bias[3]_i_2697\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1214\(1),
      I2 => \^o_sx_reg[0]_rep_0\,
      I3 => \bias_reg[3]_i_1214\(0),
      O => \bias[3]_i_2697_n_0\
    );
\bias[3]_i_2699\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(4),
      I1 => \bias_reg[3]_i_1214\(4),
      I2 => \bias_reg[3]_i_1214\(5),
      I3 => \^o_sx_reg[15]_0\(5),
      O => \bias[3]_i_2699_n_0\
    );
\bias[3]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \bias[3]_i_87_n_0\,
      I1 => \bias[3]_i_88_n_0\,
      I2 => \bias[3]_i_89_n_0\,
      I3 => \bias[3]_i_90_n_0\,
      I4 => \bias[3]_i_91_n_0\,
      O => \bias[3]_i_27_n_0\
    );
\bias[3]_i_270\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => sw(0),
      I1 => \gfx_inst/stage2_enemy2/sprite_data\(0),
      I2 => \gfx_inst/stage2_enemy2/sprite_data\(1),
      I3 => \bias[3]_i_565_n_0\,
      O => \gfx_inst/o_red124_out\
    );
\bias[3]_i_2703\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(10),
      I1 => sprite_shoot_y_e5(11),
      O => \bias[3]_i_2703_n_0\
    );
\bias[3]_i_2704\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => sprite_shoot_y_e5(9),
      O => \bias[3]_i_2704_n_0\
    );
\bias[3]_i_2705\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => sprite_shoot_y_e5(9),
      O => \bias[3]_i_2705_n_0\
    );
\bias[3]_i_2706\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(6),
      I1 => sprite_shoot_y_e5(7),
      O => \bias[3]_i_2706_n_0\
    );
\bias[3]_i_271\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bias[3]_i_566_n_0\,
      I1 => \bias[3]_i_567_n_0\,
      I2 => \bias_reg[3]_i_568_n_0\,
      I3 => \bias[3]_i_569_n_0\,
      I4 => \bias[3]_i_570_n_0\,
      I5 => \bias[3]_i_571_n_0\,
      O => \gfx_inst/sprite_red_clear3\(0)
    );
\bias[3]_i_2712\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_688\(11),
      O => \o_sx_reg[11]_3\(3)
    );
\bias[3]_i_2713\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_688\(9),
      O => \o_sx_reg[11]_3\(2)
    );
\bias[3]_i_2714\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_688\(9),
      O => \o_sx_reg[11]_3\(1)
    );
\bias[3]_i_2715\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_688\(7),
      O => \o_sx_reg[11]_3\(0)
    );
\bias[3]_i_2721\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_1246\(15),
      O => \o_sx_reg[15]_14\(3)
    );
\bias[3]_i_2722\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1246\(13),
      O => \o_sx_reg[15]_14\(2)
    );
\bias[3]_i_2723\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1246\(13),
      O => \o_sx_reg[15]_14\(1)
    );
\bias[3]_i_2724\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1246\(11),
      O => \o_sx_reg[15]_14\(0)
    );
\bias[3]_i_2729\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(6),
      I1 => sprite_shoot_y_stage2_e2(7),
      I2 => sprite_shoot_y_stage2_e2(6),
      I3 => \^q\(5),
      O => \bias[3]_i_2729_n_0\
    );
\bias[3]_i_273\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => sw(0),
      I1 => sw(1),
      I2 => \bias[4]_i_46__0_1\,
      I3 => \bias[4]_i_46__0_2\,
      O => \bias[3]_i_273_n_0\
    );
\bias[3]_i_2734\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => sprite_shoot_y_stage2_e2(5),
      I2 => \^q\(3),
      I3 => sprite_shoot_y_stage2_e2(4),
      O => \bias[3]_i_2734_n_0\
    );
\bias[3]_i_2735\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => sprite_shoot_y_stage2_e2(3),
      I2 => \^q\(1),
      I3 => sprite_shoot_y_stage2_e2(2),
      O => \bias[3]_i_2735_n_0\
    );
\bias[3]_i_2736\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__1_0\(0),
      I1 => sprite_shoot_y_stage2_e2(1),
      I2 => \^q\(0),
      I3 => sprite_shoot_y_stage2_e2(0),
      O => \bias[3]_i_2736_n_0\
    );
\bias[3]_i_2738\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(14),
      I1 => sprite_shoot_y_stage2_e2(15),
      O => \bias[3]_i_2738_n_0\
    );
\bias[3]_i_2739\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(12),
      I1 => sprite_shoot_y_stage2_e2(13),
      O => \bias[3]_i_2739_n_0\
    );
\bias[3]_i_2740\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(12),
      I1 => sprite_shoot_y_stage2_e2(13),
      O => \bias[3]_i_2740_n_0\
    );
\bias[3]_i_2741\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(10),
      I1 => sprite_shoot_y_stage2_e2(11),
      O => \bias[3]_i_2741_n_0\
    );
\bias[3]_i_2746\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1246\(7),
      I2 => \bias_reg[3]_i_1246\(6),
      I3 => \^o_sx_reg[15]_0\(6),
      O => \bias[3]_i_2746_n_0\
    );
\bias[3]_i_2748\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_1246\(3),
      I2 => \^o_sx_reg[15]_0\(2),
      I3 => \bias_reg[3]_i_1246\(2),
      O => \bias[3]_i_2748_n_0\
    );
\bias[3]_i_2749\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1246\(1),
      I2 => \^o_sx_reg[0]_rep_0\,
      I3 => \bias_reg[3]_i_1246\(0),
      O => \bias[3]_i_2749_n_0\
    );
\bias[3]_i_275\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(11),
      I2 => \bias[3]_i_578_n_0\,
      I3 => \^q\(7),
      I4 => \^q\(12),
      I5 => \^q\(14),
      O => \bias[3]_i_275_n_0\
    );
\bias[3]_i_2751\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(4),
      I1 => \bias_reg[3]_i_1246\(4),
      I2 => \bias_reg[3]_i_1246\(5),
      I3 => \^o_sx_reg[15]_0\(5),
      O => \bias[3]_i_2751_n_0\
    );
\bias[3]_i_2755\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(10),
      I1 => sprite_shoot_y_e3(11),
      O => \bias[3]_i_2755_n_0\
    );
\bias[3]_i_2756\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => sprite_shoot_y_e3(9),
      O => \bias[3]_i_2756_n_0\
    );
\bias[3]_i_2757\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => sprite_shoot_y_e3(9),
      O => \bias[3]_i_2757_n_0\
    );
\bias[3]_i_2758\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(6),
      I1 => sprite_shoot_y_e3(7),
      O => \bias[3]_i_2758_n_0\
    );
\bias[3]_i_276\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(11),
      I2 => \bias[3]_i_579_n_0\,
      I3 => \^q\(7),
      I4 => \^q\(12),
      I5 => \^q\(14),
      O => \bias[3]_i_276_n_0\
    );
\bias[3]_i_2764\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_695\(11),
      O => \o_sx_reg[11]_2\(3)
    );
\bias[3]_i_2765\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_695\(9),
      O => \o_sx_reg[11]_2\(2)
    );
\bias[3]_i_2766\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_695\(9),
      O => \o_sx_reg[11]_2\(1)
    );
\bias[3]_i_2767\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_695\(7),
      O => \o_sx_reg[11]_2\(0)
    );
\bias[3]_i_2772\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep__1_0\(0),
      I1 => sprite_p1_x(3),
      O => \bias[3]_i_2772_n_0\
    );
\bias[3]_i_2773\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => sprite_p1_x(2),
      O => \bias[3]_i_2773_n_0\
    );
\bias[3]_i_2774\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => sprite_p1_x(1),
      O => \bias[3]_i_2774_n_0\
    );
\bias[3]_i_2775\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => sprite_p1_x(0),
      O => \bias[3]_i_2775_n_0\
    );
\bias[3]_i_2776\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001FFE00"
    )
        port map (
      I0 => \^o_sy_reg[0]_rep_0\(0),
      I1 => \^o_sy_reg[1]_rep_0\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \bias[3]_i_2776_n_0\
    );
\bias[3]_i_2777\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^o_sx_reg[6]_rep_0\,
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^o_sy_reg[1]_rep_0\,
      I4 => \^o_sy_reg[0]_rep_0\(0),
      O => \bias[3]_i_2777_n_0\
    );
\bias[3]_i_2778\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sx_reg[4]_rep__0_0\,
      I1 => \^o_sx_reg[5]_rep__0_0\,
      O => \bias[3]_i_2778_n_0\
    );
\bias[3]_i_2779\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^o_sy_reg[0]_rep_0\(0),
      I1 => \^o_sy_reg[1]_rep_0\,
      I2 => \^q\(1),
      O => \bias[3]_i_2779_n_0\
    );
\bias[3]_i_278\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(11),
      I2 => \bias[3]_i_581_n_0\,
      I3 => \^q\(7),
      I4 => \^q\(12),
      I5 => \^q\(14),
      O => \bias[3]_i_278_n_0\
    );
\bias[3]_i_2780\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400040004004"
    )
        port map (
      I0 => \bias[3]_i_2779_n_0\,
      I1 => \bias[3]_i_3089_n_0\,
      I2 => \^o_sx_reg[15]_0\(2),
      I3 => \^o_sx_reg[3]_rep__1_0\(0),
      I4 => \^o_sx_reg[5]_rep__0_0\,
      I5 => \^o_sx_reg[4]_rep__0_0\,
      O => \bias[3]_i_2780_n_0\
    );
\bias[3]_i_2782\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => O(1),
      I1 => \^o_sx_reg[6]_rep_0\,
      I2 => \^o_sx_reg[7]_rep_0\,
      I3 => O(2),
      O => \bias[3]_i_2782_n_0\
    );
\bias[3]_i_2783\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_932_0\,
      I1 => \^o_sx_reg[4]_rep__0_0\,
      I2 => \^o_sx_reg[5]_rep__0_0\,
      I3 => O(0),
      O => \bias[3]_i_2783_n_0\
    );
\bias[3]_i_2786\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[7]_rep_0\,
      I1 => O(2),
      I2 => O(1),
      I3 => \^o_sx_reg[6]_rep_0\,
      O => \bias[3]_i_2786_n_0\
    );
\bias[3]_i_2787\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bias_reg[3]_i_932_0\,
      I1 => \^o_sx_reg[4]_rep__0_0\,
      I2 => O(0),
      I3 => \^o_sx_reg[5]_rep__0_0\,
      O => \bias[3]_i_2787_n_0\
    );
\bias[3]_i_2791\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      O => \bias[3]_i_2791_n_0\
    );
\bias[3]_i_2792\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_2792_n_0\
    );
\bias[3]_i_2793\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1432_0\(1),
      I1 => \^o_sx_reg[6]_rep_0\,
      I2 => \^o_sx_reg[7]_rep_0\,
      I3 => \bias_reg[3]_i_1432_0\(2),
      O => \bias[3]_i_2793_n_0\
    );
\bias[3]_i_2794\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sprite_stage2_e2_x(4),
      I1 => \^o_sx_reg[4]_rep__0_0\,
      I2 => \^o_sx_reg[5]_rep__0_0\,
      I3 => \bias_reg[3]_i_1432_0\(0),
      O => \bias[3]_i_2794_n_0\
    );
\bias[3]_i_2797\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[7]_rep_0\,
      I1 => \bias_reg[3]_i_1432_0\(2),
      I2 => \bias_reg[3]_i_1432_0\(1),
      I3 => \^o_sx_reg[6]_rep_0\,
      O => \bias[3]_i_2797_n_0\
    );
\bias[3]_i_2798\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sprite_stage2_e2_x(4),
      I1 => \^o_sx_reg[4]_rep__0_0\,
      I2 => \bias_reg[3]_i_1432_0\(0),
      I3 => \^o_sx_reg[5]_rep__0_0\,
      O => \bias[3]_i_2798_n_0\
    );
\bias[3]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \bias[3]_i_82_n_0\,
      I1 => \bias[3]_i_81_n_0\,
      I2 => \bias[3]_i_80_n_0\,
      O => \bias[3]_i_28_n_0\
    );
\bias[3]_i_280\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \bias[4]_i_61_n_0\,
      I1 => \bias[4]_i_62_n_0\,
      I2 => \gfx_inst/stage2_enemy3/sprite_data\(0),
      O => \gfx_inst/sprite_green_stage2_e3\(0)
    );
\bias[3]_i_2802\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      O => \bias[3]_i_2802_n_0\
    );
\bias[3]_i_2803\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_2803_n_0\
    );
\bias[3]_i_2804\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1494_0\(1),
      I1 => \^o_sx_reg[15]_0\(6),
      I2 => \^o_sx_reg[15]_0\(7),
      I3 => \bias_reg[3]_i_1494_0\(2),
      O => \bias[3]_i_2804_n_0\
    );
\bias[3]_i_2805\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[4]_i_135_0\,
      I1 => \^di\(0),
      I2 => \^o_sx_reg[15]_0\(5),
      I3 => \bias_reg[3]_i_1494_0\(0),
      O => \bias[3]_i_2805_n_0\
    );
\bias[3]_i_2808\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1494_0\(2),
      I2 => \bias_reg[3]_i_1494_0\(1),
      I3 => \^o_sx_reg[15]_0\(6),
      O => \bias[3]_i_2808_n_0\
    );
\bias[3]_i_2809\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bias_reg[4]_i_135_0\,
      I1 => \^di\(0),
      I2 => \bias_reg[3]_i_1494_0\(0),
      I3 => \^o_sx_reg[15]_0\(5),
      O => \bias[3]_i_2809_n_0\
    );
\bias[3]_i_281\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \bias[3]_i_582_n_0\,
      I1 => \bias[3]_i_583_n_0\,
      I2 => \gfx_inst/stage2_enemy5/sprite_data\(0),
      O => \gfx_inst/sprite_green_stage2_e5\(0)
    );
\bias[3]_i_2813\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      O => \bias[3]_i_2813_n_0\
    );
\bias[3]_i_2814\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_2814_n_0\
    );
\bias[3]_i_2815\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1519_0\(1),
      I1 => \^o_sx_reg[15]_0\(6),
      I2 => \^o_sx_reg[15]_0\(7),
      I3 => \bias_reg[3]_i_1519_0\(2),
      O => \bias[3]_i_2815_n_0\
    );
\bias[3]_i_2816\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_971_0\,
      I1 => \^di\(0),
      I2 => \^o_sx_reg[15]_0\(5),
      I3 => \bias_reg[3]_i_1519_0\(0),
      O => \bias[3]_i_2816_n_0\
    );
\bias[3]_i_2819\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1519_0\(2),
      I2 => \bias_reg[3]_i_1519_0\(1),
      I3 => \^o_sx_reg[15]_0\(6),
      O => \bias[3]_i_2819_n_0\
    );
\bias[3]_i_282\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy4/sprite_data\(1),
      I1 => \gfx_inst/stage2_enemy4/sprite_data\(0),
      O => \gfx_inst/sprite_green_stage2_e4\(0)
    );
\bias[3]_i_2820\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bias_reg[3]_i_971_0\,
      I1 => \^di\(0),
      I2 => \bias_reg[3]_i_1519_0\(0),
      I3 => \^o_sx_reg[15]_0\(5),
      O => \bias[3]_i_2820_n_0\
    );
\bias[3]_i_2824\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      O => \bias[3]_i_2824_n_0\
    );
\bias[3]_i_2825\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_2825_n_0\
    );
\bias[3]_i_2826\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1544_0\(1),
      I1 => \^o_sx_reg[15]_0\(6),
      I2 => \^o_sx_reg[15]_0\(7),
      I3 => \bias_reg[3]_i_1544_0\(2),
      O => \bias[3]_i_2826_n_0\
    );
\bias[3]_i_2827\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sprite_stage2_e4_x(4),
      I1 => \^di\(0),
      I2 => \^o_sx_reg[15]_0\(5),
      I3 => \bias_reg[3]_i_1544_0\(0),
      O => \bias[3]_i_2827_n_0\
    );
\bias[3]_i_283\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E00000"
    )
        port map (
      I0 => \bias[4]_i_61_n_0\,
      I1 => \bias[4]_i_62_n_0\,
      I2 => sw(0),
      I3 => \gfx_inst/stage2_enemy3/sprite_data\(0),
      I4 => \bias[3]_i_587_n_0\,
      O => \gfx_inst/o_red123_out\
    );
\bias[3]_i_2830\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1544_0\(2),
      I2 => \bias_reg[3]_i_1544_0\(1),
      I3 => \^o_sx_reg[15]_0\(6),
      O => \bias[3]_i_2830_n_0\
    );
\bias[3]_i_2831\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sprite_stage2_e4_x(4),
      I1 => \^di\(0),
      I2 => \bias_reg[3]_i_1544_0\(0),
      I3 => \^o_sx_reg[15]_0\(5),
      O => \bias[3]_i_2831_n_0\
    );
\bias[3]_i_2835\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      O => \bias[3]_i_2835_n_0\
    );
\bias[3]_i_2836\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_2836_n_0\
    );
\bias[3]_i_2837\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1600_0\(1),
      I1 => \^o_sx_reg[15]_0\(6),
      I2 => \^o_sx_reg[15]_0\(7),
      I3 => \bias_reg[3]_i_1600_0\(2),
      O => \bias[3]_i_2837_n_0\
    );
\bias[3]_i_2838\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1000_0\,
      I1 => \^di\(0),
      I2 => \^o_sx_reg[15]_0\(5),
      I3 => \bias_reg[3]_i_1600_0\(0),
      O => \bias[3]_i_2838_n_0\
    );
\bias[3]_i_284\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E00000"
    )
        port map (
      I0 => \bias[3]_i_582_n_0\,
      I1 => \bias[3]_i_583_n_0\,
      I2 => sw(0),
      I3 => \gfx_inst/stage2_enemy5/sprite_data\(0),
      I4 => \bias[3]_i_588_n_0\,
      O => \gfx_inst/o_red121_out\
    );
\bias[3]_i_2841\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1600_0\(2),
      I2 => \bias_reg[3]_i_1600_0\(1),
      I3 => \^o_sx_reg[15]_0\(6),
      O => \bias[3]_i_2841_n_0\
    );
\bias[3]_i_2842\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bias_reg[3]_i_1000_0\,
      I1 => \^di\(0),
      I2 => \bias_reg[3]_i_1600_0\(0),
      I3 => \^o_sx_reg[15]_0\(5),
      O => \bias[3]_i_2842_n_0\
    );
\bias[3]_i_2846\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      O => \bias[3]_i_2846_n_0\
    );
\bias[3]_i_2847\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_2847_n_0\
    );
\bias[3]_i_2849\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      O => \bias[3]_i_2849_n_0\
    );
\bias[3]_i_285\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => sw(0),
      I1 => \gfx_inst/stage2_enemy4/sprite_data\(0),
      I2 => \gfx_inst/stage2_enemy4/sprite_data\(1),
      I3 => \bias[3]_i_589_n_0\,
      O => \gfx_inst/o_red122_out\
    );
\bias[3]_i_2850\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_2850_n_0\
    );
\bias[3]_i_2851\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \bias_reg[3]_i_1639_0\(2),
      I1 => \^o_sx_reg[15]_0\(7),
      I2 => \bias_reg[3]_i_1639_0\(1),
      I3 => \^o_sx_reg[15]_0\(6),
      O => \bias[3]_i_2851_n_0\
    );
\bias[3]_i_2852\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1639_0\(0),
      I2 => \bias_reg[3]_i_594_0\,
      I3 => \^di\(0),
      O => \bias[3]_i_2852_n_0\
    );
\bias[3]_i_2855\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1639_0\(2),
      I2 => \^o_sx_reg[15]_0\(6),
      I3 => \bias_reg[3]_i_1639_0\(1),
      O => \bias[3]_i_2855_n_0\
    );
\bias[3]_i_2856\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bias_reg[3]_i_1639_0\(0),
      I1 => \^o_sx_reg[15]_0\(5),
      I2 => \^di\(0),
      I3 => \bias_reg[3]_i_594_0\,
      O => \bias[3]_i_2856_n_0\
    );
\bias[3]_i_2857\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_2322_2\,
      I2 => \bias_reg[3]_i_2322_3\,
      I3 => \^o_sx_reg[3]_rep_0\,
      O => \bias[3]_i_2857_n_0\
    );
\bias[3]_i_2858\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => \bias_reg[3]_i_2322_0\,
      I2 => \bias_reg[3]_i_2322_1\,
      I3 => \^o_sx_reg[15]_0\(1),
      O => \bias[3]_i_2858_n_0\
    );
\bias[3]_i_286\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E00"
    )
        port map (
      I0 => \bias[3]_i_590_n_0\,
      I1 => \bias[3]_i_591_n_0\,
      I2 => \gfx_inst/stage2_enemy9/sprite_data\(0),
      I3 => \gfx_inst/o_red117_out\,
      O => \bias[3]_i_286_n_0\
    );
\bias[3]_i_2860\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      O => \bias[3]_i_2860_n_0\
    );
\bias[3]_i_2861\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_2861_n_0\
    );
\bias[3]_i_2862\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \bias_reg[3]_i_1664_0\(2),
      I1 => \^o_sx_reg[15]_0\(7),
      I2 => \bias_reg[3]_i_1664_0\(1),
      I3 => \^o_sx_reg[15]_0\(6),
      O => \bias[3]_i_2862_n_0\
    );
\bias[3]_i_2863\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1664_0\(0),
      I2 => sprite_stage3_e1_x(4),
      I3 => \^di\(0),
      O => \bias[3]_i_2863_n_0\
    );
\bias[3]_i_2866\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1664_0\(2),
      I2 => \^o_sx_reg[15]_0\(6),
      I3 => \bias_reg[3]_i_1664_0\(1),
      O => \bias[3]_i_2866_n_0\
    );
\bias[3]_i_2867\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bias_reg[3]_i_1664_0\(0),
      I1 => \^o_sx_reg[15]_0\(5),
      I2 => \^di\(0),
      I3 => sprite_stage3_e1_x(4),
      O => \bias[3]_i_2867_n_0\
    );
\bias[3]_i_2868\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => sprite_stage3_e1_x(2),
      I2 => sprite_stage3_e1_x(3),
      I3 => \^o_sx_reg[3]_rep_0\,
      O => \bias[3]_i_2868_n_0\
    );
\bias[3]_i_2869\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => sprite_stage3_e1_x(0),
      I2 => sprite_stage3_e1_x(1),
      I3 => \^o_sx_reg[15]_0\(1),
      O => \bias[3]_i_2869_n_0\
    );
\bias[3]_i_287\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB0B0B000"
    )
        port map (
      I0 => \bias[3]_i_593_n_0\,
      I1 => \gfx_inst/stage3_enemy2/sel0\(2),
      I2 => \gfx_inst/stage3_enemy2/sel0\(3),
      I3 => \bias[3]_i_595_n_0\,
      I4 => \bias[3]_i_596_n_0\,
      I5 => \bias[3]_i_597_n_0\,
      O => \gfx_inst/sprite_green_stage3_e2\(0)
    );
\bias[3]_i_2870\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1687_0\(1),
      I1 => \^o_sx_reg[15]_0\(6),
      I2 => \^o_sx_reg[15]_0\(7),
      I3 => \bias_reg[3]_i_1687_0\(2),
      O => \bias[3]_i_2870_n_0\
    );
\bias[3]_i_2871\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1042_0\,
      I1 => \^di\(0),
      I2 => \^o_sx_reg[15]_0\(5),
      I3 => \bias_reg[3]_i_1687_0\(0),
      O => \bias[3]_i_2871_n_0\
    );
\bias[3]_i_2874\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1687_0\(2),
      I2 => \bias_reg[3]_i_1687_0\(1),
      I3 => \^o_sx_reg[15]_0\(6),
      O => \bias[3]_i_2874_n_0\
    );
\bias[3]_i_2875\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bias_reg[3]_i_1042_0\,
      I1 => \^di\(0),
      I2 => \bias_reg[3]_i_1687_0\(0),
      I3 => \^o_sx_reg[15]_0\(5),
      O => \bias[3]_i_2875_n_0\
    );
\bias[3]_i_2879\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      O => \bias[3]_i_2879_n_0\
    );
\bias[3]_i_288\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB0B0B000"
    )
        port map (
      I0 => \bias[3]_i_598_n_0\,
      I1 => \gfx_inst/stage3_enemy1/sel0\(2),
      I2 => \gfx_inst/stage3_enemy1/sel0\(3),
      I3 => \bias[3]_i_600_n_0\,
      I4 => \bias[3]_i_601_n_0\,
      I5 => \bias[3]_i_602_n_0\,
      O => \gfx_inst/sprite_green_stage3_e1\(0)
    );
\bias[3]_i_2880\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_2880_n_0\
    );
\bias[3]_i_2881\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1725_0\(1),
      I1 => \^o_sx_reg[15]_0\(6),
      I2 => \^o_sx_reg[15]_0\(7),
      I3 => \bias_reg[3]_i_1725_0\(2),
      O => \bias[3]_i_2881_n_0\
    );
\bias[3]_i_2882\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sprite_stage2_e8_x(4),
      I1 => \^di\(0),
      I2 => \^o_sx_reg[15]_0\(5),
      I3 => \bias_reg[3]_i_1725_0\(0),
      O => \bias[3]_i_2882_n_0\
    );
\bias[3]_i_2885\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1725_0\(2),
      I2 => \bias_reg[3]_i_1725_0\(1),
      I3 => \^o_sx_reg[15]_0\(6),
      O => \bias[3]_i_2885_n_0\
    );
\bias[3]_i_2886\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sprite_stage2_e8_x(4),
      I1 => \^di\(0),
      I2 => \bias_reg[3]_i_1725_0\(0),
      I3 => \^o_sx_reg[15]_0\(5),
      O => \bias[3]_i_2886_n_0\
    );
\bias[3]_i_289\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E00000"
    )
        port map (
      I0 => \bias[3]_i_590_n_0\,
      I1 => \bias[3]_i_591_n_0\,
      I2 => sw(0),
      I3 => \gfx_inst/stage2_enemy9/sprite_data\(0),
      I4 => \bias[3]_i_603_n_0\,
      O => \gfx_inst/o_red117_out\
    );
\bias[3]_i_2890\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      O => \bias[3]_i_2890_n_0\
    );
\bias[3]_i_2891\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_2891_n_0\
    );
\bias[3]_i_2892\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bias_reg[3]_i_1750_0\(1),
      I1 => \^o_sx_reg[15]_0\(6),
      I2 => \^o_sx_reg[15]_0\(7),
      I3 => \bias_reg[3]_i_1750_0\(2),
      O => \bias[3]_i_2892_n_0\
    );
\bias[3]_i_2893\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sprite_stage2_e6_x(4),
      I1 => \^di\(0),
      I2 => \^o_sx_reg[15]_0\(5),
      I3 => \bias_reg[3]_i_1750_0\(0),
      O => \bias[3]_i_2893_n_0\
    );
\bias[3]_i_2896\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1750_0\(2),
      I2 => \bias_reg[3]_i_1750_0\(1),
      I3 => \^o_sx_reg[15]_0\(6),
      O => \bias[3]_i_2896_n_0\
    );
\bias[3]_i_2897\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sprite_stage2_e6_x(4),
      I1 => \^di\(0),
      I2 => \bias_reg[3]_i_1750_0\(0),
      I3 => \^o_sx_reg[15]_0\(5),
      O => \bias[3]_i_2897_n_0\
    );
\bias[3]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \bias[3]_i_92_n_0\,
      I1 => \bias[3]_i_93_n_0\,
      I2 => \bias[3]_i_84_n_0\,
      O => \bias[3]_i_29_n_0\
    );
\bias[3]_i_290\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080800"
    )
        port map (
      I0 => sw(0),
      I1 => sw(1),
      I2 => \bias[3]_i_604_n_0\,
      I3 => \gfx_inst/sprite_green_stage3_e2\(0),
      I4 => \gfx_inst/sprite_red_stage3_e2\(1),
      O => \gfx_inst/o_red115_out\
    );
\bias[3]_i_2901\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      O => \bias[3]_i_2901_n_0\
    );
\bias[3]_i_2902\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_2902_n_0\
    );
\bias[3]_i_2904\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(5),
      I1 => shoot_e1_y(6),
      O => \bias[3]_i_2904_n_0\
    );
\bias[3]_i_2905\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => shoot_e1_y(6),
      O => \bias[3]_i_2905_n_0\
    );
\bias[3]_i_2909\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => shoot_e1_y(4),
      O => \bias[3]_i_2909_n_0\
    );
\bias[3]_i_291\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080800"
    )
        port map (
      I0 => sw(0),
      I1 => sw(1),
      I2 => \bias[3]_i_605_n_0\,
      I3 => \gfx_inst/sprite_green_stage3_e1\(0),
      I4 => \gfx_inst/sprite_red_stage3_e1\(1),
      O => \gfx_inst/o_red116_out\
    );
\bias[3]_i_2911\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[6]_rep_0\,
      I1 => \bias_reg[3]_i_634_0\(6),
      O => \o_sx_reg[6]_rep_1\(2)
    );
\bias[3]_i_2912\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_634_0\(5),
      O => \o_sx_reg[6]_rep_1\(1)
    );
\bias[3]_i_2913\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_634_0\(5),
      O => \o_sx_reg[6]_rep_1\(0)
    );
\bias[3]_i_2919\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      I1 => sprite_shoot_y_e1(7),
      O => \bias[3]_i_2919_n_0\
    );
\bias[3]_i_292\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => sw(0),
      I1 => \gfx_inst/stage2_enemy7/sprite_data\(0),
      I2 => \gfx_inst/stage2_enemy7/sprite_data\(1),
      I3 => \bias[3]_i_608_n_0\,
      O => \gfx_inst/o_red119_out\
    );
\bias[3]_i_2920\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => sprite_shoot_y_e1(6),
      O => \bias[3]_i_2920_n_0\
    );
\bias[3]_i_2924\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => sprite_shoot_y_e1(4),
      O => \bias[3]_i_2924_n_0\
    );
\bias[3]_i_2926\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[7]_rep_0\,
      I1 => \bias_reg[3]_i_638\(7),
      O => \o_sx_reg[7]_rep_1\(2)
    );
\bias[3]_i_2927\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_638\(5),
      O => \o_sx_reg[7]_rep_1\(1)
    );
\bias[3]_i_2928\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_638\(5),
      O => \o_sx_reg[7]_rep_1\(0)
    );
\bias[3]_i_293\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E00000"
    )
        port map (
      I0 => \bias[3]_i_609_n_0\,
      I1 => \bias[3]_i_610_n_0\,
      I2 => sw(0),
      I3 => \gfx_inst/stage2_enemy8/sprite_data\(0),
      I4 => \bias[3]_i_612_n_0\,
      O => \gfx_inst/o_red118_out\
    );
\bias[3]_i_2934\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1164\(11),
      O => \o_sx_reg[11]_6\(3)
    );
\bias[3]_i_2935\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1164\(9),
      O => \o_sx_reg[11]_6\(2)
    );
\bias[3]_i_2936\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1164\(9),
      O => \o_sx_reg[11]_6\(1)
    );
\bias[3]_i_2937\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1164\(7),
      O => \o_sx_reg[11]_6\(0)
    );
\bias[3]_i_294\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => sw(0),
      I1 => \gfx_inst/stage2_enemy6/sprite_data\(0),
      I2 => \gfx_inst/stage2_enemy6/sprite_data\(1),
      I3 => \bias[3]_i_613_n_0\,
      O => \gfx_inst/o_red120_out\
    );
\bias[3]_i_2943\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(10),
      I1 => sprite_shoot_y_stage2_e6(11),
      O => \bias[3]_i_2943_n_0\
    );
\bias[3]_i_2944\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => sprite_shoot_y_stage2_e6(9),
      O => \bias[3]_i_2944_n_0\
    );
\bias[3]_i_2945\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => sprite_shoot_y_stage2_e6(9),
      O => \bias[3]_i_2945_n_0\
    );
\bias[3]_i_2946\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(6),
      I1 => sprite_shoot_y_stage2_e6(7),
      O => \bias[3]_i_2946_n_0\
    );
\bias[3]_i_295\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202322222222222"
    )
        port map (
      I0 => \bias[3]_i_614_n_0\,
      I1 => \gfx_inst/o_red120_out\,
      I2 => \bias[3]_i_608_n_0\,
      I3 => \gfx_inst/stage2_enemy7/sprite_data\(1),
      I4 => \gfx_inst/stage2_enemy7/sprite_data\(0),
      I5 => sw(0),
      O => \bias[3]_i_295_n_0\
    );
\bias[3]_i_2952\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1174\(11),
      O => \o_sx_reg[11]_7\(3)
    );
\bias[3]_i_2953\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1174\(9),
      O => \o_sx_reg[11]_7\(2)
    );
\bias[3]_i_2954\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1174\(9),
      O => \o_sx_reg[11]_7\(1)
    );
\bias[3]_i_2955\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1174\(7),
      O => \o_sx_reg[11]_7\(0)
    );
\bias[3]_i_296\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0CA0"
    )
        port map (
      I0 => \bias[3]_i_615_n_0\,
      I1 => \bias[3]_i_616_n_0\,
      I2 => \gfx_inst/stage2_enemy6/sel0\(3),
      I3 => \gfx_inst/stage2_enemy6/sel0\(2),
      I4 => \bias[3]_i_618_n_0\,
      O => \gfx_inst/stage2_enemy6/sprite_data\(1)
    );
\bias[3]_i_2961\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(10),
      I1 => sprite_shoot_y_stage2_e8(11),
      O => \bias[3]_i_2961_n_0\
    );
\bias[3]_i_2962\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => sprite_shoot_y_stage2_e8(9),
      O => \bias[3]_i_2962_n_0\
    );
\bias[3]_i_2963\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => sprite_shoot_y_stage2_e8(9),
      O => \bias[3]_i_2963_n_0\
    );
\bias[3]_i_2964\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(6),
      I1 => sprite_shoot_y_stage2_e8(7),
      O => \bias[3]_i_2964_n_0\
    );
\bias[3]_i_297\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEA"
    )
        port map (
      I0 => \bias[3]_i_619_n_0\,
      I1 => \bias[3]_i_620_n_0\,
      I2 => \gfx_inst/stage2_enemy6/sel0\(3),
      I3 => \gfx_inst/stage2_enemy6/sel0\(2),
      I4 => \gfx_inst/stage2_enemy6/sel0\(1),
      O => \gfx_inst/stage2_enemy6/sprite_data\(0)
    );
\bias[3]_i_2970\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1184\(11),
      O => \o_sx_reg[11]_5\(3)
    );
\bias[3]_i_2971\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1184\(9),
      O => \o_sx_reg[11]_5\(2)
    );
\bias[3]_i_2972\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1184\(9),
      O => \o_sx_reg[11]_5\(1)
    );
\bias[3]_i_2973\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1184\(7),
      O => \o_sx_reg[11]_5\(0)
    );
\bias[3]_i_2979\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(10),
      I1 => sprite_shoot_y_stage2_e4(11),
      O => \bias[3]_i_2979_n_0\
    );
\bias[3]_i_298\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005400000000"
    )
        port map (
      I0 => \bias[3]_i_622_n_0\,
      I1 => \bias[3]_i_623_n_0\,
      I2 => \gfx_inst/sprite_green_life2\(0),
      I3 => life_control(0),
      I4 => life_control(2),
      I5 => life_control(1),
      O => \gfx_inst/o_red110_out\
    );
\bias[3]_i_2980\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => sprite_shoot_y_stage2_e4(9),
      O => \bias[3]_i_2980_n_0\
    );
\bias[3]_i_2981\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => sprite_shoot_y_stage2_e4(9),
      O => \bias[3]_i_2981_n_0\
    );
\bias[3]_i_2982\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(6),
      I1 => sprite_shoot_y_stage2_e4(7),
      O => \bias[3]_i_2982_n_0\
    );
\bias[3]_i_2988\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1194\(11),
      O => \o_sx_reg[11]_9\(3)
    );
\bias[3]_i_2989\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1194\(9),
      O => \o_sx_reg[11]_9\(2)
    );
\bias[3]_i_299\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540000000000"
    )
        port map (
      I0 => \bias[3]_i_624_n_0\,
      I1 => \gfx_inst/life1/sprite_data\(1),
      I2 => \gfx_inst/life1/sprite_data\(0),
      I3 => \bias[3]_i_627_n_0\,
      I4 => \bias[4]_i_10_0\,
      I5 => life_control(0),
      O => \gfx_inst/o_red18_out\
    );
\bias[3]_i_2990\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1194\(9),
      O => \o_sx_reg[11]_9\(1)
    );
\bias[3]_i_2991\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1194\(7),
      O => \o_sx_reg[11]_9\(0)
    );
\bias[3]_i_2997\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(10),
      I1 => sprite_shoot_y_stage3_e3(11),
      O => \bias[3]_i_2997_n_0\
    );
\bias[3]_i_2998\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => sprite_shoot_y_stage3_e3(9),
      O => \bias[3]_i_2998_n_0\
    );
\bias[3]_i_2999\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => sprite_shoot_y_stage3_e3(9),
      O => \bias[3]_i_2999_n_0\
    );
\bias[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF10"
    )
        port map (
      I0 => \bias[3]_i_6_n_0\,
      I1 => \bias[3]_i_7_n_0\,
      I2 => \bias[3]_i_8_n_0\,
      I3 => \bias[3]_i_12_n_0\,
      I4 => \bias[3]_i_11_n_0\,
      O => \^blue\(0)
    );
\bias[3]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gfx_inst/o_red141_out\,
      I1 => \gfx_inst/o_red140_out\,
      I2 => \gfx_inst/o_red143_out\,
      I3 => \bias[3]_i_89_n_0\,
      I4 => \bias[3]_i_88_n_0\,
      O => \bias[3]_i_30_n_0\
    );
\bias[3]_i_300\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0054000000000000"
    )
        port map (
      I0 => \bias[3]_i_629_n_0\,
      I1 => \gfx_inst/sprite_green_life3\(0),
      I2 => \bias[3]_i_630_n_0\,
      I3 => life_control(2),
      I4 => life_control(1),
      I5 => life_control(0),
      O => \gfx_inst/o_red111_out\
    );
\bias[3]_i_3000\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(6),
      I1 => sprite_shoot_y_stage3_e3(7),
      O => \bias[3]_i_3000_n_0\
    );
\bias[3]_i_3006\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1204\(11),
      O => \o_sx_reg[11]_10\(3)
    );
\bias[3]_i_3007\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1204\(9),
      O => \o_sx_reg[11]_10\(2)
    );
\bias[3]_i_3008\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1204\(9),
      O => \o_sx_reg[11]_10\(1)
    );
\bias[3]_i_3009\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1204\(7),
      O => \o_sx_reg[11]_10\(0)
    );
\bias[3]_i_301\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => finish,
      I1 => \bias_reg[3]_i_631_n_3\,
      I2 => \bias[4]_i_48__0_0\(0),
      I3 => \gfx_inst/player_projectile/sprite_hit_y11_in\,
      I4 => \gfx_inst/player_projectile/sprite_hit_x12_in\,
      I5 => \gfx_inst/sprite_red_shoot_p\(0),
      O => \gfx_inst/sprite_hit_shoot_p\
    );
\bias[3]_i_3015\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(10),
      I1 => sprite_shoot_y_stage3_e5(11),
      O => \bias[3]_i_3015_n_0\
    );
\bias[3]_i_3016\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => sprite_shoot_y_stage3_e5(9),
      O => \bias[3]_i_3016_n_0\
    );
\bias[3]_i_3017\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => sprite_shoot_y_stage3_e5(9),
      O => \bias[3]_i_3017_n_0\
    );
\bias[3]_i_3018\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(6),
      I1 => sprite_shoot_y_stage3_e5(7),
      O => \bias[3]_i_3018_n_0\
    );
\bias[3]_i_302\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \gfx_inst/sprite_red_shoot_e1\(5),
      I1 => \gfx_inst/enemy_projectile1/sprite_hit_x12_in\,
      I2 => \bias_reg[3]_i_636_n_3\,
      I3 => \gfx_inst/enemy_projectile1/sprite_hit_y11_in\,
      I4 => finish_35,
      I5 => \bias[4]_i_48__0_1\(0),
      O => \gfx_inst/sprite_hit_shoot_e1\
    );
\bias[3]_i_3024\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1214\(11),
      O => \o_sx_reg[11]_8\(3)
    );
\bias[3]_i_3025\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1214\(9),
      O => \o_sx_reg[11]_8\(2)
    );
\bias[3]_i_3026\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1214\(9),
      O => \o_sx_reg[11]_8\(1)
    );
\bias[3]_i_3027\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1214\(7),
      O => \o_sx_reg[11]_8\(0)
    );
\bias[3]_i_303\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000EA"
    )
        port map (
      I0 => \bias[3]_i_639_n_0\,
      I1 => \bias[3]_i_640_n_0\,
      I2 => \bias[3]_i_641_n_0\,
      I3 => life_control(0),
      I4 => life_control(2),
      I5 => life_control(1),
      O => \gfx_inst/o_red16_out\
    );
\bias[3]_i_3033\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(10),
      I1 => sprite_shoot_y_stage3_e1(11),
      O => \bias[3]_i_3033_n_0\
    );
\bias[3]_i_3034\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => sprite_shoot_y_stage3_e1(9),
      O => \bias[3]_i_3034_n_0\
    );
\bias[3]_i_3035\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => sprite_shoot_y_stage3_e1(9),
      O => \bias[3]_i_3035_n_0\
    );
\bias[3]_i_3036\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(6),
      I1 => sprite_shoot_y_stage3_e1(7),
      O => \bias[3]_i_3036_n_0\
    );
\bias[3]_i_304\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \gfx_inst/sprite_red_shoot_e3\(5),
      I1 => \gfx_inst/sprite_red_shoot_stage2_e2\(5),
      I2 => \gfx_inst/sprite_red_shoot_e5\(5),
      I3 => \gfx_inst/sprite_hit_shoot_e3\,
      I4 => \gfx_inst/o_red15_out\,
      I5 => \gfx_inst/sprite_hit_shoot_e5\,
      O => \bias[3]_i_304_n_0\
    );
\bias[3]_i_3042\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => sprite_shoot_y_e5(7),
      O => \bias[3]_i_3042_n_0\
    );
\bias[3]_i_3043\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => sprite_shoot_y_e5(6),
      O => \bias[3]_i_3043_n_0\
    );
\bias[3]_i_3047\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => sprite_shoot_y_e5(4),
      O => \bias[3]_i_3047_n_0\
    );
\bias[3]_i_3049\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_688\(7),
      O => \o_sx_reg[7]_1\(2)
    );
\bias[3]_i_305\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \gfx_inst/sprite_red_shoot_stage3_e1\(5),
      I1 => \gfx_inst/sprite_red_shoot_stage3_e5\(5),
      I2 => \gfx_inst/sprite_red_shoot_stage3_e3\(5),
      I3 => \gfx_inst/o_red11_out\,
      I4 => \gfx_inst/o_red1\,
      I5 => \gfx_inst/o_red10_out\,
      O => \bias[3]_i_305_n_0\
    );
\bias[3]_i_3050\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_688\(5),
      O => \o_sx_reg[7]_1\(1)
    );
\bias[3]_i_3051\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_688\(5),
      O => \o_sx_reg[7]_1\(0)
    );
\bias[3]_i_3057\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1246\(11),
      O => \o_sx_reg[11]_4\(3)
    );
\bias[3]_i_3058\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1246\(9),
      O => \o_sx_reg[11]_4\(2)
    );
\bias[3]_i_3059\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1246\(9),
      O => \o_sx_reg[11]_4\(1)
    );
\bias[3]_i_306\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \gfx_inst/sprite_red_shoot_stage2_e4\(5),
      I1 => \gfx_inst/sprite_red_shoot_stage2_e8\(5),
      I2 => \gfx_inst/sprite_red_shoot_stage2_e6\(5),
      I3 => \gfx_inst/o_red14_out\,
      I4 => \gfx_inst/o_red12_out\,
      I5 => \gfx_inst/o_red13_out\,
      O => \bias[3]_i_306_n_0\
    );
\bias[3]_i_3060\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1246\(7),
      O => \o_sx_reg[11]_4\(0)
    );
\bias[3]_i_3066\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(10),
      I1 => sprite_shoot_y_stage2_e2(11),
      O => \bias[3]_i_3066_n_0\
    );
\bias[3]_i_3067\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(8),
      I1 => sprite_shoot_y_stage2_e2(9),
      O => \bias[3]_i_3067_n_0\
    );
\bias[3]_i_3068\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => sprite_shoot_y_stage2_e2(9),
      O => \bias[3]_i_3068_n_0\
    );
\bias[3]_i_3069\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(6),
      I1 => sprite_shoot_y_stage2_e2(7),
      O => \bias[3]_i_3069_n_0\
    );
\bias[3]_i_307\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \gfx_inst/sprite_hit_shoot_p\,
      I1 => \gfx_inst/sprite_red_shoot_e1\(5),
      I2 => \gfx_inst/sprite_hit_shoot_e1\,
      I3 => \gfx_inst/o_red16_out\,
      O => \bias[3]_i_307_n_0\
    );
\bias[3]_i_3075\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => sprite_shoot_y_e3(7),
      O => \bias[3]_i_3075_n_0\
    );
\bias[3]_i_3076\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => sprite_shoot_y_e3(6),
      O => \bias[3]_i_3076_n_0\
    );
\bias[3]_i_308\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF2F2F3F2"
    )
        port map (
      I0 => \bias[3]_i_651_n_0\,
      I1 => \^sprite_render_y00_out_14\(3),
      I2 => \bias[3]_i_653_n_0\,
      I3 => \bias[3]_i_654_n_0\,
      I4 => \bias[3]_i_108_0\,
      I5 => \bias[3]_i_656_n_0\,
      O => \gfx_inst/sprite_green_stage3_e3\(0)
    );
\bias[3]_i_3080\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => sprite_shoot_y_e3(4),
      O => \bias[3]_i_3080_n_0\
    );
\bias[3]_i_3082\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_695\(7),
      O => \o_sx_reg[7]_0\(2)
    );
\bias[3]_i_3083\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_695\(5),
      O => \o_sx_reg[7]_0\(1)
    );
\bias[3]_i_3084\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_695\(5),
      O => \o_sx_reg[7]_0\(0)
    );
\bias[3]_i_3089\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \bias[3]_i_3089_n_0\
    );
\bias[3]_i_309\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB0B0B000"
    )
        port map (
      I0 => \bias[3]_i_657_n_0\,
      I1 => \gfx_inst/stage3_enemy5/sel0\(2),
      I2 => \gfx_inst/stage3_enemy5/sel0\(3),
      I3 => \bias[3]_i_658_n_0\,
      I4 => \bias[3]_i_659_n_0\,
      I5 => \bias[3]_i_660_n_0\,
      O => \gfx_inst/sprite_green_stage3_e5\(0)
    );
\bias[3]_i_3090\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[3]_i_3090_n_0\
    );
\bias[3]_i_3091\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[3]_i_3091_n_0\
    );
\bias[3]_i_3092\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__0_0\,
      O => \bias[3]_i_3092_n_0\
    );
\bias[3]_i_3093\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[0]_rep_0\(0),
      O => \bias[3]_i_3093_n_0\
    );
\bias[3]_i_3094\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[3]_i_3094_n_0\
    );
\bias[3]_i_3095\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[3]_i_3095_n_0\
    );
\bias[3]_i_3096\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__0_0\,
      O => \bias[3]_i_3096_n_0\
    );
\bias[3]_i_3097\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[0]_rep_0\(0),
      O => \bias[3]_i_3097_n_0\
    );
\bias[3]_i_3098\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[3]_i_3098_n_0\
    );
\bias[3]_i_3099\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[3]_i_3099_n_0\
    );
\bias[3]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAABA00000000"
    )
        port map (
      I0 => \bias[3]_i_97_n_0\,
      I1 => \bias[3]_i_98_n_0\,
      I2 => \bias[3]_i_99_n_0\,
      I3 => \bias[3]_i_100_n_0\,
      I4 => \bias[3]_i_101_n_0\,
      I5 => \bias[3]_i_34_n_0\,
      O => \bias[3]_i_31_n_0\
    );
\bias[3]_i_310\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF2F2F3F2"
    )
        port map (
      I0 => \bias[3]_i_661_n_0\,
      I1 => \^sprite_render_y00_out_15\(3),
      I2 => \bias[3]_i_663_n_0\,
      I3 => \bias[3]_i_664_n_0\,
      I4 => \bias[3]_i_108_1\,
      I5 => \bias[3]_i_666_n_0\,
      O => \gfx_inst/sprite_green_stage3_e4\(0)
    );
\bias[3]_i_3100\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__0_0\,
      O => \bias[3]_i_3100_n_0\
    );
\bias[3]_i_3101\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[0]_rep_0\(0),
      O => \bias[3]_i_3101_n_0\
    );
\bias[3]_i_3102\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[3]_i_3102_n_0\
    );
\bias[3]_i_3103\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[3]_i_3103_n_0\
    );
\bias[3]_i_3104\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__0_0\,
      O => \bias[3]_i_3104_n_0\
    );
\bias[3]_i_3105\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[0]_rep_0\(0),
      O => \bias[3]_i_3105_n_0\
    );
\bias[3]_i_3106\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[3]_i_3106_n_0\
    );
\bias[3]_i_3107\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[3]_i_3107_n_0\
    );
\bias[3]_i_3108\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__0_0\,
      O => \bias[3]_i_3108_n_0\
    );
\bias[3]_i_3109\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[0]_rep_0\(0),
      O => \bias[3]_i_3109_n_0\
    );
\bias[3]_i_311\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020202020220"
    )
        port map (
      I0 => p_2_in,
      I1 => \bias[3]_i_667_n_0\,
      I2 => \gfx_inst/enemy_projectile2_6/sprite_render_y\(3),
      I3 => \gfx_inst/enemy_projectile2_6/sprite_render_y\(2),
      I4 => \gfx_inst/enemy_projectile2_6/sprite_render_y\(0),
      I5 => \gfx_inst/enemy_projectile2_6/sprite_render_y\(1),
      O => \gfx_inst/o_red13_out\
    );
\bias[3]_i_3110\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[3]_i_3110_n_0\
    );
\bias[3]_i_3111\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[3]_i_3111_n_0\
    );
\bias[3]_i_3112\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__0_0\,
      O => \bias[3]_i_3112_n_0\
    );
\bias[3]_i_3113\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[0]_rep_0\(0),
      O => \bias[3]_i_3113_n_0\
    );
\bias[3]_i_3114\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[3]_i_3114_n_0\
    );
\bias[3]_i_3115\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[3]_i_3115_n_0\
    );
\bias[3]_i_3116\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__0_0\,
      O => \bias[3]_i_3116_n_0\
    );
\bias[3]_i_3117\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[0]_rep_0\(0),
      O => \bias[3]_i_3117_n_0\
    );
\bias[3]_i_3118\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[3]_i_3118_n_0\
    );
\bias[3]_i_3119\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[3]_i_3119_n_0\
    );
\bias[3]_i_312\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020202020220"
    )
        port map (
      I0 => p_2_in,
      I1 => \bias[3]_i_670_n_0\,
      I2 => \gfx_inst/enemy_projectile2_8/sprite_render_y\(3),
      I3 => \gfx_inst/enemy_projectile2_8/sprite_render_y\(2),
      I4 => \gfx_inst/enemy_projectile2_8/sprite_render_y\(0),
      I5 => \gfx_inst/enemy_projectile2_8/sprite_render_y\(1),
      O => \gfx_inst/o_red12_out\
    );
\bias[3]_i_3120\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__0_0\,
      O => \bias[3]_i_3120_n_0\
    );
\bias[3]_i_3121\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[0]_rep_0\(0),
      O => \bias[3]_i_3121_n_0\
    );
\bias[3]_i_3122\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[3]_i_3122_n_0\
    );
\bias[3]_i_3123\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[3]_i_3123_n_0\
    );
\bias[3]_i_3124\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__0_0\,
      O => \bias[3]_i_3124_n_0\
    );
\bias[3]_i_3125\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[0]_rep_0\(0),
      O => \bias[3]_i_3125_n_0\
    );
\bias[3]_i_3126\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[3]_i_3126_n_0\
    );
\bias[3]_i_3127\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[3]_i_3127_n_0\
    );
\bias[3]_i_3128\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__0_0\,
      O => \bias[3]_i_3128_n_0\
    );
\bias[3]_i_3129\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[0]_rep_0\(0),
      O => \bias[3]_i_3129_n_0\
    );
\bias[3]_i_313\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020202020220"
    )
        port map (
      I0 => p_2_in,
      I1 => \bias[3]_i_673_n_0\,
      I2 => \gfx_inst/enemy_projectile2_4/sprite_render_y\(3),
      I3 => \gfx_inst/enemy_projectile2_4/sprite_render_y\(2),
      I4 => \gfx_inst/enemy_projectile2_4/sprite_render_y\(0),
      I5 => \gfx_inst/enemy_projectile2_4/sprite_render_y\(1),
      O => \gfx_inst/o_red14_out\
    );
\bias[3]_i_3130\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[3]_i_3130_n_0\
    );
\bias[3]_i_3131\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[3]_i_3131_n_0\
    );
\bias[3]_i_3132\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__0_0\,
      O => \bias[3]_i_3132_n_0\
    );
\bias[3]_i_3133\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[0]_rep_0\(0),
      O => \bias[3]_i_3133_n_0\
    );
\bias[3]_i_3134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => shoot_e1_y(3),
      O => \bias[3]_i_3134_n_0\
    );
\bias[3]_i_3135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => shoot_e1_y(2),
      O => \bias[3]_i_3135_n_0\
    );
\bias[3]_i_3136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__1_0\(0),
      I1 => shoot_e1_y(1),
      O => \bias[3]_i_3136_n_0\
    );
\bias[3]_i_3137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => shoot_e1_y(0),
      O => \bias[3]_i_3137_n_0\
    );
\bias[3]_i_3138\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep__1_0\(0),
      I1 => \bias_reg[3]_i_634_0\(3),
      O => \bias[3]_i_3138_n_0\
    );
\bias[3]_i_3139\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_634_0\(2),
      O => \bias[3]_i_3139_n_0\
    );
\bias[3]_i_314\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020202020220"
    )
        port map (
      I0 => \bias[3]_i_305_0\,
      I1 => \bias[3]_i_676_n_0\,
      I2 => \gfx_inst/enemy_projectile3_3/sprite_render_y\(3),
      I3 => \gfx_inst/enemy_projectile3_3/sprite_render_y\(2),
      I4 => \gfx_inst/enemy_projectile3_3/sprite_render_y\(0),
      I5 => \gfx_inst/enemy_projectile3_3/sprite_render_y\(1),
      O => \gfx_inst/o_red10_out\
    );
\bias[3]_i_3140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_634_0\(1),
      O => \bias[3]_i_3140_n_0\
    );
\bias[3]_i_3141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(0),
      I1 => \bias_reg[3]_i_634_0\(0),
      O => \bias[3]_i_3141_n_0\
    );
\bias[3]_i_3142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => sprite_shoot_y_e1(3),
      O => \bias[3]_i_3142_n_0\
    );
\bias[3]_i_3143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => sprite_shoot_y_e1(2),
      O => \bias[3]_i_3143_n_0\
    );
\bias[3]_i_3144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__1_0\(0),
      I1 => sprite_shoot_y_e1(1),
      O => \bias[3]_i_3144_n_0\
    );
\bias[3]_i_3145\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => sprite_shoot_y_e1(0),
      O => \bias[3]_i_3145_n_0\
    );
\bias[3]_i_315\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020202020220"
    )
        port map (
      I0 => \bias[3]_i_305_0\,
      I1 => \bias[3]_i_679_n_0\,
      I2 => \gfx_inst/enemy_projectile3_5/sprite_render_y\(3),
      I3 => \gfx_inst/enemy_projectile3_5/sprite_render_y\(2),
      I4 => \gfx_inst/enemy_projectile3_5/sprite_render_y\(0),
      I5 => \gfx_inst/enemy_projectile3_5/sprite_render_y\(1),
      O => \gfx_inst/o_red1\
    );
\bias[3]_i_3151\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1164\(7),
      O => \o_sx_reg[7]_4\(2)
    );
\bias[3]_i_3152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1164\(5),
      O => \o_sx_reg[7]_4\(1)
    );
\bias[3]_i_3153\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1164\(5),
      O => \o_sx_reg[7]_4\(0)
    );
\bias[3]_i_3159\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => sprite_shoot_y_stage2_e6(7),
      O => \bias[3]_i_3159_n_0\
    );
\bias[3]_i_316\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020202020220"
    )
        port map (
      I0 => \bias[3]_i_305_0\,
      I1 => \bias[3]_i_682_n_0\,
      I2 => \gfx_inst/enemy_projectile3_1/sprite_render_y\(3),
      I3 => \gfx_inst/enemy_projectile3_1/sprite_render_y\(2),
      I4 => \gfx_inst/enemy_projectile3_1/sprite_render_y\(0),
      I5 => \gfx_inst/enemy_projectile3_1/sprite_render_y\(1),
      O => \gfx_inst/o_red11_out\
    );
\bias[3]_i_3160\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => sprite_shoot_y_stage2_e6(6),
      O => \bias[3]_i_3160_n_0\
    );
\bias[3]_i_3164\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => sprite_shoot_y_stage2_e6(4),
      O => \bias[3]_i_3164_n_0\
    );
\bias[3]_i_3166\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1174\(7),
      O => \o_sx_reg[7]_5\(2)
    );
\bias[3]_i_3167\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1174\(5),
      O => \o_sx_reg[7]_5\(1)
    );
\bias[3]_i_3168\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1174\(5),
      O => \o_sx_reg[7]_5\(0)
    );
\bias[3]_i_317\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \gfx_inst/sprite_red_shoot_e5\(5),
      I1 => \gfx_inst/enemy_projectile5/sprite_hit_x12_in\,
      I2 => \bias_reg[3]_i_686_n_3\,
      I3 => \gfx_inst/enemy_projectile5/sprite_hit_y11_in\,
      I4 => finish_37,
      I5 => \bias[3]_i_304_1\(0),
      O => \gfx_inst/sprite_hit_shoot_e5\
    );
\bias[3]_i_3174\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => sprite_shoot_y_stage2_e8(7),
      O => \bias[3]_i_3174_n_0\
    );
\bias[3]_i_3175\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => sprite_shoot_y_stage2_e8(6),
      O => \bias[3]_i_3175_n_0\
    );
\bias[3]_i_3179\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => sprite_shoot_y_stage2_e8(4),
      O => \bias[3]_i_3179_n_0\
    );
\bias[3]_i_318\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020202020220"
    )
        port map (
      I0 => p_2_in,
      I1 => \bias[3]_i_689_n_0\,
      I2 => \gfx_inst/enemy_projectile2_2/sprite_render_y\(3),
      I3 => \gfx_inst/enemy_projectile2_2/sprite_render_y\(2),
      I4 => \gfx_inst/enemy_projectile2_2/sprite_render_y\(0),
      I5 => \gfx_inst/enemy_projectile2_2/sprite_render_y\(1),
      O => \gfx_inst/o_red15_out\
    );
\bias[3]_i_3181\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1184\(7),
      O => \o_sx_reg[7]_3\(2)
    );
\bias[3]_i_3182\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1184\(5),
      O => \o_sx_reg[7]_3\(1)
    );
\bias[3]_i_3183\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1184\(5),
      O => \o_sx_reg[7]_3\(0)
    );
\bias[3]_i_3189\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => sprite_shoot_y_stage2_e4(7),
      O => \bias[3]_i_3189_n_0\
    );
\bias[3]_i_319\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \gfx_inst/sprite_red_shoot_e3\(5),
      I1 => \gfx_inst/enemy_projectile3/sprite_hit_x12_in\,
      I2 => \bias_reg[3]_i_693_n_3\,
      I3 => \gfx_inst/enemy_projectile3/sprite_hit_y11_in\,
      I4 => finish_36,
      I5 => \bias[3]_i_304_0\(0),
      O => \gfx_inst/sprite_hit_shoot_e3\
    );
\bias[3]_i_3190\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => sprite_shoot_y_stage2_e4(6),
      O => \bias[3]_i_3190_n_0\
    );
\bias[3]_i_3194\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => sprite_shoot_y_stage2_e4(4),
      O => \bias[3]_i_3194_n_0\
    );
\bias[3]_i_3196\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1194\(7),
      O => \o_sx_reg[7]_7\(2)
    );
\bias[3]_i_3197\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1194\(5),
      O => \o_sx_reg[7]_7\(1)
    );
\bias[3]_i_3198\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1194\(5),
      O => \o_sx_reg[7]_7\(0)
    );
\bias[3]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \bias[3]_i_102_n_0\,
      I1 => \bias[3]_i_103_n_0\,
      I2 => \bias[3]_i_104_n_0\,
      I3 => \bias[3]_i_105_n_0\,
      I4 => \bias[3]_i_98_n_0\,
      I5 => \bias[3]_i_106_n_0\,
      O => \bias[3]_i_32_n_0\
    );
\bias[3]_i_320\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E00"
    )
        port map (
      I0 => \bias[3]_i_55_n_0\,
      I1 => \bias[3]_i_56_n_0\,
      I2 => \gfx_inst/enemy4/sprite_data\(0),
      I3 => \bias[3]_i_57_n_0\,
      O => \bias[3]_i_320_n_0\
    );
\bias[3]_i_3204\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => sprite_shoot_y_stage3_e3(7),
      O => \bias[3]_i_3204_n_0\
    );
\bias[3]_i_3205\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => sprite_shoot_y_stage3_e3(6),
      O => \bias[3]_i_3205_n_0\
    );
\bias[3]_i_3209\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => sprite_shoot_y_stage3_e3(4),
      O => \bias[3]_i_3209_n_0\
    );
\bias[3]_i_321\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFF17D7D4D73FFF"
    )
        port map (
      I0 => \bias[3]_i_696_n_0\,
      I1 => \^sel0\(0),
      I2 => \^sel0\(1),
      I3 => \bias[3]_i_697_n_0\,
      I4 => \^sel0\(2),
      I5 => \^sel0\(3),
      O => \bias[3]_i_321_n_0\
    );
\bias[3]_i_3211\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1204\(7),
      O => \o_sx_reg[7]_8\(2)
    );
\bias[3]_i_3212\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1204\(5),
      O => \o_sx_reg[7]_8\(1)
    );
\bias[3]_i_3213\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1204\(5),
      O => \o_sx_reg[7]_8\(0)
    );
\bias[3]_i_3219\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => sprite_shoot_y_stage3_e5(7),
      O => \bias[3]_i_3219_n_0\
    );
\bias[3]_i_322\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030FAFFFFFFAF030"
    )
        port map (
      I0 => \bias[3]_i_698_n_0\,
      I1 => \bias[3]_i_699_n_0\,
      I2 => \^sel0\(3),
      I3 => \^sel0\(0),
      I4 => \^sel0\(1),
      I5 => \^sel0\(2),
      O => \bias[3]_i_322_n_0\
    );
\bias[3]_i_3220\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => sprite_shoot_y_stage3_e5(6),
      O => \bias[3]_i_3220_n_0\
    );
\bias[3]_i_3224\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => sprite_shoot_y_stage3_e5(4),
      O => \bias[3]_i_3224_n_0\
    );
\bias[3]_i_3226\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1214\(7),
      O => \o_sx_reg[7]_6\(2)
    );
\bias[3]_i_3227\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1214\(5),
      O => \o_sx_reg[7]_6\(1)
    );
\bias[3]_i_3228\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1214\(5),
      O => \o_sx_reg[7]_6\(0)
    );
\bias[3]_i_323\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000141429194040"
    )
        port map (
      I0 => \^sel0\(3),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^o_sy_reg[5]_rep_0\,
      I5 => \^sel0\(2),
      O => \bias[3]_i_323_n_0\
    );
\bias[3]_i_3234\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => sprite_shoot_y_stage3_e1(7),
      O => \bias[3]_i_3234_n_0\
    );
\bias[3]_i_3235\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => sprite_shoot_y_stage3_e1(6),
      O => \bias[3]_i_3235_n_0\
    );
\bias[3]_i_3239\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => sprite_shoot_y_stage3_e1(4),
      O => \bias[3]_i_3239_n_0\
    );
\bias[3]_i_324\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C48C0C0303000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^sel0\(2),
      I2 => \^sel0\(3),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_324_n_0\
    );
\bias[3]_i_3240\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => sprite_shoot_y_e5(3),
      O => \bias[3]_i_3240_n_0\
    );
\bias[3]_i_3241\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => sprite_shoot_y_e5(2),
      O => \bias[3]_i_3241_n_0\
    );
\bias[3]_i_3242\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__1_0\(0),
      I1 => sprite_shoot_y_e5(1),
      O => \bias[3]_i_3242_n_0\
    );
\bias[3]_i_3243\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => sprite_shoot_y_e5(0),
      O => \bias[3]_i_3243_n_0\
    );
\bias[3]_i_3249\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1246\(7),
      O => \o_sx_reg[7]_2\(2)
    );
\bias[3]_i_325\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5D0800005D08"
    )
        port map (
      I0 => \gfx_inst/o_red119_out\,
      I1 => \gfx_inst/stage2_enemy7/sprite_data\(1),
      I2 => \gfx_inst/stage2_enemy7/sprite_data\(0),
      I3 => \bias[3]_i_614_n_0\,
      I4 => \gfx_inst/o_red120_out\,
      I5 => \gfx_inst/sprite_green_stage2_e6\(0),
      O => \bias[3]_i_325_n_0\
    );
\bias[3]_i_3250\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1246\(5),
      O => \o_sx_reg[7]_2\(1)
    );
\bias[3]_i_3251\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1246\(5),
      O => \o_sx_reg[7]_2\(0)
    );
\bias[3]_i_3257\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => sprite_shoot_y_stage2_e2(7),
      O => \bias[3]_i_3257_n_0\
    );
\bias[3]_i_3258\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => sprite_shoot_y_stage2_e2(6),
      O => \bias[3]_i_3258_n_0\
    );
\bias[3]_i_326\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(6),
      I1 => sprite_e3_x(6),
      I2 => sprite_e3_x(7),
      I3 => \^o_sx_reg[15]_0\(7),
      O => \bias[3]_i_326_n_0\
    );
\bias[3]_i_3262\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => sprite_shoot_y_stage2_e2(4),
      O => \bias[3]_i_3262_n_0\
    );
\bias[3]_i_3263\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => sprite_shoot_y_e3(3),
      O => \bias[3]_i_3263_n_0\
    );
\bias[3]_i_3264\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => sprite_shoot_y_e3(2),
      O => \bias[3]_i_3264_n_0\
    );
\bias[3]_i_3265\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__1_0\(0),
      I1 => sprite_shoot_y_e3(1),
      O => \bias[3]_i_3265_n_0\
    );
\bias[3]_i_3266\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => sprite_shoot_y_e3(0),
      O => \bias[3]_i_3266_n_0\
    );
\bias[3]_i_327\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[4]_rep__0_0\,
      I1 => sprite_e3_x(4),
      I2 => sprite_e3_x(5),
      I3 => \^o_sx_reg[5]_rep__0_0\,
      O => \bias[3]_i_327_n_0\
    );
\bias[3]_i_3275\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => sprite_shoot_y_stage2_e6(3),
      O => \bias[3]_i_3275_n_0\
    );
\bias[3]_i_3276\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => sprite_shoot_y_stage2_e6(2),
      O => \bias[3]_i_3276_n_0\
    );
\bias[3]_i_3277\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__1_0\(0),
      I1 => sprite_shoot_y_stage2_e6(1),
      O => \bias[3]_i_3277_n_0\
    );
\bias[3]_i_3278\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => sprite_shoot_y_stage2_e6(0),
      O => \bias[3]_i_3278_n_0\
    );
\bias[3]_i_328\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => sprite_e3_x(2),
      I2 => sprite_e3_x(3),
      I3 => \^o_sx_reg[3]_rep_0\,
      O => \bias[3]_i_328_n_0\
    );
\bias[3]_i_3283\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => sprite_shoot_y_stage2_e8(3),
      O => \bias[3]_i_3283_n_0\
    );
\bias[3]_i_3284\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => sprite_shoot_y_stage2_e8(2),
      O => \bias[3]_i_3284_n_0\
    );
\bias[3]_i_3285\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__1_0\(0),
      I1 => sprite_shoot_y_stage2_e8(1),
      O => \bias[3]_i_3285_n_0\
    );
\bias[3]_i_3286\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => sprite_shoot_y_stage2_e8(0),
      O => \bias[3]_i_3286_n_0\
    );
\bias[3]_i_329\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => sprite_e3_x(0),
      I2 => sprite_e3_x(1),
      I3 => \^o_sx_reg[15]_0\(1),
      O => \bias[3]_i_329_n_0\
    );
\bias[3]_i_3291\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => sprite_shoot_y_stage2_e4(3),
      O => \bias[3]_i_3291_n_0\
    );
\bias[3]_i_3292\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => sprite_shoot_y_stage2_e4(2),
      O => \bias[3]_i_3292_n_0\
    );
\bias[3]_i_3293\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__1_0\(0),
      I1 => sprite_shoot_y_stage2_e4(1),
      O => \bias[3]_i_3293_n_0\
    );
\bias[3]_i_3294\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => sprite_shoot_y_stage2_e4(0),
      O => \bias[3]_i_3294_n_0\
    );
\bias[3]_i_3299\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => sprite_shoot_y_stage3_e3(3),
      O => \bias[3]_i_3299_n_0\
    );
\bias[3]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \bias[3]_i_107_n_0\,
      I1 => \bias[3]_i_108_n_0\,
      O => \bias[3]_i_33_n_0\
    );
\bias[3]_i_3300\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => sprite_shoot_y_stage3_e3(2),
      O => \bias[3]_i_3300_n_0\
    );
\bias[3]_i_3301\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__1_0\(0),
      I1 => sprite_shoot_y_stage3_e3(1),
      O => \bias[3]_i_3301_n_0\
    );
\bias[3]_i_3302\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => sprite_shoot_y_stage3_e3(0),
      O => \bias[3]_i_3302_n_0\
    );
\bias[3]_i_3307\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => sprite_shoot_y_stage3_e5(3),
      O => \bias[3]_i_3307_n_0\
    );
\bias[3]_i_3308\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => sprite_shoot_y_stage3_e5(2),
      O => \bias[3]_i_3308_n_0\
    );
\bias[3]_i_3309\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      I1 => sprite_shoot_y_stage3_e5(1),
      O => \bias[3]_i_3309_n_0\
    );
\bias[3]_i_3310\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => sprite_shoot_y_stage3_e5(0),
      O => \bias[3]_i_3310_n_0\
    );
\bias[3]_i_3315\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => sprite_shoot_y_stage3_e1(3),
      O => \bias[3]_i_3315_n_0\
    );
\bias[3]_i_3316\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => sprite_shoot_y_stage3_e1(2),
      O => \bias[3]_i_3316_n_0\
    );
\bias[3]_i_3317\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__1_0\(0),
      I1 => sprite_shoot_y_stage3_e1(1),
      O => \bias[3]_i_3317_n_0\
    );
\bias[3]_i_3318\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => sprite_shoot_y_stage3_e1(0),
      O => \bias[3]_i_3318_n_0\
    );
\bias[3]_i_3323\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => sprite_shoot_y_stage2_e2(3),
      O => \bias[3]_i_3323_n_0\
    );
\bias[3]_i_3324\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => sprite_shoot_y_stage2_e2(2),
      O => \bias[3]_i_3324_n_0\
    );
\bias[3]_i_3325\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__1_0\(0),
      I1 => sprite_shoot_y_stage2_e2(1),
      O => \bias[3]_i_3325_n_0\
    );
\bias[3]_i_3326\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => sprite_shoot_y_stage2_e2(0),
      O => \bias[3]_i_3326_n_0\
    );
\bias[3]_i_335\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \bias[3]_i_335_n_0\
    );
\bias[3]_i_337\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      I1 => \^q\(5),
      O => \bias[3]_i_337_n_0\
    );
\bias[3]_i_338\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_338_n_0\
    );
\bias[3]_i_339\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \bias[3]_i_339_n_0\
    );
\bias[3]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \bias[3]_i_100_n_0\,
      I1 => \bias[3]_i_109_n_0\,
      I2 => \bias[3]_i_98_n_0\,
      O => \bias[3]_i_34_n_0\
    );
\bias[3]_i_342\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \bias[3]_i_342_n_0\
    );
\bias[3]_i_343\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \bias[3]_i_343_n_0\
    );
\bias[3]_i_344\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \bias[3]_i_344_n_0\
    );
\bias[3]_i_347\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => notcollision3_20(9),
      I1 => \^o_sx_reg[15]_0\(14),
      I2 => \^o_sx_reg[15]_0\(15),
      I3 => notcollision3_20(10),
      O => \bias[3]_i_347_n_0\
    );
\bias[3]_i_348\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => notcollision3_20(7),
      I1 => \^o_sx_reg[15]_0\(12),
      I2 => \^o_sx_reg[15]_0\(13),
      I3 => notcollision3_20(8),
      O => \bias[3]_i_348_n_0\
    );
\bias[3]_i_349\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => notcollision3_20(5),
      I1 => \^o_sx_reg[15]_0\(10),
      I2 => \^o_sx_reg[15]_0\(11),
      I3 => notcollision3_20(6),
      O => \bias[3]_i_349_n_0\
    );
\bias[3]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \bias[3]_i_110_n_0\,
      I1 => \bias[3]_i_111_n_0\,
      I2 => \bias[3]_i_112_n_0\,
      O => \bias[3]_i_35_n_0\
    );
\bias[3]_i_350\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => notcollision3_20(3),
      I1 => \^o_sx_reg[15]_0\(8),
      I2 => \^o_sx_reg[15]_0\(9),
      I3 => notcollision3_20(4),
      O => \bias[3]_i_350_n_0\
    );
\bias[3]_i_351\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => notcollision3_20(10),
      I2 => notcollision3_20(9),
      I3 => \^o_sx_reg[15]_0\(14),
      O => \bias[3]_i_351_n_0\
    );
\bias[3]_i_352\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => notcollision3_20(8),
      I2 => notcollision3_20(7),
      I3 => \^o_sx_reg[15]_0\(12),
      O => \bias[3]_i_352_n_0\
    );
\bias[3]_i_353\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => notcollision3_20(6),
      I2 => notcollision3_20(5),
      I3 => \^o_sx_reg[15]_0\(10),
      O => \bias[3]_i_353_n_0\
    );
\bias[3]_i_354\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => notcollision3_20(4),
      I2 => notcollision3_20(3),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \bias[3]_i_354_n_0\
    );
\bias[3]_i_355\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[5]_rep__0_0\,
      I1 => \bias_reg[3]_i_157_1\,
      O => \bias[3]_i_355_n_0\
    );
\bias[3]_i_356\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[4]_rep__0_0\,
      I1 => \bias_reg[3]_i_157_0\,
      O => \bias[3]_i_356_n_0\
    );
\bias[3]_i_357\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_357_n_0\
    );
\bias[3]_i_358\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[3]_i_358_n_0\
    );
\bias[3]_i_359\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[3]_i_359_n_0\
    );
\bias[3]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \bias[3]_i_102_n_0\,
      I1 => \bias[3]_i_103_n_0\,
      I2 => \bias[3]_i_104_n_0\,
      O => \bias[3]_i_36_n_0\
    );
\bias[3]_i_360\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sy(1),
      O => \bias[3]_i_360_n_0\
    );
\bias[3]_i_361\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[0]_rep_0\(0),
      O => \bias[3]_i_361_n_0\
    );
\bias[3]_i_363\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_162_6\,
      I2 => \bias_reg[3]_i_162_7\,
      I3 => \^o_sx_reg[15]_0\(15),
      O => \bias[3]_i_363_n_0\
    );
\bias[3]_i_364\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_162_4\,
      I2 => \bias_reg[3]_i_162_5\,
      I3 => \^o_sx_reg[15]_0\(13),
      O => \bias[3]_i_364_n_0\
    );
\bias[3]_i_365\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_162_2\,
      I2 => \bias_reg[3]_i_162_3\,
      I3 => \^o_sx_reg[15]_0\(11),
      O => \bias[3]_i_365_n_0\
    );
\bias[3]_i_366\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_162_0\,
      I2 => \bias_reg[3]_i_162_1\,
      I3 => \^o_sx_reg[15]_0\(9),
      O => \bias[3]_i_366_n_0\
    );
\bias[3]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008888A888"
    )
        port map (
      I0 => \bias[3]_i_6_n_0\,
      I1 => \bias[3]_i_113_n_0\,
      I2 => \gfx_inst/sprite_hit_e2\,
      I3 => \gfx_inst/enemy2/sprite_data\(1),
      I4 => \gfx_inst/enemy2/sprite_data\(0),
      I5 => \bias[3]_i_7_n_0\,
      O => \bias[3]_i_37_n_0\
    );
\bias[3]_i_372\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      O => \bias[3]_i_372_n_0\
    );
\bias[3]_i_373\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \bias[3]_i_373_n_0\
    );
\bias[3]_i_374\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \bias[3]_i_374_n_0\
    );
\bias[3]_i_375\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \bias[3]_i_375_n_0\
    );
\bias[3]_i_376\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(13),
      O => \bias[3]_i_376_n_0\
    );
\bias[3]_i_377\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(11),
      O => \bias[3]_i_377_n_0\
    );
\bias[3]_i_378\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      O => \bias[3]_i_378_n_0\
    );
\bias[3]_i_379\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      O => \bias[3]_i_379_n_0\
    );
\bias[3]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E0"
    )
        port map (
      I0 => \bias[3]_i_20_n_0\,
      I1 => \bias[3]_i_21_n_0\,
      I2 => \bias[3]_i_22_n_0\,
      I3 => \gfx_inst/enemy1/sprite_data\(0),
      I4 => \gfx_inst/sprite_hit_p1\,
      O => \bias[3]_i_38_n_0\
    );
\bias[3]_i_381\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      O => \bias[3]_i_381_n_0\
    );
\bias[3]_i_382\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      O => \bias[3]_i_382_n_0\
    );
\bias[3]_i_383\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      O => \bias[3]_i_383_n_0\
    );
\bias[3]_i_384\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      O => \bias[3]_i_384_n_0\
    );
\bias[3]_i_387\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01880248"
    )
        port map (
      I0 => \gfx_inst/enemy4/sel0\(0),
      I1 => \^sprite_render_y00_out_1\(1),
      I2 => \^sprite_render_y00_out_1\(2),
      I3 => \^sprite_render_y00_out_1\(3),
      I4 => \^sprite_render_y00_out_1\(0),
      O => \bias[3]_i_387_n_0\
    );
\bias[3]_i_389\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep__1_0\(0),
      I1 => \bias_reg[3]_i_168_3\,
      O => \bias[3]_i_389_n_0\
    );
\bias[3]_i_390\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_168_2\,
      O => \bias[3]_i_390_n_0\
    );
\bias[3]_i_391\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_168_1\,
      O => \bias[3]_i_391_n_0\
    );
\bias[3]_i_392\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => \bias_reg[3]_i_168_0\,
      O => \bias[3]_i_392_n_0\
    );
\bias[3]_i_394\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_169_6\,
      I2 => \bias_reg[3]_i_169_7\,
      I3 => \^o_sx_reg[15]_0\(15),
      O => \bias[3]_i_394_n_0\
    );
\bias[3]_i_395\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_169_4\,
      I2 => \bias_reg[3]_i_169_5\,
      I3 => \^o_sx_reg[15]_0\(13),
      O => \bias[3]_i_395_n_0\
    );
\bias[3]_i_396\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_169_2\,
      I2 => \bias_reg[3]_i_169_3\,
      I3 => \^o_sx_reg[15]_0\(11),
      O => \bias[3]_i_396_n_0\
    );
\bias[3]_i_397\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_169_0\,
      I2 => \bias_reg[3]_i_169_1\,
      I3 => \^o_sx_reg[15]_0\(9),
      O => \bias[3]_i_397_n_0\
    );
\bias[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"817E"
    )
        port map (
      I0 => \^green\(0),
      I1 => \^blue\(1),
      I2 => \^blue\(0),
      I3 => \o_tmds_reg[2]\(1),
      O => \bias[3]_i_4_n_0\
    );
\bias[3]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEFEEEEEEE00"
    )
        port map (
      I0 => \bias[3]_i_116_n_0\,
      I1 => \bias[3]_i_32_n_0\,
      I2 => \bias[3]_i_107_n_0\,
      I3 => \bias[3]_i_34_n_0\,
      I4 => \bias[3]_i_35_n_0\,
      I5 => \bias[3]_i_36_n_0\,
      O => \bias[3]_i_40_n_0\
    );
\bias[3]_i_403\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      O => \bias[3]_i_403_n_0\
    );
\bias[3]_i_404\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \bias[3]_i_404_n_0\
    );
\bias[3]_i_405\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \bias[3]_i_405_n_0\
    );
\bias[3]_i_406\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \bias[3]_i_406_n_0\
    );
\bias[3]_i_407\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(13),
      O => \bias[3]_i_407_n_0\
    );
\bias[3]_i_408\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(11),
      O => \bias[3]_i_408_n_0\
    );
\bias[3]_i_409\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      O => \bias[3]_i_409_n_0\
    );
\bias[3]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C4C6CEC78DC1438"
    )
        port map (
      I0 => \^sprite_render_y00_out_0\(1),
      I1 => \^sprite_render_y00_out_0\(3),
      I2 => \^sprite_render_y00_out_0\(2),
      I3 => \^sprite_render_y00_out_0\(0),
      I4 => \gfx_inst/enemy3/sel0\(0),
      I5 => \gfx_inst/enemy3/sel0\(1),
      O => \bias[3]_i_41_n_0\
    );
\bias[3]_i_410\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      O => \bias[3]_i_410_n_0\
    );
\bias[3]_i_412\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      O => \bias[3]_i_412_n_0\
    );
\bias[3]_i_413\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      O => \bias[3]_i_413_n_0\
    );
\bias[3]_i_414\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      O => \bias[3]_i_414_n_0\
    );
\bias[3]_i_415\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      O => \bias[3]_i_415_n_0\
    );
\bias[3]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"124C7C8C6ACC7C4C"
    )
        port map (
      I0 => \gfx_inst/enemy3/sel0\(0),
      I1 => \^sprite_render_y00_out_0\(3),
      I2 => \gfx_inst/enemy3/sel0\(1),
      I3 => \^sprite_render_y00_out_0\(2),
      I4 => \^sprite_render_y00_out_0\(1),
      I5 => \^sprite_render_y00_out_0\(0),
      O => \bias[3]_i_42_n_0\
    );
\bias[3]_i_420\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[5]_rep__0_0\,
      I1 => \bias_reg[3]_i_175_1\,
      O => \bias[3]_i_420_n_0\
    );
\bias[3]_i_421\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[4]_rep__0_0\,
      I1 => \bias_reg[3]_i_175_0\,
      O => \bias[3]_i_421_n_0\
    );
\bias[3]_i_422\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1008"
    )
        port map (
      I0 => \gfx_inst/enemy2/sel0\(1),
      I1 => \gfx_inst/enemy2/sel0\(0),
      I2 => \gfx_inst/enemy2/sel0\(2),
      I3 => \gfx_inst/enemy2/sel0\(3),
      O => \bias[3]_i_422_n_0\
    );
\bias[3]_i_423\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4002"
    )
        port map (
      I0 => \gfx_inst/enemy2/sel0\(1),
      I1 => \gfx_inst/enemy2/sel0\(0),
      I2 => \gfx_inst/enemy2/sel0\(2),
      I3 => \gfx_inst/enemy2/sel0\(3),
      O => \bias[3]_i_423_n_0\
    );
\bias[3]_i_424\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01880248"
    )
        port map (
      I0 => \gfx_inst/enemy2/sel0\(0),
      I1 => \^sprite_render_y00_out\(1),
      I2 => \^sprite_render_y00_out\(2),
      I3 => \^sprite_render_y00_out\(3),
      I4 => \^sprite_render_y00_out\(0),
      O => \bias[3]_i_424_n_0\
    );
\bias[3]_i_426\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep__1_0\(0),
      I1 => \bias_reg[3]_i_179_3\,
      O => \bias[3]_i_426_n_0\
    );
\bias[3]_i_427\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_179_2\,
      O => \bias[3]_i_427_n_0\
    );
\bias[3]_i_428\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_179_1\,
      O => \bias[3]_i_428_n_0\
    );
\bias[3]_i_429\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => \bias_reg[3]_i_179_0\,
      O => \bias[3]_i_429_n_0\
    );
\bias[3]_i_430\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(6),
      I1 => sprite_e1_x(6),
      I2 => sprite_e1_x(7),
      I3 => \^o_sx_reg[15]_0\(7),
      O => \bias[3]_i_430_n_0\
    );
\bias[3]_i_431\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[4]_rep__0_0\,
      I1 => sprite_e1_x(4),
      I2 => sprite_e1_x(5),
      I3 => \^o_sx_reg[5]_rep__0_0\,
      O => \bias[3]_i_431_n_0\
    );
\bias[3]_i_432\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => sprite_e1_x(2),
      I2 => sprite_e1_x(3),
      I3 => \^o_sx_reg[3]_rep_0\,
      O => \bias[3]_i_432_n_0\
    );
\bias[3]_i_433\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => sprite_e1_x(0),
      I2 => sprite_e1_x(1),
      I3 => \^o_sx_reg[15]_0\(1),
      O => \bias[3]_i_433_n_0\
    );
\bias[3]_i_439\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \bias[3]_i_439_n_0\
    );
\bias[3]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1008"
    )
        port map (
      I0 => \gfx_inst/enemy3/sel0\(1),
      I1 => \gfx_inst/enemy3/sel0\(0),
      I2 => \gfx_inst/enemy3/sel0\(2),
      I3 => \gfx_inst/enemy3/sel0\(3),
      O => \bias[3]_i_44_n_0\
    );
\bias[3]_i_441\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      I1 => \^q\(5),
      O => \bias[3]_i_441_n_0\
    );
\bias[3]_i_442\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_442_n_0\
    );
\bias[3]_i_443\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \bias[3]_i_443_n_0\
    );
\bias[3]_i_446\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \bias[3]_i_446_n_0\
    );
\bias[3]_i_447\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \bias[3]_i_447_n_0\
    );
\bias[3]_i_448\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \bias[3]_i_448_n_0\
    );
\bias[3]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4002"
    )
        port map (
      I0 => \gfx_inst/enemy3/sel0\(1),
      I1 => \gfx_inst/enemy3/sel0\(0),
      I2 => \gfx_inst/enemy3/sel0\(2),
      I3 => \gfx_inst/enemy3/sel0\(3),
      O => \bias[3]_i_45_n_0\
    );
\bias[3]_i_451\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => notcollision3(9),
      I1 => \^o_sx_reg[15]_0\(14),
      I2 => \^o_sx_reg[15]_0\(15),
      I3 => notcollision3(10),
      O => \bias[3]_i_451_n_0\
    );
\bias[3]_i_452\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => notcollision3(7),
      I1 => \^o_sx_reg[15]_0\(12),
      I2 => \^o_sx_reg[15]_0\(13),
      I3 => notcollision3(8),
      O => \bias[3]_i_452_n_0\
    );
\bias[3]_i_453\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => notcollision3(5),
      I1 => \^o_sx_reg[15]_0\(10),
      I2 => \^o_sx_reg[15]_0\(11),
      I3 => notcollision3(6),
      O => \bias[3]_i_453_n_0\
    );
\bias[3]_i_454\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => notcollision3(3),
      I1 => \^o_sx_reg[15]_0\(8),
      I2 => \^o_sx_reg[15]_0\(9),
      I3 => notcollision3(4),
      O => \bias[3]_i_454_n_0\
    );
\bias[3]_i_455\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => notcollision3(10),
      I2 => notcollision3(9),
      I3 => \^o_sx_reg[15]_0\(14),
      O => \bias[3]_i_455_n_0\
    );
\bias[3]_i_456\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => notcollision3(8),
      I2 => notcollision3(7),
      I3 => \^o_sx_reg[15]_0\(12),
      O => \bias[3]_i_456_n_0\
    );
\bias[3]_i_457\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => notcollision3(6),
      I2 => notcollision3(5),
      I3 => \^o_sx_reg[15]_0\(10),
      O => \bias[3]_i_457_n_0\
    );
\bias[3]_i_458\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => notcollision3(4),
      I2 => notcollision3(3),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \bias[3]_i_458_n_0\
    );
\bias[3]_i_460\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => sprite_p1_x(15),
      I2 => sprite_p1_x(14),
      I3 => \^o_sx_reg[15]_0\(14),
      O => \o_sx_reg[15]_1\(3)
    );
\bias[3]_i_461\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => sprite_p1_x(13),
      I2 => sprite_p1_x(12),
      I3 => \^o_sx_reg[15]_0\(12),
      O => \o_sx_reg[15]_1\(2)
    );
\bias[3]_i_462\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => sprite_p1_x(11),
      I2 => sprite_p1_x(10),
      I3 => \^o_sx_reg[15]_0\(10),
      O => \o_sx_reg[15]_1\(1)
    );
\bias[3]_i_463\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => sprite_p1_x(9),
      I2 => sprite_p1_x(8),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \o_sx_reg[15]_1\(0)
    );
\bias[3]_i_469\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => sprite_p1_x(15),
      O => \bias[3]_i_469_n_0\
    );
\bias[3]_i_470\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE44E84800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \bias[3]_i_803_n_0\,
      I2 => \^o_sy_reg[0]_rep_0\(0),
      I3 => \bias[3]_i_804_n_0\,
      I4 => \^o_sy_reg[1]_rep__0_0\,
      I5 => \^q\(2),
      O => \bias[3]_i_470_n_0\
    );
\bias[3]_i_471\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FF05CDC8FA00"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__0_0\,
      I1 => \bias[3]_i_805_n_0\,
      I2 => \^o_sy_reg[0]_rep_0\(0),
      I3 => \bias[3]_i_806_n_0\,
      I4 => \^q\(1),
      I5 => \bias[3]_i_804_n_0\,
      O => \bias[3]_i_471_n_0\
    );
\bias[3]_i_472\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10F110E0"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__0_0\,
      I1 => \^o_sy_reg[0]_rep_0\(0),
      I2 => \bias[3]_i_807_n_0\,
      I3 => \^q\(1),
      I4 => \bias[3]_i_805_n_0\,
      O => \bias[3]_i_472_n_0\
    );
\bias[3]_i_473\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7EFFFFE79FEFF7"
    )
        port map (
      I0 => \bias[3]_i_223_0\(0),
      I1 => \bias[3]_i_223_0\(1),
      I2 => \bias[3]_i_809_n_0\,
      I3 => \gfx_inst/id/sel0\(4),
      I4 => \bias[3]_i_223_1\,
      I5 => \bias[3]_i_223_0\(2),
      O => \bias[3]_i_473_n_0\
    );
\bias[3]_i_474\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C00031"
    )
        port map (
      I0 => \bias[3]_i_475_n_0\,
      I1 => \^o_sy_reg[5]_rep_0\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \bias[3]_i_474_n_0\
    );
\bias[3]_i_475\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00230000B3CEB3A3"
    )
        port map (
      I0 => \bias[3]_i_223_0\(0),
      I1 => \bias[3]_i_223_0\(1),
      I2 => \bias[3]_i_809_n_0\,
      I3 => \gfx_inst/id/sel0\(4),
      I4 => \bias[3]_i_223_1\,
      I5 => \bias[3]_i_223_0\(2),
      O => \bias[3]_i_475_n_0\
    );
\bias[3]_i_476\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC0003200C00010"
    )
        port map (
      I0 => \bias[3]_i_813_n_0\,
      I1 => \^o_sy_reg[5]_rep_0\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \bias[3]_i_814_n_0\,
      O => \bias[3]_i_476_n_0\
    );
\bias[3]_i_477\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000810000000"
    )
        port map (
      I0 => \bias[3]_i_223_0\(1),
      I1 => \bias[3]_i_223_0\(0),
      I2 => \bias[3]_i_223_0\(2),
      I3 => \bias[3]_i_809_n_0\,
      I4 => \bias[3]_i_223_1\,
      I5 => \gfx_inst/id/sel0\(4),
      O => \bias[3]_i_477_n_0\
    );
\bias[3]_i_478\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C4400000"
    )
        port map (
      I0 => \bias[3]_i_813_n_0\,
      I1 => \^o_sy_reg[5]_rep_0\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \bias[3]_i_478_n_0\
    );
\bias[3]_i_479\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^o_sx_reg[15]_0\(8),
      I2 => \bias[3]_i_815_n_0\,
      I3 => \^o_sx_reg[15]_0\(9),
      I4 => \^o_sx_reg[15]_0\(10),
      I5 => \^o_sx_reg[15]_0\(14),
      O => \bias[3]_i_479_n_0\
    );
\bias[3]_i_482\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEEEEEEEEEEE"
    )
        port map (
      I0 => \bias[3]_i_816_n_0\,
      I1 => \bias[3]_i_226_0\,
      I2 => \^q\(8),
      I3 => \^o_sy_reg[5]_rep_0\,
      I4 => \^q\(3),
      I5 => \bias[3]_i_818_n_0\,
      O => \bias[3]_i_482_n_0\
    );
\bias[3]_i_483\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^o_sx_reg[7]_rep_0\,
      I1 => \^o_sx_reg[6]_rep_0\,
      I2 => \^o_sx_reg[5]_rep__0_0\,
      I3 => \^o_sy_reg[15]_0\,
      I4 => \o_sy[15]_i_13_n_0\,
      I5 => \o_sy[15]_i_14_n_0\,
      O => \bias[3]_i_483_n_0\
    );
\bias[3]_i_484\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(12),
      I1 => \^o_sx_reg[15]_0\(13),
      O => \bias[3]_i_484_n_0\
    );
\bias[3]_i_485\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(10),
      I1 => \^o_sx_reg[15]_0\(11),
      O => \bias[3]_i_485_n_0\
    );
\bias[3]_i_486\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFE0000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(13),
      I2 => \bias[3]_i_819_n_0\,
      I3 => \bias[3]_i_820_n_0\,
      I4 => \bias[3]_i_226_1\,
      I5 => \bias[3]_i_822_n_0\,
      O => \bias[3]_i_486_n_0\
    );
\bias[3]_i_487\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFEEEEEEEEEEE"
    )
        port map (
      I0 => \bias[3]_i_823_n_0\,
      I1 => \bias[3]_i_824_n_0\,
      I2 => \bias[4]_i_19_0\,
      I3 => \^o_sx_reg[4]_rep__0_0\,
      I4 => \^o_sx_reg[3]_rep__1_0\(0),
      I5 => \bias[3]_i_825_n_0\,
      O => \bias[3]_i_487_n_0\
    );
\bias[3]_i_488\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FF05CDC8FA00"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__0_0\,
      I1 => \bias[3]_i_826_n_0\,
      I2 => \^o_sy_reg[0]_rep_0\(0),
      I3 => \bias[3]_i_1334_0\,
      I4 => \^q\(1),
      I5 => \bias[3]_i_828_n_0\,
      O => \bias[3]_i_488_n_0\
    );
\bias[3]_i_489\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FF05CDC8FA00"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__0_0\,
      I1 => \bias[3]_i_829_n_0\,
      I2 => \^o_sy_reg[0]_rep_0\(0),
      I3 => \bias[3]_i_1334_0\,
      I4 => \^q\(1),
      I5 => \bias[3]_i_830_n_0\,
      O => \bias[3]_i_489_n_0\
    );
\bias[3]_i_490\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \bias[3]_i_831_n_0\,
      I1 => \bias[3]_i_832_n_0\,
      I2 => \^q\(10),
      I3 => \^q\(9),
      I4 => \^q\(12),
      I5 => \^q\(11),
      O => \bias[3]_i_490_n_0\
    );
\bias[3]_i_491\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^o_sy_reg[7]_rep_0\,
      I2 => \^o_sx_reg[15]_0\(15),
      I3 => \^o_sy_reg[5]_rep_0\,
      I4 => \^q\(8),
      I5 => \^q\(7),
      O => \bias[3]_i_491_n_0\
    );
\bias[3]_i_493\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(11),
      I2 => \bias[3]_i_833_n_0\,
      I3 => \^q\(7),
      I4 => \^q\(12),
      I5 => \^q\(14),
      O => \bias[3]_i_493_n_0\
    );
\bias[3]_i_496\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(11),
      I2 => \bias[3]_i_834_n_0\,
      I3 => \^q\(7),
      I4 => \^q\(12),
      I5 => \^q\(14),
      O => \bias[3]_i_496_n_0\
    );
\bias[3]_i_497\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FF05CDC8FA00"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__0_0\,
      I1 => \bias[3]_i_835_n_0\,
      I2 => \^o_sy_reg[0]_rep_0\(0),
      I3 => \bias[3]_i_836_n_0\,
      I4 => \^q\(1),
      I5 => \bias[3]_i_837_n_0\,
      O => \bias[3]_i_497_n_0\
    );
\bias[3]_i_499\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FF05CDC8FA00"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__0_0\,
      I1 => \bias[3]_i_840_n_0\,
      I2 => \^o_sy_reg[0]_rep_0\(0),
      I3 => \bias[3]_i_234_0\,
      I4 => \^q\(1),
      I5 => \bias[3]_i_234_1\,
      O => \bias[3]_i_499_n_0\
    );
\bias[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996FFFF69960000"
    )
        port map (
      I0 => \bias[4]_i_8__1_n_0\,
      I1 => \o_tmds_reg[2]\(2),
      I2 => \bias[4]_i_10__0_n_0\,
      I3 => \bias[4]_i_9__1_n_0\,
      I4 => \bias_reg[3]_1\,
      I5 => \bias_reg[3]_2\,
      O => \bias[3]_i_5_n_0\
    );
\bias[3]_i_500\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10F110E0"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__0_0\,
      I1 => \^o_sy_reg[0]_rep_0\(0),
      I2 => \bias[3]_i_497_3\,
      I3 => \^q\(1),
      I4 => \bias[3]_i_840_n_0\,
      O => \bias[3]_i_500_n_0\
    );
\bias[3]_i_501\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FF05CDC8FA00"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__0_0\,
      I1 => \bias[3]_i_843_n_0\,
      I2 => \^o_sy_reg[0]_rep_0\(0),
      I3 => \bias[3]_i_234_0\,
      I4 => \^q\(1),
      I5 => \bias[3]_i_234_1\,
      O => \bias[3]_i_501_n_0\
    );
\bias[3]_i_502\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10F110E0"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__0_0\,
      I1 => \^o_sy_reg[0]_rep_0\(0),
      I2 => \bias[3]_i_497_3\,
      I3 => \^q\(1),
      I4 => \bias[3]_i_843_n_0\,
      O => \bias[3]_i_502_n_0\
    );
\bias[3]_i_503\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(11),
      I2 => \bias[3]_i_844_n_0\,
      I3 => \^q\(7),
      I4 => \^q\(12),
      I5 => \^q\(14),
      O => \bias[3]_i_503_n_0\
    );
\bias[3]_i_505\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^o_sx_reg[15]_0\(8),
      I2 => \bias[3]_i_845_n_0\,
      I3 => \^o_sx_reg[15]_0\(9),
      I4 => \^o_sx_reg[15]_0\(10),
      I5 => \^o_sx_reg[15]_0\(14),
      O => \bias[3]_i_505_n_0\
    );
\bias[3]_i_507\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^o_sx_reg[15]_0\(8),
      I2 => \bias[3]_i_846_n_0\,
      I3 => \^o_sx_reg[15]_0\(9),
      I4 => \^o_sx_reg[15]_0\(10),
      I5 => \^o_sx_reg[15]_0\(14),
      O => \bias[3]_i_507_n_0\
    );
\bias[3]_i_509\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE44E84800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \bias[3]_i_531_1\,
      I2 => \^o_sy_reg[0]_rep_0\(0),
      I3 => \bias[3]_i_549_0\,
      I4 => \^o_sy_reg[1]_rep__0_0\,
      I5 => \^q\(2),
      O => \bias[3]_i_509_n_0\
    );
\bias[3]_i_510\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FF05CDC8FA00"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__0_0\,
      I1 => \bias[3]_i_548_0\,
      I2 => \^o_sy_reg[0]_rep_0\(0),
      I3 => \bias[3]_i_549_2\,
      I4 => \^q\(1),
      I5 => \bias[3]_i_549_0\,
      O => \bias[3]_i_510_n_0\
    );
\bias[3]_i_511\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10F110E0"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__0_0\,
      I1 => \^o_sy_reg[0]_rep_0\(0),
      I2 => \bias[3]_i_549_1\,
      I3 => \^q\(1),
      I4 => \bias[3]_i_548_0\,
      O => \bias[3]_i_511_n_0\
    );
\bias[3]_i_513\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFFF00F0CCF0AA"
    )
        port map (
      I0 => \g0_b0__7_n_0\,
      I1 => \bias[3]_i_240\,
      I2 => \bias[3]_i_240_0\,
      I3 => \^o_sx_reg[15]_0\(2),
      I4 => \^o_sx_reg[3]_rep__0_0\,
      I5 => \^o_sx_reg[4]_rep__0_0\,
      O => \o_sx_reg[2]_0\
    );
\bias[3]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0000A0A0C000"
    )
        port map (
      I0 => \bias[3]_i_149_n_0\,
      I1 => \bias[3]_i_17_0\,
      I2 => \gfx_inst/enemy3/sel0\(1),
      I3 => \gfx_inst/enemy3/sel0\(0),
      I4 => \gfx_inst/enemy3/sel0\(2),
      I5 => \gfx_inst/enemy3/sel0\(3),
      O => \bias[3]_i_52_n_0\
    );
\bias[3]_i_521\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(11),
      I2 => \bias[3]_i_872_n_0\,
      I3 => \^q\(7),
      I4 => \^q\(12),
      I5 => \^q\(14),
      O => \bias[3]_i_521_n_0\
    );
\bias[3]_i_523\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(11),
      I2 => \bias[3]_i_873_n_0\,
      I3 => \^q\(7),
      I4 => \^q\(12),
      I5 => \^q\(14),
      O => \bias[3]_i_523_n_0\
    );
\bias[3]_i_525\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(11),
      I2 => \bias[3]_i_874_n_0\,
      I3 => \^q\(7),
      I4 => \^q\(12),
      I5 => \^q\(14),
      O => \bias[3]_i_525_n_0\
    );
\bias[3]_i_527\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => \bias[3]_i_563_n_0\,
      I1 => \bias[3]_i_562_n_0\,
      I2 => \bias[3]_i_564_n_0\,
      I3 => \gfx_inst/stage2_enemy1/sprite_data\(0),
      I4 => sw(0),
      O => \bias[3]_i_527_n_0\
    );
\bias[3]_i_528\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => sw(0),
      I1 => \gfx_inst/stage2_enemy2/sprite_data\(0),
      I2 => \gfx_inst/stage2_enemy2/sprite_data\(1),
      I3 => \bias[3]_i_565_n_0\,
      I4 => \gfx_inst/o_red125_out\,
      O => \bias[3]_i_528_n_0\
    );
\bias[3]_i_529\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FF05CDC8FA00"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__1_0\(0),
      I1 => \bias[3]_i_875_n_0\,
      I2 => \^o_sy_reg[0]_rep_0\(0),
      I3 => \bias[3]_i_1381_0\,
      I4 => \^q\(1),
      I5 => \bias[3]_i_877_n_0\,
      O => \bias[3]_i_529_n_0\
    );
\bias[3]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00096500"
    )
        port map (
      I0 => \gfx_inst/enemy3/sel0\(0),
      I1 => \^sprite_render_y00_out_0\(0),
      I2 => \^sprite_render_y00_out_0\(2),
      I3 => \^sprite_render_y00_out_0\(1),
      I4 => \^sprite_render_y00_out_0\(3),
      O => \bias[3]_i_53_n_0\
    );
\bias[3]_i_530\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FF05CDC8FA00"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__1_0\(0),
      I1 => \bias[3]_i_878_n_0\,
      I2 => \^o_sy_reg[0]_rep_0\(0),
      I3 => \bias[3]_i_1381_0\,
      I4 => \^q\(1),
      I5 => \bias[3]_i_879_n_0\,
      O => \bias[3]_i_530_n_0\
    );
\bias[3]_i_531\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FF05CDC8FA00"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__1_0\(0),
      I1 => \bias[3]_i_880_n_0\,
      I2 => \^o_sy_reg[0]_rep_0\(0),
      I3 => \bias[3]_i_881_n_0\,
      I4 => \^q\(1),
      I5 => \bias[3]_i_882_n_0\,
      O => \bias[3]_i_531_n_0\
    );
\bias[3]_i_532\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FF05CDC8FA00"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      I1 => \bias[3]_i_883_n_0\,
      I2 => \^o_sy_reg[0]_rep_0\(0),
      I3 => \bias[3]_i_884_n_0\,
      I4 => \^q\(1),
      I5 => \bias[3]_i_885_n_0\,
      O => \bias[3]_i_532_n_0\
    );
\bias[3]_i_533\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FF05CDC8FA00"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      I1 => \bias[3]_i_886_n_0\,
      I2 => \^o_sy_reg[0]_rep_0\(0),
      I3 => \bias[3]_i_1381_0\,
      I4 => \^q\(1),
      I5 => \bias[3]_i_887_n_0\,
      O => \bias[3]_i_533_n_0\
    );
\bias[3]_i_534\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FF05CDC8FA00"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      I1 => \bias[3]_i_888_n_0\,
      I2 => \^o_sy_reg[0]_rep_0\(0),
      I3 => \bias[3]_i_889_n_0\,
      I4 => \^q\(1),
      I5 => \bias[3]_i_890_n_0\,
      O => \bias[3]_i_534_n_0\
    );
\bias[3]_i_535\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(11),
      I2 => \bias[3]_i_891_n_0\,
      I3 => \^q\(7),
      I4 => \^q\(12),
      I5 => \^q\(14),
      O => \bias[3]_i_535_n_0\
    );
\bias[3]_i_537\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(11),
      I2 => \bias[3]_i_892_n_0\,
      I3 => \^q\(7),
      I4 => \^q\(12),
      I5 => \^q\(14),
      O => \bias[3]_i_537_n_0\
    );
\bias[3]_i_539\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(11),
      I2 => \bias[3]_i_893_n_0\,
      I3 => \^q\(7),
      I4 => \^q\(12),
      I5 => \^q\(14),
      O => \bias[3]_i_539_n_0\
    );
\bias[3]_i_541\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(11),
      I2 => \bias[3]_i_894_n_0\,
      I3 => \^q\(7),
      I4 => \^q\(12),
      I5 => \^q\(14),
      O => \bias[3]_i_541_n_0\
    );
\bias[3]_i_543\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(11),
      I2 => \bias[3]_i_895_n_0\,
      I3 => \^q\(7),
      I4 => \^q\(12),
      I5 => \^q\(14),
      O => \bias[3]_i_543_n_0\
    );
\bias[3]_i_545\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(11),
      I2 => \bias[3]_i_896_n_0\,
      I3 => \^q\(7),
      I4 => \^q\(12),
      I5 => \^q\(14),
      O => \bias[3]_i_545_n_0\
    );
\bias[3]_i_547\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FF05CDC8FA00"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      I1 => \bias[3]_i_897_n_0\,
      I2 => \^o_sy_reg[0]_rep_0\(0),
      I3 => \bias[3]_i_898_n_0\,
      I4 => \^q\(1),
      I5 => \bias[3]_i_899_n_0\,
      O => \bias[3]_i_547_n_0\
    );
\bias[3]_i_548\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FF05CDC8FA00"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      I1 => \bias[3]_i_900_n_0\,
      I2 => \^o_sy_reg[0]_rep_0\(0),
      I3 => \bias[3]_i_1381_0\,
      I4 => \^q\(1),
      I5 => \bias[3]_i_901_n_0\,
      O => \bias[3]_i_548_n_0\
    );
\bias[3]_i_549\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FF05CDC8FA00"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      I1 => \bias[3]_i_902_n_0\,
      I2 => \^o_sy_reg[0]_rep_0\(0),
      I3 => \bias[3]_i_903_n_0\,
      I4 => \^q\(1),
      I5 => \bias[3]_i_904_n_0\,
      O => \bias[3]_i_549_n_0\
    );
\bias[3]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CA0"
    )
        port map (
      I0 => \bias[3]_i_155_n_0\,
      I1 => \bias[3]_i_156_n_0\,
      I2 => \gfx_inst/enemy4/sel0\(3),
      I3 => \gfx_inst/enemy4/sel0\(2),
      O => \bias[3]_i_55_n_0\
    );
\bias[3]_i_550\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FF05CDC8FA00"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      I1 => \bias[3]_i_905_n_0\,
      I2 => \^o_sy_reg[0]_rep_0\(0),
      I3 => \bias[3]_i_906_n_0\,
      I4 => \^q\(1),
      I5 => \bias[3]_i_907_n_0\,
      O => \bias[3]_i_550_n_0\
    );
\bias[3]_i_551\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FF05CDC8FA00"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      I1 => \bias[3]_i_908_n_0\,
      I2 => \^o_sy_reg[0]_rep_0\(0),
      I3 => \bias[3]_i_909_n_0\,
      I4 => \^q\(1),
      I5 => \bias[3]_i_910_n_0\,
      O => \bias[3]_i_551_n_0\
    );
\bias[3]_i_552\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FF05CDC8FA00"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      I1 => \bias[3]_i_911_n_0\,
      I2 => \^o_sy_reg[0]_rep_0\(0),
      I3 => \bias[3]_i_1334_0\,
      I4 => \^q\(1),
      I5 => \bias[3]_i_912_n_0\,
      O => \bias[3]_i_552_n_0\
    );
\bias[3]_i_554\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(11),
      I2 => \bias[3]_i_913_n_0\,
      I3 => \^q\(7),
      I4 => \^q\(12),
      I5 => \^q\(14),
      O => \bias[3]_i_554_n_0\
    );
\bias[3]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00AC0C0C0E000"
    )
        port map (
      I0 => \bias[3]_i_158_n_0\,
      I1 => \bias[3]_i_159_n_0\,
      I2 => \^sprite_render_y00_out_1\(3),
      I3 => \^sprite_render_y00_out_1\(1),
      I4 => \^sprite_render_y00_out_1\(0),
      I5 => \^sprite_render_y00_out_1\(2),
      O => \bias[3]_i_56_n_0\
    );
\bias[3]_i_561\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bias[3]_i_921_n_0\,
      I1 => \bias[3]_i_269_0\,
      I2 => \bias[3]_i_923_n_0\,
      I3 => \bias[3]_i_924_n_0\,
      I4 => \bias[3]_i_925_n_0\,
      I5 => \bias[3]_i_926_n_0\,
      O => \gfx_inst/stage2_enemy1/sprite_data\(0)
    );
\bias[3]_i_562\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00AC0C0C0E000"
    )
        port map (
      I0 => \bias[3]_i_921_n_0\,
      I1 => \bias[3]_i_927_n_0\,
      I2 => \^sprite_render_y00_out_3\(3),
      I3 => \^sprite_render_y00_out_3\(1),
      I4 => \^sprite_render_y00_out_3\(0),
      I5 => \^sprite_render_y00_out_3\(2),
      O => \bias[3]_i_562_n_0\
    );
\bias[3]_i_563\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CA0"
    )
        port map (
      I0 => \bias[3]_i_930_n_0\,
      I1 => \bias[3]_i_931_n_0\,
      I2 => \gfx_inst/stage2_enemy1/sel0\(3),
      I3 => \gfx_inst/stage2_enemy1/sel0\(2),
      O => \bias[3]_i_563_n_0\
    );
\bias[3]_i_564\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => notcollision_26,
      I1 => \bias[3]_i_269_1\(0),
      I2 => \gfx_inst/stage2_enemy1/sprite_hit_x21_in\,
      I3 => \gfx_inst/stage2_enemy1/sprite_hit_y20_in\,
      I4 => \bias_reg[3]_i_936_n_0\,
      I5 => sw(0),
      O => \bias[3]_i_564_n_0\
    );
\bias[3]_i_565\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => notcollision_27,
      I1 => \bias[3]_i_528_0\(0),
      I2 => \gfx_inst/stage2_enemy2/sprite_hit_x26_in\,
      I3 => \gfx_inst/stage2_enemy2/sprite_hit_y25_in\,
      I4 => \bias_reg[3]_i_940_n_0\,
      I5 => sw(0),
      O => \bias[3]_i_565_n_0\
    );
\bias[3]_i_566\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000402A00000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^o_sy_reg[1]_rep__1_0\(0),
      I3 => \^q\(2),
      I4 => \^o_sy_reg[5]_rep_0\,
      I5 => \^q\(5),
      O => \bias[3]_i_566_n_0\
    );
\bias[3]_i_567\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bias[3]_i_941_n_0\,
      I1 => \bias[3]_i_942_n_0\,
      I2 => \bias[3]_i_943_n_0\,
      I3 => \bias[3]_i_944_n_0\,
      I4 => \bias_reg[3]_i_945_n_0\,
      I5 => \bias[3]_i_946_n_0\,
      O => \bias[3]_i_567_n_0\
    );
\bias[3]_i_569\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bias[3]_i_950_n_0\,
      I1 => \bias[3]_i_951_n_0\,
      I2 => \bias[3]_i_943_n_0\,
      I3 => \bias[3]_i_952_n_0\,
      I4 => \bias_reg[3]_i_945_n_0\,
      I5 => \bias[3]_i_953_n_0\,
      O => \bias[3]_i_569_n_0\
    );
\bias[3]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \gfx_inst/enemy4/sprite_hit_x17_in\,
      I1 => \gfx_inst/enemy4/sprite_hit_y16_in\,
      I2 => notcollision_23,
      I3 => \bias_reg[3]_i_164_n_0\,
      I4 => \bias[3]_i_18_0\(0),
      O => \bias[3]_i_57_n_0\
    );
\bias[3]_i_570\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCC55F0"
    )
        port map (
      I0 => \bias[3]_i_954_n_0\,
      I1 => \bias[3]_i_955_n_0\,
      I2 => \bias[3]_i_956_n_0\,
      I3 => sel0_45(1),
      I4 => sel0_45(3),
      O => \bias[3]_i_570_n_0\
    );
\bias[3]_i_571\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B8B8888888"
    )
        port map (
      I0 => \bias[3]_i_958_n_0\,
      I1 => \bias[3]_i_943_n_0\,
      I2 => \bias_reg[3]_i_945_n_0\,
      I3 => \bias[3]_i_271_0\,
      I4 => \bias[3]_i_960_n_0\,
      I5 => \bias[3]_i_961_n_0\,
      O => \bias[3]_i_571_n_0\
    );
\bias[3]_i_578\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^o_sy_reg[7]_rep_0\,
      I2 => \bias[3]_i_966_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(8),
      I5 => \^q\(10),
      O => \bias[3]_i_578_n_0\
    );
\bias[3]_i_579\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^o_sy_reg[7]_rep_0\,
      I2 => \bias[3]_i_967_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(8),
      I5 => \^q\(10),
      O => \bias[3]_i_579_n_0\
    );
\bias[3]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEA"
    )
        port map (
      I0 => \bias[3]_i_166_n_0\,
      I1 => \bias[3]_i_167_n_0\,
      I2 => \gfx_inst/enemy4/sel0\(3),
      I3 => \gfx_inst/enemy4/sel0\(2),
      I4 => \gfx_inst/enemy4/sel0\(1),
      O => \gfx_inst/enemy4/sprite_data\(0)
    );
\bias[3]_i_581\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^o_sy_reg[7]_rep_0\,
      I2 => \bias[3]_i_968_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(8),
      I5 => \^q\(10),
      O => \bias[3]_i_581_n_0\
    );
\bias[3]_i_582\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CA0"
    )
        port map (
      I0 => \bias[3]_i_969_n_0\,
      I1 => \bias[3]_i_970_n_0\,
      I2 => \gfx_inst/stage2_enemy5/sel0\(3),
      I3 => \gfx_inst/stage2_enemy5/sel0\(2),
      O => \bias[3]_i_582_n_0\
    );
\bias[3]_i_583\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00AC0C0C0E000"
    )
        port map (
      I0 => \bias[3]_i_972_n_0\,
      I1 => \bias[3]_i_973_n_0\,
      I2 => \^sprite_render_y00_out_7\(3),
      I3 => \^sprite_render_y00_out_7\(1),
      I4 => \^sprite_render_y00_out_7\(0),
      I5 => \^sprite_render_y00_out_7\(2),
      O => \bias[3]_i_583_n_0\
    );
\bias[3]_i_584\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEA"
    )
        port map (
      I0 => \bias[3]_i_976_n_0\,
      I1 => \bias[3]_i_977_n_0\,
      I2 => \gfx_inst/stage2_enemy5/sel0\(3),
      I3 => \gfx_inst/stage2_enemy5/sel0\(2),
      I4 => \gfx_inst/stage2_enemy5/sel0\(1),
      O => \gfx_inst/stage2_enemy5/sprite_data\(0)
    );
\bias[3]_i_585\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0CA0"
    )
        port map (
      I0 => \bias[3]_i_979_n_0\,
      I1 => \bias[3]_i_980_n_0\,
      I2 => \gfx_inst/stage2_enemy4/sel0\(3),
      I3 => \gfx_inst/stage2_enemy4/sel0\(2),
      I4 => \bias[3]_i_982_n_0\,
      O => \gfx_inst/stage2_enemy4/sprite_data\(1)
    );
\bias[3]_i_586\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEA"
    )
        port map (
      I0 => \bias[3]_i_983_n_0\,
      I1 => \bias[3]_i_984_n_0\,
      I2 => \gfx_inst/stage2_enemy4/sel0\(3),
      I3 => \gfx_inst/stage2_enemy4/sel0\(2),
      I4 => \gfx_inst/stage2_enemy4/sel0\(1),
      O => \gfx_inst/stage2_enemy4/sprite_data\(0)
    );
\bias[3]_i_587\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => notcollision_28,
      I1 => \bias[3]_i_283_0\(0),
      I2 => \gfx_inst/stage2_enemy3/sprite_hit_x21_in\,
      I3 => \gfx_inst/stage2_enemy3/sprite_hit_y20_in\,
      I4 => \bias_reg[3]_i_989_n_0\,
      I5 => sw(0),
      O => \bias[3]_i_587_n_0\
    );
\bias[3]_i_588\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => notcollision_30,
      I1 => \bias[3]_i_284_0\(0),
      I2 => \gfx_inst/stage2_enemy5/sprite_hit_x21_in\,
      I3 => \gfx_inst/stage2_enemy5/sprite_hit_y20_in\,
      I4 => \bias_reg[3]_i_993_n_0\,
      I5 => sw(0),
      O => \bias[3]_i_588_n_0\
    );
\bias[3]_i_589\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => notcollision_29,
      I1 => \bias[4]_i_64_0\(0),
      I2 => \gfx_inst/stage2_enemy4/sprite_hit_x26_in\,
      I3 => \gfx_inst/stage2_enemy4/sprite_hit_y25_in\,
      I4 => \bias_reg[3]_i_997_n_0\,
      I5 => sw(0),
      O => \bias[3]_i_589_n_0\
    );
\bias[3]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \gfx_inst/enemy2/sprite_hit_x17_in\,
      I1 => \gfx_inst/enemy2/sprite_hit_y16_in\,
      I2 => notcollision_19,
      I3 => \bias_reg[3]_i_171_n_0\,
      I4 => \bias[3]_i_19_0\(0),
      O => \bias[3]_i_59_n_0\
    );
\bias[3]_i_590\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CA0"
    )
        port map (
      I0 => \bias[3]_i_998_n_0\,
      I1 => \bias[3]_i_999_n_0\,
      I2 => \gfx_inst/stage2_enemy9/sel0\(3),
      I3 => \gfx_inst/stage2_enemy9/sel0\(2),
      O => \bias[3]_i_590_n_0\
    );
\bias[3]_i_591\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00AC0C0C0E000"
    )
        port map (
      I0 => \bias[3]_i_1001_n_0\,
      I1 => \bias[3]_i_1002_n_0\,
      I2 => \^sprite_render_y00_out_11\(3),
      I3 => \^sprite_render_y00_out_11\(1),
      I4 => \^sprite_render_y00_out_11\(0),
      I5 => \^sprite_render_y00_out_11\(2),
      O => \bias[3]_i_591_n_0\
    );
\bias[3]_i_592\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEA"
    )
        port map (
      I0 => \bias[3]_i_1005_n_0\,
      I1 => \bias[3]_i_1006_n_0\,
      I2 => \gfx_inst/stage2_enemy9/sel0\(3),
      I3 => \gfx_inst/stage2_enemy9/sel0\(2),
      I4 => \gfx_inst/stage2_enemy9/sel0\(1),
      O => \gfx_inst/stage2_enemy9/sprite_data\(0)
    );
\bias[3]_i_593\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000444000044440"
    )
        port map (
      I0 => \gfx_inst/stage3_enemy2/sel0\(1),
      I1 => \gfx_inst/stage3_enemy2/sel0\(0),
      I2 => \^sprite_render_y00_out_13\(2),
      I3 => \^sprite_render_y00_out_13\(1),
      I4 => \^sprite_render_y00_out_13\(3),
      I5 => \^sprite_render_y00_out_13\(0),
      O => \bias[3]_i_593_n_0\
    );
\bias[3]_i_595\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5444000000000440"
    )
        port map (
      I0 => \^sprite_render_y00_out_13\(3),
      I1 => \^sprite_render_y00_out_13\(2),
      I2 => \^sprite_render_y00_out_13\(1),
      I3 => \^sprite_render_y00_out_13\(0),
      I4 => \gfx_inst/stage3_enemy2/sel0\(1),
      I5 => \gfx_inst/stage3_enemy2/sel0\(0),
      O => \bias[3]_i_595_n_0\
    );
\bias[3]_i_596\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABABAAAAABAAAAA"
    )
        port map (
      I0 => \gfx_inst/stage3_enemy2/sel0\(2),
      I1 => \gfx_inst/stage3_enemy2/sel0\(0),
      I2 => \gfx_inst/stage3_enemy2/sel0\(1),
      I3 => \^sprite_render_y00_out_13\(2),
      I4 => \^sprite_render_y00_out_13\(3),
      I5 => \^sprite_render_y00_out_13\(1),
      O => \bias[3]_i_596_n_0\
    );
\bias[3]_i_597\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BAFFBA00"
    )
        port map (
      I0 => \bias[3]_i_1013_n_0\,
      I1 => \bias[3]_i_287_0\,
      I2 => \bias[3]_i_1015_n_0\,
      I3 => \gfx_inst/stage3_enemy2/sel0\(2),
      I4 => \bias[3]_i_1016_n_0\,
      I5 => \gfx_inst/stage3_enemy2/sel0\(3),
      O => \bias[3]_i_597_n_0\
    );
\bias[3]_i_598\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000444000044440"
    )
        port map (
      I0 => \gfx_inst/stage3_enemy1/sel0\(1),
      I1 => \gfx_inst/stage3_enemy1/sel0\(0),
      I2 => \^sprite_render_y00_out_12\(2),
      I3 => \^sprite_render_y00_out_12\(1),
      I4 => \^sprite_render_y00_out_12\(3),
      I5 => \^sprite_render_y00_out_12\(0),
      O => \bias[3]_i_598_n_0\
    );
\bias[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF0E0"
    )
        port map (
      I0 => \bias[3]_i_14_n_0\,
      I1 => \bias[3]_i_15_n_0\,
      I2 => \bias[3]_i_16_n_0\,
      I3 => \gfx_inst/enemy3/sprite_data\(0),
      I4 => \gfx_inst/sprite_hit_e4\,
      I5 => \gfx_inst/sprite_hit_e2\,
      O => \bias[3]_i_6_n_0\
    );
\bias[3]_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0CA0"
    )
        port map (
      I0 => \bias[3]_i_173_n_0\,
      I1 => \bias[3]_i_174_n_0\,
      I2 => \gfx_inst/enemy2/sel0\(3),
      I3 => \gfx_inst/enemy2/sel0\(2),
      I4 => \bias[3]_i_176_n_0\,
      O => \gfx_inst/enemy2/sprite_data\(1)
    );
\bias[3]_i_600\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5444000000000440"
    )
        port map (
      I0 => \^sprite_render_y00_out_12\(3),
      I1 => \^sprite_render_y00_out_12\(2),
      I2 => \^sprite_render_y00_out_12\(1),
      I3 => \^sprite_render_y00_out_12\(0),
      I4 => \gfx_inst/stage3_enemy1/sel0\(1),
      I5 => \gfx_inst/stage3_enemy1/sel0\(0),
      O => \bias[3]_i_600_n_0\
    );
\bias[3]_i_601\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABABAAAAABAAAAA"
    )
        port map (
      I0 => \gfx_inst/stage3_enemy1/sel0\(2),
      I1 => \gfx_inst/stage3_enemy1/sel0\(0),
      I2 => \gfx_inst/stage3_enemy1/sel0\(1),
      I3 => \^sprite_render_y00_out_12\(2),
      I4 => \^sprite_render_y00_out_12\(3),
      I5 => \^sprite_render_y00_out_12\(1),
      O => \bias[3]_i_601_n_0\
    );
\bias[3]_i_602\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008F8F00FF"
    )
        port map (
      I0 => \bias[3]_i_1022_n_0\,
      I1 => \bias[3]_i_288_0\,
      I2 => \bias[3]_i_1024_n_0\,
      I3 => \bias[3]_i_1025_n_0\,
      I4 => \gfx_inst/stage3_enemy1/sel0\(2),
      I5 => \gfx_inst/stage3_enemy1/sel0\(3),
      O => \bias[3]_i_602_n_0\
    );
\bias[3]_i_603\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => notcollision_34,
      I1 => \bias[3]_i_289_0\(0),
      I2 => \gfx_inst/stage2_enemy9/sprite_hit_x21_in\,
      I3 => \gfx_inst/stage2_enemy9/sprite_hit_y20_in\,
      I4 => \bias_reg[3]_i_1029_n_0\,
      I5 => sw(0),
      O => \bias[3]_i_603_n_0\
    );
\bias[3]_i_604\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \bias[3]_i_290_0\,
      I1 => \bias_reg[3]_i_1031_n_0\,
      I2 => \gfx_inst/stage3_enemy2/sprite_hit_x31_in\,
      I3 => \bias[3]_i_290_1\(0),
      I4 => \gfx_inst/stage3_enemy2/sprite_hit_y30_in\,
      O => \bias[3]_i_604_n_0\
    );
\bias[3]_i_605\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \bias[3]_i_291_0\,
      I1 => \bias_reg[3]_i_1036_n_0\,
      I2 => \gfx_inst/stage3_enemy1/sprite_hit_x35_in\,
      I3 => \bias[3]_i_291_1\(0),
      I4 => \gfx_inst/stage3_enemy1/sprite_hit_y34_in\,
      O => \bias[3]_i_605_n_0\
    );
\bias[3]_i_606\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEA"
    )
        port map (
      I0 => \bias[3]_i_1040_n_0\,
      I1 => \bias[3]_i_1041_n_0\,
      I2 => \gfx_inst/stage2_enemy7/sel0\(3),
      I3 => \gfx_inst/stage2_enemy7/sel0\(2),
      I4 => \gfx_inst/stage2_enemy7/sel0\(1),
      O => \gfx_inst/stage2_enemy7/sprite_data\(0)
    );
\bias[3]_i_607\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0CA0"
    )
        port map (
      I0 => \bias[3]_i_1044_n_0\,
      I1 => \bias[3]_i_1045_n_0\,
      I2 => \gfx_inst/stage2_enemy7/sel0\(3),
      I3 => \gfx_inst/stage2_enemy7/sel0\(2),
      I4 => \bias[3]_i_1046_n_0\,
      O => \gfx_inst/stage2_enemy7/sprite_data\(1)
    );
\bias[3]_i_608\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => notcollision_32,
      I1 => \bias[4]_i_57__0_0\(0),
      I2 => \gfx_inst/stage2_enemy7/sprite_hit_x21_in\,
      I3 => \gfx_inst/stage2_enemy7/sprite_hit_y20_in\,
      I4 => \bias_reg[3]_i_1050_n_0\,
      I5 => sw(0),
      O => \bias[3]_i_608_n_0\
    );
\bias[3]_i_609\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CA0"
    )
        port map (
      I0 => \bias[3]_i_1051_n_0\,
      I1 => \bias[3]_i_1052_n_0\,
      I2 => \gfx_inst/stage2_enemy8/sel0\(3),
      I3 => \gfx_inst/stage2_enemy8/sel0\(2),
      O => \bias[3]_i_609_n_0\
    );
\bias[3]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEA"
    )
        port map (
      I0 => \bias[3]_i_177_n_0\,
      I1 => \bias[3]_i_178_n_0\,
      I2 => \gfx_inst/enemy2/sel0\(3),
      I3 => \gfx_inst/enemy2/sel0\(2),
      I4 => \gfx_inst/enemy2/sel0\(1),
      O => \gfx_inst/enemy2/sprite_data\(0)
    );
\bias[3]_i_610\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00AC0C0C0E000"
    )
        port map (
      I0 => \bias[3]_i_1054_n_0\,
      I1 => \bias[3]_i_1055_n_0\,
      I2 => \^sprite_render_y00_out_10\(3),
      I3 => \^sprite_render_y00_out_10\(1),
      I4 => \^sprite_render_y00_out_10\(0),
      I5 => \^sprite_render_y00_out_10\(2),
      O => \bias[3]_i_610_n_0\
    );
\bias[3]_i_611\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEA"
    )
        port map (
      I0 => \bias[3]_i_1058_n_0\,
      I1 => \bias[3]_i_1059_n_0\,
      I2 => \gfx_inst/stage2_enemy8/sel0\(3),
      I3 => \gfx_inst/stage2_enemy8/sel0\(2),
      I4 => \gfx_inst/stage2_enemy8/sel0\(1),
      O => \gfx_inst/stage2_enemy8/sprite_data\(0)
    );
\bias[3]_i_612\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => notcollision_33,
      I1 => \bias[3]_i_293_0\(0),
      I2 => \gfx_inst/stage2_enemy8/sprite_hit_x26_in\,
      I3 => \gfx_inst/stage2_enemy8/sprite_hit_y25_in\,
      I4 => \bias_reg[3]_i_1064_n_0\,
      I5 => sw(0),
      O => \bias[3]_i_612_n_0\
    );
\bias[3]_i_613\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => notcollision_31,
      I1 => \bias[3]_i_294_0\(0),
      I2 => \gfx_inst/stage2_enemy6/sprite_hit_x26_in\,
      I3 => \gfx_inst/stage2_enemy6/sprite_hit_y25_in\,
      I4 => \bias_reg[3]_i_1068_n_0\,
      I5 => sw(0),
      O => \bias[3]_i_613_n_0\
    );
\bias[3]_i_614\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => \bias[3]_i_609_n_0\,
      I1 => \bias[3]_i_610_n_0\,
      I2 => \bias[3]_i_612_n_0\,
      I3 => \gfx_inst/stage2_enemy8/sprite_data\(0),
      I4 => sw(0),
      O => \bias[3]_i_614_n_0\
    );
\bias[3]_i_615\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C4C6CEC78DC1438"
    )
        port map (
      I0 => \^sprite_render_y00_out_8\(1),
      I1 => \^sprite_render_y00_out_8\(3),
      I2 => \^sprite_render_y00_out_8\(2),
      I3 => \^sprite_render_y00_out_8\(0),
      I4 => \gfx_inst/stage2_enemy6/sel0\(0),
      I5 => \gfx_inst/stage2_enemy6/sel0\(1),
      O => \bias[3]_i_615_n_0\
    );
\bias[3]_i_616\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"124C7C8C6ACC7C4C"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy6/sel0\(0),
      I1 => \^sprite_render_y00_out_8\(3),
      I2 => \gfx_inst/stage2_enemy6/sel0\(1),
      I3 => \^sprite_render_y00_out_8\(2),
      I4 => \^sprite_render_y00_out_8\(1),
      I5 => \^sprite_render_y00_out_8\(0),
      O => \bias[3]_i_616_n_0\
    );
\bias[3]_i_618\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00AC0C0C0E000"
    )
        port map (
      I0 => \bias[3]_i_1073_n_0\,
      I1 => \bias[3]_i_1074_n_0\,
      I2 => \^sprite_render_y00_out_8\(3),
      I3 => \^sprite_render_y00_out_8\(1),
      I4 => \^sprite_render_y00_out_8\(0),
      I5 => \^sprite_render_y00_out_8\(2),
      O => \bias[3]_i_618_n_0\
    );
\bias[3]_i_619\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0000A0A0C000"
    )
        port map (
      I0 => \bias[3]_i_1075_n_0\,
      I1 => \bias[3]_i_297_0\,
      I2 => \gfx_inst/stage2_enemy6/sel0\(1),
      I3 => \gfx_inst/stage2_enemy6/sel0\(0),
      I4 => \gfx_inst/stage2_enemy6/sel0\(2),
      I5 => \gfx_inst/stage2_enemy6/sel0\(3),
      O => \bias[3]_i_619_n_0\
    );
\bias[3]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C4C6CEC78DC1438"
    )
        port map (
      I0 => \gfx_inst/enemy1/sprite_render_y00_out\(3),
      I1 => \gfx_inst/enemy1/sprite_render_y00_out\(5),
      I2 => \gfx_inst/enemy1/sprite_render_y00_out\(4),
      I3 => \gfx_inst/enemy1/sprite_render_y00_out\(2),
      I4 => \gfx_inst/enemy1/sel0\(0),
      I5 => \gfx_inst/enemy1/sel0\(1),
      O => \bias[3]_i_62_n_0\
    );
\bias[3]_i_620\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00096500"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy6/sel0\(0),
      I1 => \^sprite_render_y00_out_8\(0),
      I2 => \^sprite_render_y00_out_8\(2),
      I3 => \^sprite_render_y00_out_8\(1),
      I4 => \^sprite_render_y00_out_8\(3),
      O => \bias[3]_i_620_n_0\
    );
\bias[3]_i_622\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEEFFFFFFFE"
    )
        port map (
      I0 => \bias[3]_i_1081_n_0\,
      I1 => \bias[3]_i_300_0\,
      I2 => \^o_sx_reg[7]_rep_0\,
      I3 => \bias[3]_i_1083_n_0\,
      I4 => \bias[3]_i_300_1\,
      I5 => \bias[3]_i_1085_n_0\,
      O => \bias[3]_i_622_n_0\
    );
\bias[3]_i_623\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00043004"
    )
        port map (
      I0 => \bias[4]_i_150_n_0\,
      I1 => \bias[4]_i_31__0_n_0\,
      I2 => \bias[4]_i_149_n_0\,
      I3 => \bias[4]_i_30__0_n_0\,
      I4 => \bias[4]_i_148_n_0\,
      O => \bias[3]_i_623_n_0\
    );
\bias[3]_i_624\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \bias[3]_i_1086_n_0\,
      I1 => \bias[3]_i_832_n_0\,
      I2 => \bias[3]_i_1087_n_0\,
      I3 => \bias[3]_i_1088_n_0\,
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \bias[3]_i_624_n_0\
    );
\bias[3]_i_625\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACA0A0A0"
    )
        port map (
      I0 => \bias[3]_i_1089_n_0\,
      I1 => \bias[3]_i_1090_n_0\,
      I2 => \bias[3]_i_1091_n_0\,
      I3 => \bias[3]_i_1092_n_0\,
      I4 => \bias[3]_i_1093_n_0\,
      O => \gfx_inst/life1/sprite_data\(1)
    );
\bias[3]_i_626\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800300"
    )
        port map (
      I0 => \bias[3]_i_1094_n_0\,
      I1 => \bias[3]_i_1095_n_0\,
      I2 => \bias[3]_i_1091_n_0\,
      I3 => \bias[3]_i_1096_n_0\,
      I4 => \bias[3]_i_1093_n_0\,
      O => \gfx_inst/life1/sprite_data\(0)
    );
\bias[3]_i_627\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => \bias[3]_i_226_1\,
      I1 => \bias[3]_i_1097_n_0\,
      I2 => \bias[3]_i_226_0\,
      I3 => \bias[3]_i_1098_n_0\,
      I4 => \bias[3]_i_1099_n_0\,
      I5 => \bias[3]_i_1100_n_0\,
      O => \bias[3]_i_627_n_0\
    );
\bias[3]_i_629\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEEFFFFFFFE"
    )
        port map (
      I0 => \bias[3]_i_1101_n_0\,
      I1 => \bias[3]_i_300_0\,
      I2 => \^o_sx_reg[7]_rep_0\,
      I3 => \bias[3]_i_1102_n_0\,
      I4 => \bias[3]_i_300_1\,
      I5 => \bias[3]_i_1103_n_0\,
      O => \bias[3]_i_629_n_0\
    );
\bias[3]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"124C7C8C6ACC7C4C"
    )
        port map (
      I0 => \gfx_inst/enemy1/sel0\(0),
      I1 => \gfx_inst/enemy1/sprite_render_y00_out\(5),
      I2 => \gfx_inst/enemy1/sel0\(1),
      I3 => \gfx_inst/enemy1/sprite_render_y00_out\(4),
      I4 => \gfx_inst/enemy1/sprite_render_y00_out\(3),
      I5 => \gfx_inst/enemy1/sprite_render_y00_out\(2),
      O => \bias[3]_i_63_n_0\
    );
\bias[3]_i_630\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88000003"
    )
        port map (
      I0 => \bias[4]_i_147_n_0\,
      I1 => \bias[4]_i_24_n_0\,
      I2 => \bias[4]_i_146_n_0\,
      I3 => \bias_reg[4]_i_145_n_0\,
      I4 => \bias[4]_i_144_n_0\,
      O => \bias[3]_i_630_n_0\
    );
\bias[3]_i_639\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \bias[3]_i_1148_n_0\,
      I1 => \bias[3]_i_1149_n_0\,
      I2 => \bias[4]_i_18__0_n_0\,
      I3 => \^o_sx_reg[6]_rep_0\,
      I4 => \bias[3]_i_1087_n_0\,
      I5 => \bias[3]_i_832_n_0\,
      O => \bias[3]_i_639_n_0\
    );
\bias[3]_i_640\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \bias[3]_i_1150_n_0\,
      I1 => \^o_sy_reg[5]_rep_0\,
      I2 => \^o_sx_reg[7]_rep_0\,
      I3 => \^o_sx_reg[15]_0\(8),
      I4 => \bias[3]_i_1151_n_0\,
      O => \bias[3]_i_640_n_0\
    );
\bias[3]_i_641\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      I2 => \^q\(12),
      I3 => \^q\(11),
      I4 => \^q\(10),
      I5 => \bias[4]_i_19_n_0\,
      O => \bias[3]_i_641_n_0\
    );
\bias[3]_i_642\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \gfx_inst/enemy_projectile3/sprite_render_y\(3),
      I1 => \gfx_inst/enemy_projectile3/sprite_render_y\(2),
      I2 => \gfx_inst/enemy_projectile3/sprite_render_y\(0),
      I3 => \gfx_inst/enemy_projectile3/sprite_render_y\(1),
      O => \gfx_inst/sprite_red_shoot_e3\(5)
    );
\bias[3]_i_643\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \gfx_inst/enemy_projectile2_2/sprite_render_y\(3),
      I1 => \gfx_inst/enemy_projectile2_2/sprite_render_y\(2),
      I2 => \gfx_inst/enemy_projectile2_2/sprite_render_y\(0),
      I3 => \gfx_inst/enemy_projectile2_2/sprite_render_y\(1),
      O => \gfx_inst/sprite_red_shoot_stage2_e2\(5)
    );
\bias[3]_i_644\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \gfx_inst/enemy_projectile5/sprite_render_y\(3),
      I1 => \gfx_inst/enemy_projectile5/sprite_render_y\(2),
      I2 => \gfx_inst/enemy_projectile5/sprite_render_y\(0),
      I3 => \gfx_inst/enemy_projectile5/sprite_render_y\(1),
      O => \gfx_inst/sprite_red_shoot_e5\(5)
    );
\bias[3]_i_645\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \gfx_inst/enemy_projectile3_1/sprite_render_y\(3),
      I1 => \gfx_inst/enemy_projectile3_1/sprite_render_y\(2),
      I2 => \gfx_inst/enemy_projectile3_1/sprite_render_y\(0),
      I3 => \gfx_inst/enemy_projectile3_1/sprite_render_y\(1),
      O => \gfx_inst/sprite_red_shoot_stage3_e1\(5)
    );
\bias[3]_i_646\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \gfx_inst/enemy_projectile3_5/sprite_render_y\(3),
      I1 => \gfx_inst/enemy_projectile3_5/sprite_render_y\(2),
      I2 => \gfx_inst/enemy_projectile3_5/sprite_render_y\(0),
      I3 => \gfx_inst/enemy_projectile3_5/sprite_render_y\(1),
      O => \gfx_inst/sprite_red_shoot_stage3_e5\(5)
    );
\bias[3]_i_647\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \gfx_inst/enemy_projectile3_3/sprite_render_y\(3),
      I1 => \gfx_inst/enemy_projectile3_3/sprite_render_y\(2),
      I2 => \gfx_inst/enemy_projectile3_3/sprite_render_y\(0),
      I3 => \gfx_inst/enemy_projectile3_3/sprite_render_y\(1),
      O => \gfx_inst/sprite_red_shoot_stage3_e3\(5)
    );
\bias[3]_i_648\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \gfx_inst/enemy_projectile2_4/sprite_render_y\(3),
      I1 => \gfx_inst/enemy_projectile2_4/sprite_render_y\(2),
      I2 => \gfx_inst/enemy_projectile2_4/sprite_render_y\(0),
      I3 => \gfx_inst/enemy_projectile2_4/sprite_render_y\(1),
      O => \gfx_inst/sprite_red_shoot_stage2_e4\(5)
    );
\bias[3]_i_649\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \gfx_inst/enemy_projectile2_8/sprite_render_y\(3),
      I1 => \gfx_inst/enemy_projectile2_8/sprite_render_y\(2),
      I2 => \gfx_inst/enemy_projectile2_8/sprite_render_y\(0),
      I3 => \gfx_inst/enemy_projectile2_8/sprite_render_y\(1),
      O => \gfx_inst/sprite_red_shoot_stage2_e8\(5)
    );
\bias[3]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1008"
    )
        port map (
      I0 => \gfx_inst/enemy1/sel0\(1),
      I1 => \gfx_inst/enemy1/sel0\(0),
      I2 => \gfx_inst/enemy1/sel0\(2),
      I3 => \gfx_inst/enemy1/sel0\(3),
      O => \bias[3]_i_65_n_0\
    );
\bias[3]_i_650\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \gfx_inst/enemy_projectile2_6/sprite_render_y\(3),
      I1 => \gfx_inst/enemy_projectile2_6/sprite_render_y\(2),
      I2 => \gfx_inst/enemy_projectile2_6/sprite_render_y\(0),
      I3 => \gfx_inst/enemy_projectile2_6/sprite_render_y\(1),
      O => \gfx_inst/sprite_red_shoot_stage2_e6\(5)
    );
\bias[3]_i_651\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800C000000C0080"
    )
        port map (
      I0 => \^sprite_render_y00_out_14\(0),
      I1 => \^sprite_render_y00_out_14\(1),
      I2 => \gfx_inst/stage3_enemy3/sel0\(2),
      I3 => \gfx_inst/stage3_enemy3/sel0\(3),
      I4 => \gfx_inst/stage3_enemy3/sel0\(1),
      I5 => \gfx_inst/stage3_enemy3/sel0\(0),
      O => \bias[3]_i_651_n_0\
    );
\bias[3]_i_653\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404440404040"
    )
        port map (
      I0 => \^sprite_render_y00_out_14\(2),
      I1 => \^sprite_render_y00_out_14\(3),
      I2 => \bias[4]_i_182_n_0\,
      I3 => \^sprite_render_y00_out_14\(1),
      I4 => \^sprite_render_y00_out_14\(0),
      I5 => \bias[4]_i_185_n_0\,
      O => \bias[3]_i_653_n_0\
    );
\bias[3]_i_654\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10F00F04"
    )
        port map (
      I0 => \^sprite_render_y00_out_14\(0),
      I1 => \gfx_inst/stage3_enemy3/sel0\(3),
      I2 => \gfx_inst/stage3_enemy3/sel0\(2),
      I3 => \gfx_inst/stage3_enemy3/sel0\(1),
      I4 => \gfx_inst/stage3_enemy3/sel0\(0),
      O => \bias[3]_i_654_n_0\
    );
\bias[3]_i_656\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CA0000CC0000AC0"
    )
        port map (
      I0 => \bias[3]_i_308_0\,
      I1 => \bias[4]_i_30_1\,
      I2 => \gfx_inst/stage3_enemy3/sel0\(2),
      I3 => \gfx_inst/stage3_enemy3/sel0\(3),
      I4 => \gfx_inst/stage3_enemy3/sel0\(0),
      I5 => \gfx_inst/stage3_enemy3/sel0\(1),
      O => \bias[3]_i_656_n_0\
    );
\bias[3]_i_657\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000444000044440"
    )
        port map (
      I0 => \gfx_inst/stage3_enemy5/sel0\(1),
      I1 => \gfx_inst/stage3_enemy5/sel0\(0),
      I2 => \^sprite_render_y00_out_16\(2),
      I3 => \^sprite_render_y00_out_16\(1),
      I4 => \^sprite_render_y00_out_16\(3),
      I5 => \^sprite_render_y00_out_16\(0),
      O => \bias[3]_i_657_n_0\
    );
\bias[3]_i_658\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5444000000000440"
    )
        port map (
      I0 => \^sprite_render_y00_out_16\(3),
      I1 => \^sprite_render_y00_out_16\(2),
      I2 => \^sprite_render_y00_out_16\(1),
      I3 => \^sprite_render_y00_out_16\(0),
      I4 => \gfx_inst/stage3_enemy5/sel0\(1),
      I5 => \gfx_inst/stage3_enemy5/sel0\(0),
      O => \bias[3]_i_658_n_0\
    );
\bias[3]_i_659\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABABAAAAABAAAAA"
    )
        port map (
      I0 => \gfx_inst/stage3_enemy5/sel0\(2),
      I1 => \gfx_inst/stage3_enemy5/sel0\(0),
      I2 => \gfx_inst/stage3_enemy5/sel0\(1),
      I3 => \^sprite_render_y00_out_16\(2),
      I4 => \^sprite_render_y00_out_16\(3),
      I5 => \^sprite_render_y00_out_16\(1),
      O => \bias[3]_i_659_n_0\
    );
\bias[3]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4002"
    )
        port map (
      I0 => \gfx_inst/enemy1/sel0\(1),
      I1 => \gfx_inst/enemy1/sel0\(0),
      I2 => \gfx_inst/enemy1/sel0\(2),
      I3 => \gfx_inst/enemy1/sel0\(3),
      O => \bias[3]_i_66_n_0\
    );
\bias[3]_i_660\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BAFFBA00"
    )
        port map (
      I0 => \bias[3]_i_1158_n_0\,
      I1 => \bias[3]_i_309_0\,
      I2 => \bias[3]_i_1160_n_0\,
      I3 => \gfx_inst/stage3_enemy5/sel0\(2),
      I4 => \bias[3]_i_1161_n_0\,
      I5 => \gfx_inst/stage3_enemy5/sel0\(3),
      O => \bias[3]_i_660_n_0\
    );
\bias[3]_i_661\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800C000000C0080"
    )
        port map (
      I0 => \^sprite_render_y00_out_15\(0),
      I1 => \^sprite_render_y00_out_15\(1),
      I2 => \gfx_inst/stage3_enemy4/sel0\(2),
      I3 => \gfx_inst/stage3_enemy4/sel0\(3),
      I4 => \gfx_inst/stage3_enemy4/sel0\(1),
      I5 => \gfx_inst/stage3_enemy4/sel0\(0),
      O => \bias[3]_i_661_n_0\
    );
\bias[3]_i_663\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404440404040"
    )
        port map (
      I0 => \^sprite_render_y00_out_15\(2),
      I1 => \^sprite_render_y00_out_15\(3),
      I2 => \bias[4]_i_196_n_0\,
      I3 => \^sprite_render_y00_out_15\(1),
      I4 => \^sprite_render_y00_out_15\(0),
      I5 => \bias[4]_i_199_n_0\,
      O => \bias[3]_i_663_n_0\
    );
\bias[3]_i_664\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10F00F04"
    )
        port map (
      I0 => \^sprite_render_y00_out_15\(0),
      I1 => \gfx_inst/stage3_enemy4/sel0\(3),
      I2 => \gfx_inst/stage3_enemy4/sel0\(2),
      I3 => \gfx_inst/stage3_enemy4/sel0\(1),
      I4 => \gfx_inst/stage3_enemy4/sel0\(0),
      O => \bias[3]_i_664_n_0\
    );
\bias[3]_i_666\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CA0000CC0000AC0"
    )
        port map (
      I0 => \bias[3]_i_310_0\,
      I1 => \bias[4]_i_32_1\,
      I2 => \gfx_inst/stage3_enemy4/sel0\(2),
      I3 => \gfx_inst/stage3_enemy4/sel0\(3),
      I4 => \gfx_inst/stage3_enemy4/sel0\(0),
      I5 => \gfx_inst/stage3_enemy4/sel0\(1),
      O => \bias[3]_i_666_n_0\
    );
\bias[3]_i_667\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \bias[3]_i_311_0\(0),
      I1 => finish_40,
      I2 => \gfx_inst/enemy_projectile2_6/sprite_hit_y11_in\,
      I3 => \bias_reg[3]_i_1166_n_3\,
      I4 => \gfx_inst/enemy_projectile2_6/sprite_hit_x12_in\,
      O => \bias[3]_i_667_n_0\
    );
\bias[3]_i_670\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \bias[3]_i_312_0\(0),
      I1 => finish_41,
      I2 => \gfx_inst/enemy_projectile2_8/sprite_hit_y11_in\,
      I3 => \bias_reg[3]_i_1176_n_3\,
      I4 => \gfx_inst/enemy_projectile2_8/sprite_hit_x12_in\,
      O => \bias[3]_i_670_n_0\
    );
\bias[3]_i_673\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \bias[3]_i_313_0\(0),
      I1 => finish_39,
      I2 => \gfx_inst/enemy_projectile2_4/sprite_hit_y11_in\,
      I3 => \bias_reg[3]_i_1186_n_3\,
      I4 => \gfx_inst/enemy_projectile2_4/sprite_hit_x12_in\,
      O => \bias[3]_i_673_n_0\
    );
\bias[3]_i_676\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \bias[3]_i_314_0\(0),
      I1 => finish_43,
      I2 => \gfx_inst/enemy_projectile3_3/sprite_hit_y11_in\,
      I3 => \bias_reg[3]_i_1196_n_3\,
      I4 => \gfx_inst/enemy_projectile3_3/sprite_hit_x12_in\,
      O => \bias[3]_i_676_n_0\
    );
\bias[3]_i_679\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \bias[3]_i_315_0\(0),
      I1 => finish_44,
      I2 => \gfx_inst/enemy_projectile3_5/sprite_hit_y11_in\,
      I3 => \bias_reg[3]_i_1206_n_3\,
      I4 => \gfx_inst/enemy_projectile3_5/sprite_hit_x12_in\,
      O => \bias[3]_i_679_n_0\
    );
\bias[3]_i_682\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \bias[3]_i_316_0\(0),
      I1 => finish_42,
      I2 => \gfx_inst/enemy_projectile3_1/sprite_hit_y11_in\,
      I3 => \bias_reg[3]_i_1216_n_3\,
      I4 => \gfx_inst/enemy_projectile3_1/sprite_hit_x12_in\,
      O => \bias[3]_i_682_n_0\
    );
\bias[3]_i_689\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \bias[3]_i_318_0\(0),
      I1 => finish_38,
      I2 => \gfx_inst/enemy_projectile2_2/sprite_hit_y11_in\,
      I3 => \bias_reg[3]_i_1248_n_3\,
      I4 => \gfx_inst/enemy_projectile2_2/sprite_hit_x12_in\,
      O => \bias[3]_i_689_n_0\
    );
\bias[3]_i_696\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F60F066F060F066F"
    )
        port map (
      I0 => \^sel0\(3),
      I1 => \^sel0\(0),
      I2 => \^q\(3),
      I3 => \^o_sy_reg[5]_rep_0\,
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \bias[3]_i_696_n_0\
    );
\bias[3]_i_697\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F96F6F6F9F9F9F"
    )
        port map (
      I0 => \^sel0\(3),
      I1 => \^sel0\(0),
      I2 => \^o_sy_reg[5]_rep_0\,
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \bias[3]_i_697_n_0\
    );
\bias[3]_i_698\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AA8"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \bias[3]_i_698_n_0\
    );
\bias[3]_i_699\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      O => \bias[3]_i_699_n_0\
    );
\bias[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF0E0"
    )
        port map (
      I0 => \bias[3]_i_20_n_0\,
      I1 => \bias[3]_i_21_n_0\,
      I2 => \bias[3]_i_22_n_0\,
      I3 => \gfx_inst/enemy1/sprite_data\(0),
      I4 => \gfx_inst/sprite_hit_p1\,
      O => \bias[3]_i_7_n_0\
    );
\bias[3]_i_700\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy6/sprite_data\(1),
      I1 => \gfx_inst/stage2_enemy6/sprite_data\(0),
      O => \gfx_inst/sprite_green_stage2_e6\(0)
    );
\bias[3]_i_702\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      O => \bias[3]_i_702_n_0\
    );
\bias[3]_i_703\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_703_n_0\
    );
\bias[3]_i_704\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => notcollision3_20(1),
      I1 => \^o_sx_reg[15]_0\(6),
      I2 => \^o_sx_reg[15]_0\(7),
      I3 => notcollision3_20(2),
      O => \bias[3]_i_704_n_0\
    );
\bias[3]_i_705\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sprite_e3_x(4),
      I1 => \^o_sx_reg[4]_rep__0_0\,
      I2 => \^o_sx_reg[5]_rep__0_0\,
      I3 => notcollision3_20(0),
      O => \bias[3]_i_705_n_0\
    );
\bias[3]_i_708\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => notcollision3_20(2),
      I2 => notcollision3_20(1),
      I3 => \^o_sx_reg[15]_0\(6),
      O => \bias[3]_i_708_n_0\
    );
\bias[3]_i_709\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sprite_e3_x(4),
      I1 => \^o_sx_reg[4]_rep__0_0\,
      I2 => notcollision3_20(0),
      I3 => \^o_sx_reg[5]_rep__0_0\,
      O => \bias[3]_i_709_n_0\
    );
\bias[3]_i_712\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(6),
      I1 => \bias_reg[3]_i_362_0\,
      I2 => \bias_reg[3]_i_362_1\,
      I3 => \^o_sx_reg[15]_0\(7),
      O => \bias[3]_i_712_n_0\
    );
\bias[3]_i_713\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[4]_rep__0_0\,
      I1 => \bias_reg[3]_i_157_0\,
      I2 => \bias_reg[3]_i_157_1\,
      I3 => \^o_sx_reg[5]_rep__0_0\,
      O => \bias[3]_i_713_n_0\
    );
\bias[3]_i_714\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_168_2\,
      I2 => \bias_reg[3]_i_168_3\,
      I3 => \^o_sx_reg[3]_rep_0\,
      O => \bias[3]_i_714_n_0\
    );
\bias[3]_i_715\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => \bias_reg[3]_i_168_0\,
      I2 => \bias_reg[3]_i_168_1\,
      I3 => \^o_sx_reg[15]_0\(1),
      O => \bias[3]_i_715_n_0\
    );
\bias[3]_i_721\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \bias[3]_i_721_n_0\
    );
\bias[3]_i_723\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      I1 => \^q\(5),
      O => \bias[3]_i_723_n_0\
    );
\bias[3]_i_724\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_724_n_0\
    );
\bias[3]_i_725\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \bias[3]_i_725_n_0\
    );
\bias[3]_i_728\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \bias[3]_i_728_n_0\
    );
\bias[3]_i_729\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \bias[3]_i_729_n_0\
    );
\bias[3]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0000A0A0C000"
    )
        port map (
      I0 => \bias[3]_i_212_n_0\,
      I1 => \bias[3]_i_213_n_0\,
      I2 => \gfx_inst/enemy1/sel0\(1),
      I3 => \gfx_inst/enemy1/sel0\(0),
      I4 => \gfx_inst/enemy1/sel0\(2),
      I5 => \gfx_inst/enemy1/sel0\(3),
      O => \bias[3]_i_73_n_0\
    );
\bias[3]_i_730\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \bias[3]_i_730_n_0\
    );
\bias[3]_i_733\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => notcollision3_22(9),
      I1 => \^o_sx_reg[15]_0\(14),
      I2 => \^o_sx_reg[15]_0\(15),
      I3 => notcollision3_22(10),
      O => \bias[3]_i_733_n_0\
    );
\bias[3]_i_734\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => notcollision3_22(7),
      I1 => \^o_sx_reg[15]_0\(12),
      I2 => \^o_sx_reg[15]_0\(13),
      I3 => notcollision3_22(8),
      O => \bias[3]_i_734_n_0\
    );
\bias[3]_i_735\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => notcollision3_22(5),
      I1 => \^o_sx_reg[15]_0\(10),
      I2 => \^o_sx_reg[15]_0\(11),
      I3 => notcollision3_22(6),
      O => \bias[3]_i_735_n_0\
    );
\bias[3]_i_736\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => notcollision3_22(3),
      I1 => \^o_sx_reg[15]_0\(8),
      I2 => \^o_sx_reg[15]_0\(9),
      I3 => notcollision3_22(4),
      O => \bias[3]_i_736_n_0\
    );
\bias[3]_i_737\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => notcollision3_22(10),
      I2 => notcollision3_22(9),
      I3 => \^o_sx_reg[15]_0\(14),
      O => \bias[3]_i_737_n_0\
    );
\bias[3]_i_738\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => notcollision3_22(8),
      I2 => notcollision3_22(7),
      I3 => \^o_sx_reg[15]_0\(12),
      O => \bias[3]_i_738_n_0\
    );
\bias[3]_i_739\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => notcollision3_22(6),
      I2 => notcollision3_22(5),
      I3 => \^o_sx_reg[15]_0\(10),
      O => \bias[3]_i_739_n_0\
    );
\bias[3]_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00096500"
    )
        port map (
      I0 => \gfx_inst/enemy1/sel0\(0),
      I1 => \gfx_inst/enemy1/sprite_render_y00_out\(2),
      I2 => \gfx_inst/enemy1/sprite_render_y00_out\(4),
      I3 => \gfx_inst/enemy1/sprite_render_y00_out\(3),
      I4 => \gfx_inst/enemy1/sprite_render_y00_out\(5),
      O => \bias[3]_i_74_n_0\
    );
\bias[3]_i_740\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => notcollision3_22(4),
      I2 => notcollision3_22(3),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \bias[3]_i_740_n_0\
    );
\bias[3]_i_741\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(6),
      I1 => \bias_reg[3]_i_393_0\,
      I2 => \bias_reg[3]_i_393_1\,
      I3 => \^o_sx_reg[15]_0\(7),
      O => \bias[3]_i_741_n_0\
    );
\bias[3]_i_742\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[4]_rep__0_0\,
      I1 => \bias_reg[3]_i_175_0\,
      I2 => \bias_reg[3]_i_175_1\,
      I3 => \^o_sx_reg[5]_rep__0_0\,
      O => \bias[3]_i_742_n_0\
    );
\bias[3]_i_743\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_179_2\,
      I2 => \bias_reg[3]_i_179_3\,
      I3 => \^o_sx_reg[3]_rep_0\,
      O => \bias[3]_i_743_n_0\
    );
\bias[3]_i_744\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => \bias_reg[3]_i_179_0\,
      I2 => \bias_reg[3]_i_179_1\,
      I3 => \^o_sx_reg[15]_0\(1),
      O => \bias[3]_i_744_n_0\
    );
\bias[3]_i_750\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \bias[3]_i_750_n_0\
    );
\bias[3]_i_752\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      I1 => \^q\(5),
      O => \bias[3]_i_752_n_0\
    );
\bias[3]_i_753\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_753_n_0\
    );
\bias[3]_i_754\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \bias[3]_i_754_n_0\
    );
\bias[3]_i_757\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \bias[3]_i_757_n_0\
    );
\bias[3]_i_758\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \bias[3]_i_758_n_0\
    );
\bias[3]_i_759\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \bias[3]_i_759_n_0\
    );
\bias[3]_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \bias[3]_i_218_n_0\,
      I1 => \^q\(9),
      I2 => CO(0),
      I3 => \bias_reg[3]_i_220_n_3\,
      I4 => \^q\(10),
      O => \bias[3]_i_76_n_0\
    );
\bias[3]_i_762\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => notcollision3_18(9),
      I1 => \^o_sx_reg[15]_0\(14),
      I2 => \^o_sx_reg[15]_0\(15),
      I3 => notcollision3_18(10),
      O => \bias[3]_i_762_n_0\
    );
\bias[3]_i_763\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => notcollision3_18(7),
      I1 => \^o_sx_reg[15]_0\(12),
      I2 => \^o_sx_reg[15]_0\(13),
      I3 => notcollision3_18(8),
      O => \bias[3]_i_763_n_0\
    );
\bias[3]_i_764\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => notcollision3_18(5),
      I1 => \^o_sx_reg[15]_0\(10),
      I2 => \^o_sx_reg[15]_0\(11),
      I3 => notcollision3_18(6),
      O => \bias[3]_i_764_n_0\
    );
\bias[3]_i_765\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => notcollision3_18(3),
      I1 => \^o_sx_reg[15]_0\(8),
      I2 => \^o_sx_reg[15]_0\(9),
      I3 => notcollision3_18(4),
      O => \bias[3]_i_765_n_0\
    );
\bias[3]_i_766\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => notcollision3_18(10),
      I2 => notcollision3_18(9),
      I3 => \^o_sx_reg[15]_0\(14),
      O => \bias[3]_i_766_n_0\
    );
\bias[3]_i_767\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => notcollision3_18(8),
      I2 => notcollision3_18(7),
      I3 => \^o_sx_reg[15]_0\(12),
      O => \bias[3]_i_767_n_0\
    );
\bias[3]_i_768\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => notcollision3_18(6),
      I2 => notcollision3_18(5),
      I3 => \^o_sx_reg[15]_0\(10),
      O => \bias[3]_i_768_n_0\
    );
\bias[3]_i_769\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => notcollision3_18(4),
      I2 => notcollision3_18(3),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \bias[3]_i_769_n_0\
    );
\bias[3]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \gfx_inst/sprite_green_e5\(0),
      I1 => \gfx_inst/sprite_red4\(0),
      I2 => \gfx_inst/sprite_red3\(0),
      I3 => \gfx_inst/sprite_hit_e5\,
      I4 => \gfx_inst/o_red167_out\,
      I5 => \gfx_inst/sprite_hit3\,
      O => \bias[3]_i_77_n_0\
    );
\bias[3]_i_770\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[3]_i_770_n_0\
    );
\bias[3]_i_771\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[3]_i_771_n_0\
    );
\bias[3]_i_772\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sy(1),
      O => \bias[3]_i_772_n_0\
    );
\bias[3]_i_773\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[0]_rep_0\(0),
      O => \bias[3]_i_773_n_0\
    );
\bias[3]_i_774\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_774_n_0\
    );
\bias[3]_i_776\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      O => \bias[3]_i_776_n_0\
    );
\bias[3]_i_777\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_777_n_0\
    );
\bias[3]_i_778\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => notcollision3(1),
      I1 => \^o_sx_reg[15]_0\(6),
      I2 => \^o_sx_reg[15]_0\(7),
      I3 => notcollision3(2),
      O => \bias[3]_i_778_n_0\
    );
\bias[3]_i_779\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sprite_e1_x(4),
      I1 => \^o_sx_reg[4]_rep__0_0\,
      I2 => \^o_sx_reg[5]_rep__0_0\,
      I3 => notcollision3(0),
      O => \bias[3]_i_779_n_0\
    );
\bias[3]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \gfx_inst/sprite_red_s4\(0),
      I1 => \gfx_inst/sprite_red_s6\(0),
      I2 => \gfx_inst/sprite_red_s5\(0),
      I3 => \gfx_inst/o_red160_out\,
      I4 => \gfx_inst/o_red157_out\,
      I5 => \gfx_inst/o_red158_out\,
      O => \bias[3]_i_78_n_0\
    );
\bias[3]_i_782\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => notcollision3(2),
      I2 => notcollision3(1),
      I3 => \^o_sx_reg[15]_0\(6),
      O => \bias[3]_i_782_n_0\
    );
\bias[3]_i_783\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sprite_e1_x(4),
      I1 => \^o_sx_reg[4]_rep__0_0\,
      I2 => notcollision3(0),
      I3 => \^o_sx_reg[5]_rep__0_0\,
      O => \bias[3]_i_783_n_0\
    );
\bias[3]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \gfx_inst/sprite_red_s1\(0),
      I1 => \gfx_inst/sprite_red_s3\(0),
      I2 => \gfx_inst/sprite_red_s2\(0),
      I3 => \gfx_inst/o_red166_out\,
      I4 => \gfx_inst/o_red162_out\,
      I5 => \gfx_inst/o_red164_out\,
      O => \bias[3]_i_79_n_0\
    );
\bias[3]_i_790\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[6]_rep_0\,
      I1 => sprite_p1_x(6),
      I2 => sprite_p1_x(7),
      I3 => \^o_sx_reg[7]_rep_0\,
      O => S(3)
    );
\bias[3]_i_791\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[5]_rep__0_0\,
      I1 => sprite_p1_x(5),
      I2 => \^o_sx_reg[4]_rep__0_0\,
      I3 => sprite_p1_x(4),
      O => S(2)
    );
\bias[3]_i_792\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(3),
      I1 => sprite_p1_x(3),
      I2 => \^o_sx_reg[15]_0\(2),
      I3 => sprite_p1_x(2),
      O => S(1)
    );
\bias[3]_i_793\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => sprite_p1_x(1),
      I2 => \^o_sx_reg[0]_rep_0\,
      I3 => sprite_p1_x(0),
      O => S(0)
    );
\bias[3]_i_795\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => sprite_p1_x(15),
      O => \bias[3]_i_795_n_0\
    );
\bias[3]_i_796\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => sprite_p1_x(13),
      O => \bias[3]_i_796_n_0\
    );
\bias[3]_i_797\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => sprite_p1_x(13),
      O => \bias[3]_i_797_n_0\
    );
\bias[3]_i_798\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => sprite_p1_x(11),
      O => \bias[3]_i_798_n_0\
    );
\bias[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAEEAA00"
    )
        port map (
      I0 => \bias[3]_i_25_n_0\,
      I1 => \bias[3]_i_26_n_0\,
      I2 => \bias[3]_i_27_n_0\,
      I3 => \bias[3]_i_28_n_0\,
      I4 => \bias[3]_i_29_n_0\,
      I5 => \bias[3]_i_30_n_0\,
      O => \bias[3]_i_8_n_0\
    );
\bias[3]_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gfx_inst/sprite_hit3\,
      I1 => \gfx_inst/o_red167_out\,
      I2 => \gfx_inst/sprite_hit_e5\,
      O => \bias[3]_i_80_n_0\
    );
\bias[3]_i_803\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"064202402AAA00AA"
    )
        port map (
      I0 => \^o_sx_reg[7]_rep_0\,
      I1 => \^o_sx_reg[5]_rep__0_0\,
      I2 => \^o_sx_reg[4]_rep__0_0\,
      I3 => \^o_sx_reg[3]_rep__0_0\,
      I4 => \^o_sx_reg[15]_0\(2),
      I5 => \^o_sx_reg[6]_rep_0\,
      O => \bias[3]_i_803_n_0\
    );
\bias[3]_i_804\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"34040000CC080004"
    )
        port map (
      I0 => \^o_sx_reg[4]_rep__0_0\,
      I1 => \^o_sx_reg[7]_rep_0\,
      I2 => \^o_sx_reg[5]_rep__0_0\,
      I3 => \^o_sx_reg[3]_rep__0_0\,
      I4 => \^o_sx_reg[15]_0\(2),
      I5 => \^o_sx_reg[6]_rep_0\,
      O => \bias[3]_i_804_n_0\
    );
\bias[3]_i_805\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30000C008C008804"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep__0_0\,
      I1 => \^o_sx_reg[7]_rep_0\,
      I2 => \^o_sx_reg[5]_rep__0_0\,
      I3 => \^o_sx_reg[15]_0\(2),
      I4 => \^o_sx_reg[4]_rep__0_0\,
      I5 => \^o_sx_reg[6]_rep_0\,
      O => \bias[3]_i_805_n_0\
    );
\bias[3]_i_806\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"464200402AA00080"
    )
        port map (
      I0 => \^o_sx_reg[7]_rep_0\,
      I1 => \^o_sx_reg[5]_rep__0_0\,
      I2 => \^o_sx_reg[4]_rep__0_0\,
      I3 => \^o_sx_reg[3]_rep__0_0\,
      I4 => \^o_sx_reg[15]_0\(2),
      I5 => \^o_sx_reg[6]_rep_0\,
      O => \bias[3]_i_806_n_0\
    );
\bias[3]_i_807\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"064202402AA200A2"
    )
        port map (
      I0 => \^o_sx_reg[7]_rep_0\,
      I1 => \^o_sx_reg[5]_rep__0_0\,
      I2 => \^o_sx_reg[4]_rep__0_0\,
      I3 => \^o_sx_reg[3]_rep__0_0\,
      I4 => \^o_sx_reg[15]_0\(2),
      I5 => \^o_sx_reg[6]_rep_0\,
      O => \bias[3]_i_807_n_0\
    );
\bias[3]_i_809\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep__0_0\,
      I1 => \^o_sx_reg[15]_0\(1),
      I2 => \^o_sx_reg[0]_rep_0\,
      I3 => \^o_sx_reg[15]_0\(2),
      I4 => \^o_sx_reg[4]_rep__0_0\,
      O => \bias[3]_i_809_n_0\
    );
\bias[3]_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gfx_inst/o_red158_out\,
      I1 => \gfx_inst/o_red157_out\,
      I2 => \gfx_inst/o_red160_out\,
      O => \bias[3]_i_81_n_0\
    );
\bias[3]_i_810\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^o_sx_reg[5]_rep__0_0\,
      I1 => \^o_sx_reg[3]_rep__0_0\,
      I2 => \bias[4]_i_59__0_n_0\,
      I3 => \^o_sx_reg[15]_0\(2),
      I4 => \^o_sx_reg[4]_rep__0_0\,
      I5 => \^o_sx_reg[6]_rep_0\,
      O => \gfx_inst/id/sel0\(4)
    );
\bias[3]_i_813\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00444044B4FB1FFD"
    )
        port map (
      I0 => \gfx_inst/id/sel0\(4),
      I1 => \bias[3]_i_223_1\,
      I2 => \bias[3]_i_809_n_0\,
      I3 => \bias[3]_i_223_0\(0),
      I4 => \bias[3]_i_223_0\(1),
      I5 => \bias[3]_i_223_0\(2),
      O => \bias[3]_i_813_n_0\
    );
\bias[3]_i_814\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5A7EA7FFFAFF5E"
    )
        port map (
      I0 => \bias[3]_i_223_0\(0),
      I1 => \bias[3]_i_809_n_0\,
      I2 => \bias[3]_i_223_0\(1),
      I3 => \bias[3]_i_223_0\(2),
      I4 => \gfx_inst/id/sel0\(4),
      I5 => \bias[3]_i_223_1\,
      O => \bias[3]_i_814_n_0\
    );
\bias[3]_i_815\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(11),
      I2 => \bias[3]_i_1318_n_0\,
      I3 => \^q\(7),
      I4 => \^q\(12),
      I5 => \^q\(14),
      O => \bias[3]_i_815_n_0\
    );
\bias[3]_i_816\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => \^o_sx_reg[15]_0\(9),
      I3 => \^o_sx_reg[15]_0\(8),
      I4 => \^o_sx_reg[15]_0\(15),
      I5 => \^o_sx_reg[15]_0\(14),
      O => \bias[3]_i_816_n_0\
    );
\bias[3]_i_818\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      I1 => \^q\(5),
      O => \bias[3]_i_818_n_0\
    );
\bias[3]_i_819\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888008000"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      I1 => \^q\(8),
      I2 => \bias[3]_i_486_0\,
      I3 => \^o_sy_reg[5]_rep_0\,
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \bias[3]_i_819_n_0\
    );
\bias[3]_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gfx_inst/o_red164_out\,
      I1 => \gfx_inst/o_red162_out\,
      I2 => \gfx_inst/o_red166_out\,
      O => \bias[3]_i_82_n_0\
    );
\bias[3]_i_820\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => \^q\(10),
      I3 => \^q\(11),
      I4 => \^q\(12),
      I5 => \^q\(14),
      O => \bias[3]_i_820_n_0\
    );
\bias[3]_i_822\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \bias[3]_i_627_0\,
      I1 => \^o_sx_reg[3]_rep__0_0\,
      I2 => \bias[4]_i_59__0_n_0\,
      I3 => \^o_sx_reg[15]_0\(10),
      I4 => \^o_sx_reg[5]_rep__0_0\,
      I5 => \^o_sx_reg[6]_rep_0\,
      O => \bias[3]_i_822_n_0\
    );
\bias[3]_i_823\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAABAAAAA"
    )
        port map (
      I0 => \bias[3]_i_1321_n_0\,
      I1 => \^o_sx_reg[4]_rep__0_0\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \bias[3]_i_1322_n_0\,
      I5 => \bias[3]_i_1323_n_0\,
      O => \bias[3]_i_823_n_0\
    );
\bias[3]_i_824\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808000000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \^o_sx_reg[6]_rep_0\,
      I2 => \^o_sx_reg[7]_rep_0\,
      I3 => \bias[3]_i_1324_n_0\,
      I4 => \^q\(2),
      I5 => \bias[3]_i_1325_n_0\,
      O => \bias[3]_i_824_n_0\
    );
\bias[3]_i_825\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4048A080"
    )
        port map (
      I0 => \^o_sx_reg[6]_rep_0\,
      I1 => \^q\(3),
      I2 => \^o_sx_reg[5]_rep__0_0\,
      I3 => \^q\(2),
      I4 => \^o_sx_reg[7]_rep_0\,
      O => \bias[3]_i_825_n_0\
    );
\bias[3]_i_826\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330003088888888"
    )
        port map (
      I0 => \bias[3]_i_489_1\,
      I1 => \^q\(2),
      I2 => \bias[3]_i_497_0\,
      I3 => \^o_sx_reg[7]_rep_0\,
      I4 => \bias[3]_i_488_0\,
      I5 => \^q\(3),
      O => \bias[3]_i_826_n_0\
    );
\bias[3]_i_828\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFE20000000000"
    )
        port map (
      I0 => \bias[3]_i_497_0\,
      I1 => \^o_sx_reg[7]_rep_0\,
      I2 => \bias[3]_i_488_0\,
      I3 => \^q\(2),
      I4 => \bias[3]_i_489_1\,
      I5 => \^q\(3),
      O => \bias[3]_i_828_n_0\
    );
\bias[3]_i_829\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330003088888888"
    )
        port map (
      I0 => \bias[3]_i_489_1\,
      I1 => \^q\(2),
      I2 => \bias[3]_i_497_0\,
      I3 => \^o_sx_reg[7]_rep_0\,
      I4 => \bias[3]_i_489_0\,
      I5 => \^q\(3),
      O => \bias[3]_i_829_n_0\
    );
\bias[3]_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACACA0"
    )
        port map (
      I0 => \gfx_inst/sprite_red_s19\(0),
      I1 => sprite_red_clear(0),
      I2 => \gfx_inst/o_red132_out\,
      I3 => \gfx_inst/o_red129_out\,
      I4 => \gfx_inst/o_red131_out\,
      O => \bias[3]_i_83_n_0\
    );
\bias[3]_i_830\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFE20000000000"
    )
        port map (
      I0 => \bias[3]_i_497_0\,
      I1 => \^o_sx_reg[7]_rep_0\,
      I2 => \bias[3]_i_489_0\,
      I3 => \^q\(2),
      I4 => \bias[3]_i_489_1\,
      I5 => \^q\(3),
      O => \bias[3]_i_830_n_0\
    );
\bias[3]_i_831\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \^o_sx_reg[15]_0\(12),
      I2 => \^o_sx_reg[15]_0\(10),
      I3 => \^o_sx_reg[15]_0\(9),
      I4 => \^o_sx_reg[15]_0\(14),
      I5 => \^o_sx_reg[15]_0\(13),
      O => \bias[3]_i_831_n_0\
    );
\bias[3]_i_832\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      O => \bias[3]_i_832_n_0\
    );
\bias[3]_i_833\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^o_sy_reg[7]_rep_0\,
      I2 => \bias[3]_i_1333_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(8),
      I5 => \^q\(10),
      O => \bias[3]_i_833_n_0\
    );
\bias[3]_i_834\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^o_sy_reg[7]_rep_0\,
      I2 => \bias[3]_i_1334_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(8),
      I5 => \^q\(10),
      O => \bias[3]_i_834_n_0\
    );
\bias[3]_i_835\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33300030CC880088"
    )
        port map (
      I0 => \bias[3]_i_497_1\,
      I1 => \^q\(2),
      I2 => \bias[3]_i_497_0\,
      I3 => \^o_sx_reg[7]_rep_0\,
      I4 => \bias[3]_i_497_2\,
      I5 => \^q\(3),
      O => \bias[3]_i_835_n_0\
    );
\bias[3]_i_836\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \bias[3]_i_497_3\,
      I1 => \bias[3]_i_1337_n_0\,
      I2 => \^q\(2),
      I3 => \bias[3]_i_1338_n_0\,
      I4 => \^q\(3),
      O => \bias[3]_i_836_n_0\
    );
\bias[3]_i_837\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B800000000"
    )
        port map (
      I0 => \bias[3]_i_497_0\,
      I1 => \^q\(2),
      I2 => \bias[3]_i_497_1\,
      I3 => \^o_sx_reg[7]_rep_0\,
      I4 => \bias[3]_i_497_2\,
      I5 => \^q\(3),
      O => \bias[3]_i_837_n_0\
    );
\bias[3]_i_84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gfx_inst/o_red136_out\,
      I1 => \gfx_inst/o_red134_out\,
      I2 => \gfx_inst/o_red138_out\,
      O => \bias[3]_i_84_n_0\
    );
\bias[3]_i_840\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"300400008C008804"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep__0_0\,
      I1 => \^o_sx_reg[7]_rep_0\,
      I2 => \^o_sx_reg[5]_rep__0_0\,
      I3 => \^o_sx_reg[15]_0\(2),
      I4 => \^o_sx_reg[4]_rep__0_0\,
      I5 => \^o_sx_reg[6]_rep_0\,
      O => \bias[3]_i_840_n_0\
    );
\bias[3]_i_843\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"300000088C008804"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep__0_0\,
      I1 => \^o_sx_reg[7]_rep_0\,
      I2 => \^o_sx_reg[5]_rep__0_0\,
      I3 => \^o_sx_reg[15]_0\(2),
      I4 => \^o_sx_reg[4]_rep__0_0\,
      I5 => \^o_sx_reg[6]_rep_0\,
      O => \bias[3]_i_843_n_0\
    );
\bias[3]_i_844\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^o_sy_reg[7]_rep_0\,
      I2 => \bias[3]_i_1339_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(8),
      I5 => \^q\(10),
      O => \bias[3]_i_844_n_0\
    );
\bias[3]_i_845\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(11),
      I2 => \bias[3]_i_1340_n_0\,
      I3 => \^q\(7),
      I4 => \^q\(12),
      I5 => \^q\(14),
      O => \bias[3]_i_845_n_0\
    );
\bias[3]_i_846\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(11),
      I2 => \bias[3]_i_1341_n_0\,
      I3 => \^q\(7),
      I4 => \^q\(12),
      I5 => \^q\(14),
      O => \bias[3]_i_846_n_0\
    );
\bias[3]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \bias[3]_i_92_n_0\,
      I1 => \bias[3]_i_247_n_0\,
      I2 => \bias[3]_i_93_n_0\,
      I3 => \gfx_inst/o_red138_out\,
      I4 => \gfx_inst/o_red134_out\,
      I5 => \gfx_inst/o_red136_out\,
      O => \bias[3]_i_85_n_0\
    );
\bias[3]_i_859\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep__0_0\,
      I1 => \^o_sx_reg[15]_0\(2),
      O => \o_sx_reg[3]_rep__0_1\
    );
\bias[3]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \gfx_inst/sprite_red_s16\(0),
      I1 => \gfx_inst/sprite_red_s18\(0),
      I2 => \gfx_inst/sprite_red_s17\(0),
      I3 => \gfx_inst/o_red138_out\,
      I4 => \gfx_inst/o_red134_out\,
      I5 => \gfx_inst/o_red136_out\,
      O => \bias[3]_i_86_n_0\
    );
\bias[3]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \gfx_inst/sprite_red_s10\(0),
      I1 => \gfx_inst/sprite_red_s12\(0),
      I2 => \gfx_inst/sprite_red_s11\(0),
      I3 => \gfx_inst/o_red149_out\,
      I4 => \gfx_inst/o_red145_out\,
      I5 => \gfx_inst/o_red147_out\,
      O => \bias[3]_i_87_n_0\
    );
\bias[3]_i_872\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^o_sy_reg[7]_rep_0\,
      I2 => \bias[3]_i_1362_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(8),
      I5 => \^q\(10),
      O => \bias[3]_i_872_n_0\
    );
\bias[3]_i_873\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^o_sy_reg[7]_rep_0\,
      I2 => \bias[3]_i_1363_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(8),
      I5 => \^q\(10),
      O => \bias[3]_i_873_n_0\
    );
\bias[3]_i_874\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^o_sy_reg[7]_rep_0\,
      I2 => \bias[3]_i_1364_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(8),
      I5 => \^q\(10),
      O => \bias[3]_i_874_n_0\
    );
\bias[3]_i_875\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330003088888888"
    )
        port map (
      I0 => \bias[3]_i_548_1\,
      I1 => \^q\(2),
      I2 => \bias[3]_i_497_0\,
      I3 => \^o_sx_reg[7]_rep_0\,
      I4 => \bias[3]_i_529_0\,
      I5 => \^q\(3),
      O => \bias[3]_i_875_n_0\
    );
\bias[3]_i_877\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFE20000000000"
    )
        port map (
      I0 => \bias[3]_i_497_0\,
      I1 => \^o_sx_reg[7]_rep_0\,
      I2 => \bias[3]_i_529_0\,
      I3 => \^q\(2),
      I4 => \bias[3]_i_548_1\,
      I5 => \^q\(3),
      O => \bias[3]_i_877_n_0\
    );
\bias[3]_i_878\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33300030CC880088"
    )
        port map (
      I0 => \bias[3]_i_497_1\,
      I1 => \^q\(2),
      I2 => \bias[3]_i_497_0\,
      I3 => \^o_sx_reg[7]_rep_0\,
      I4 => \bias[3]_i_529_0\,
      I5 => \^q\(3),
      O => \bias[3]_i_878_n_0\
    );
\bias[3]_i_879\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B800000000"
    )
        port map (
      I0 => \bias[3]_i_497_0\,
      I1 => \^q\(2),
      I2 => \bias[3]_i_497_1\,
      I3 => \^o_sx_reg[7]_rep_0\,
      I4 => \bias[3]_i_529_0\,
      I5 => \^q\(3),
      O => \bias[3]_i_879_n_0\
    );
\bias[3]_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gfx_inst/o_red153_out\,
      I1 => \gfx_inst/o_red151_out\,
      I2 => \gfx_inst/o_red155_out\,
      O => \bias[3]_i_88_n_0\
    );
\bias[3]_i_880\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33300030CC880088"
    )
        port map (
      I0 => \bias[3]_i_497_1\,
      I1 => \^q\(2),
      I2 => \bias[3]_i_497_0\,
      I3 => \^o_sx_reg[7]_rep_0\,
      I4 => \bias[3]_i_531_0\,
      I5 => \^q\(3),
      O => \bias[3]_i_880_n_0\
    );
\bias[3]_i_881\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \bias[3]_i_549_1\,
      I1 => \bias[3]_i_531_1\,
      I2 => \^q\(2),
      I3 => \bias[3]_i_1369_n_0\,
      I4 => \^q\(3),
      O => \bias[3]_i_881_n_0\
    );
\bias[3]_i_882\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B800000000"
    )
        port map (
      I0 => \bias[3]_i_497_0\,
      I1 => \^q\(2),
      I2 => \bias[3]_i_497_1\,
      I3 => \^o_sx_reg[7]_rep_0\,
      I4 => \bias[3]_i_531_0\,
      I5 => \^q\(3),
      O => \bias[3]_i_882_n_0\
    );
\bias[3]_i_883\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3088"
    )
        port map (
      I0 => \bias[3]_i_1370_n_0\,
      I1 => \^q\(2),
      I2 => \bias[3]_i_1371_n_0\,
      I3 => \^q\(3),
      O => \bias[3]_i_883_n_0\
    );
\bias[3]_i_884\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \bias[3]_i_532_0\,
      I1 => \bias[3]_i_532_1\,
      I2 => \^q\(2),
      I3 => \bias[3]_i_1374_n_0\,
      I4 => \^q\(3),
      O => \bias[3]_i_884_n_0\
    );
\bias[3]_i_885\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \bias[3]_i_1371_n_0\,
      I1 => \^q\(2),
      I2 => \bias[3]_i_1370_n_0\,
      I3 => \^q\(3),
      O => \bias[3]_i_885_n_0\
    );
\bias[3]_i_886\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330003088888888"
    )
        port map (
      I0 => \bias[3]_i_533_1\,
      I1 => \^q\(2),
      I2 => \bias[3]_i_497_0\,
      I3 => \^o_sx_reg[7]_rep_0\,
      I4 => \bias[3]_i_533_0\,
      I5 => \^q\(3),
      O => \bias[3]_i_886_n_0\
    );
\bias[3]_i_887\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFE20000000000"
    )
        port map (
      I0 => \bias[3]_i_497_0\,
      I1 => \^o_sx_reg[7]_rep_0\,
      I2 => \bias[3]_i_533_0\,
      I3 => \^q\(2),
      I4 => \bias[3]_i_533_1\,
      I5 => \^q\(3),
      O => \bias[3]_i_887_n_0\
    );
\bias[3]_i_888\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33300030CC880088"
    )
        port map (
      I0 => \bias[3]_i_497_1\,
      I1 => \^q\(2),
      I2 => \bias[3]_i_497_0\,
      I3 => \^o_sx_reg[7]_rep_0\,
      I4 => \bias[3]_i_1377_n_0\,
      I5 => \^q\(3),
      O => \bias[3]_i_888_n_0\
    );
\bias[3]_i_889\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \bias[3]_i_534_0\,
      I1 => \bias[3]_i_1378_n_0\,
      I2 => \^q\(2),
      I3 => \bias[3]_i_1379_n_0\,
      I4 => \^q\(3),
      O => \bias[3]_i_889_n_0\
    );
\bias[3]_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gfx_inst/o_red147_out\,
      I1 => \gfx_inst/o_red145_out\,
      I2 => \gfx_inst/o_red149_out\,
      O => \bias[3]_i_89_n_0\
    );
\bias[3]_i_890\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B800000000"
    )
        port map (
      I0 => \bias[3]_i_497_0\,
      I1 => \^q\(2),
      I2 => \bias[3]_i_497_1\,
      I3 => \^o_sx_reg[7]_rep_0\,
      I4 => \bias[3]_i_1377_n_0\,
      I5 => \^q\(3),
      O => \bias[3]_i_890_n_0\
    );
\bias[3]_i_891\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^o_sy_reg[7]_rep_0\,
      I2 => \bias[3]_i_1380_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(8),
      I5 => \^q\(10),
      O => \bias[3]_i_891_n_0\
    );
\bias[3]_i_892\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^o_sy_reg[7]_rep_0\,
      I2 => \bias[3]_i_1381_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(8),
      I5 => \^q\(10),
      O => \bias[3]_i_892_n_0\
    );
\bias[3]_i_893\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^o_sy_reg[7]_rep_0\,
      I2 => \bias[3]_i_1382_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(8),
      I5 => \^q\(10),
      O => \bias[3]_i_893_n_0\
    );
\bias[3]_i_894\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^o_sy_reg[7]_rep_0\,
      I2 => \bias[3]_i_1383_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(8),
      I5 => \^q\(10),
      O => \bias[3]_i_894_n_0\
    );
\bias[3]_i_895\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^o_sy_reg[7]_rep_0\,
      I2 => \bias[3]_i_1384_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(8),
      I5 => \^q\(10),
      O => \bias[3]_i_895_n_0\
    );
\bias[3]_i_896\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^o_sy_reg[7]_rep_0\,
      I2 => \bias[3]_i_1385_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(8),
      I5 => \^q\(10),
      O => \bias[3]_i_896_n_0\
    );
\bias[3]_i_897\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3088"
    )
        port map (
      I0 => \bias[3]_i_1386_n_0\,
      I1 => \^q\(2),
      I2 => \bias[3]_i_1387_n_0\,
      I3 => \^q\(3),
      O => \bias[3]_i_897_n_0\
    );
\bias[3]_i_898\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \bias[3]_i_532_0\,
      I1 => \bias[3]_i_532_1\,
      I2 => \^q\(2),
      I3 => \bias[3]_i_1388_n_0\,
      I4 => \^q\(3),
      O => \bias[3]_i_898_n_0\
    );
\bias[3]_i_899\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \bias[3]_i_1387_n_0\,
      I1 => \^q\(2),
      I2 => \bias[3]_i_1386_n_0\,
      I3 => \^q\(3),
      O => \bias[3]_i_899_n_0\
    );
\bias[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \bias[3]_i_30_n_0\,
      I1 => \bias[3]_i_29_n_0\,
      I2 => \bias[3]_i_28_n_0\,
      O => \bias[3]_i_9_n_0\
    );
\bias[3]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \gfx_inst/sprite_red_s13\(0),
      I1 => \gfx_inst/sprite_red_s15\(0),
      I2 => \gfx_inst/sprite_red_s14\(0),
      I3 => \gfx_inst/o_red143_out\,
      I4 => \gfx_inst/o_red140_out\,
      I5 => \gfx_inst/o_red141_out\,
      O => \bias[3]_i_90_n_0\
    );
\bias[3]_i_900\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3088"
    )
        port map (
      I0 => \bias[3]_i_548_1\,
      I1 => \^q\(2),
      I2 => \bias[3]_i_548_0\,
      I3 => \^q\(3),
      O => \bias[3]_i_900_n_0\
    );
\bias[3]_i_901\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \bias[3]_i_548_0\,
      I1 => \^q\(2),
      I2 => \bias[3]_i_548_1\,
      I3 => \^q\(3),
      O => \bias[3]_i_901_n_0\
    );
\bias[3]_i_902\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3088"
    )
        port map (
      I0 => \bias[3]_i_549_0\,
      I1 => \^q\(2),
      I2 => \bias[3]_i_548_0\,
      I3 => \^q\(3),
      O => \bias[3]_i_902_n_0\
    );
\bias[3]_i_903\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \bias[3]_i_549_1\,
      I1 => \bias[3]_i_1389_n_0\,
      I2 => \^q\(2),
      I3 => \bias[3]_i_549_2\,
      I4 => \^q\(3),
      O => \bias[3]_i_903_n_0\
    );
\bias[3]_i_904\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \bias[3]_i_548_0\,
      I1 => \^q\(2),
      I2 => \bias[3]_i_549_0\,
      I3 => \^q\(3),
      O => \bias[3]_i_904_n_0\
    );
\bias[3]_i_905\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33300030CC880088"
    )
        port map (
      I0 => \bias[3]_i_497_1\,
      I1 => \^q\(2),
      I2 => \bias[3]_i_497_0\,
      I3 => \^o_sx_reg[7]_rep_0\,
      I4 => \bias[3]_i_489_0\,
      I5 => \^q\(3),
      O => \bias[3]_i_905_n_0\
    );
\bias[3]_i_906\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \bias[3]_i_550_0\,
      I1 => \bias[3]_i_550_1\,
      I2 => \^q\(2),
      I3 => \bias[3]_i_1391_n_0\,
      I4 => \^q\(3),
      O => \bias[3]_i_906_n_0\
    );
\bias[3]_i_907\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B800000000"
    )
        port map (
      I0 => \bias[3]_i_497_0\,
      I1 => \^q\(2),
      I2 => \bias[3]_i_497_1\,
      I3 => \^o_sx_reg[7]_rep_0\,
      I4 => \bias[3]_i_489_0\,
      I5 => \^q\(3),
      O => \bias[3]_i_907_n_0\
    );
\bias[3]_i_908\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330003088888888"
    )
        port map (
      I0 => \bias[3]_i_551_0\,
      I1 => \^q\(2),
      I2 => \bias[3]_i_497_0\,
      I3 => \^o_sx_reg[7]_rep_0\,
      I4 => \bias[3]_i_489_0\,
      I5 => \^q\(3),
      O => \bias[3]_i_908_n_0\
    );
\bias[3]_i_909\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \bias[3]_i_550_0\,
      I1 => \bias[3]_i_550_1\,
      I2 => \^q\(2),
      I3 => \bias[3]_i_551_1\,
      I4 => \^q\(3),
      O => \bias[3]_i_909_n_0\
    );
\bias[3]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \gfx_inst/sprite_red_s7\(0),
      I1 => \gfx_inst/sprite_red_s9\(0),
      I2 => \gfx_inst/sprite_red_s8\(0),
      I3 => \gfx_inst/o_red155_out\,
      I4 => \gfx_inst/o_red151_out\,
      I5 => \gfx_inst/o_red153_out\,
      O => \bias[3]_i_91_n_0\
    );
\bias[3]_i_910\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFE20000000000"
    )
        port map (
      I0 => \bias[3]_i_497_0\,
      I1 => \^o_sx_reg[7]_rep_0\,
      I2 => \bias[3]_i_489_0\,
      I3 => \^q\(2),
      I4 => \bias[3]_i_551_0\,
      I5 => \^q\(3),
      O => \bias[3]_i_910_n_0\
    );
\bias[3]_i_911\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33300030CC880088"
    )
        port map (
      I0 => \bias[3]_i_497_1\,
      I1 => \^q\(2),
      I2 => \bias[3]_i_497_0\,
      I3 => \^o_sx_reg[7]_rep_0\,
      I4 => \bias[3]_i_488_0\,
      I5 => \^q\(3),
      O => \bias[3]_i_911_n_0\
    );
\bias[3]_i_912\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B800000000"
    )
        port map (
      I0 => \bias[3]_i_497_0\,
      I1 => \^q\(2),
      I2 => \bias[3]_i_497_1\,
      I3 => \^o_sx_reg[7]_rep_0\,
      I4 => \bias[3]_i_488_0\,
      I5 => \^q\(3),
      O => \bias[3]_i_912_n_0\
    );
\bias[3]_i_913\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^o_sy_reg[7]_rep_0\,
      I2 => \gfx_inst/sprite_red_s19\(0),
      I3 => \^q\(5),
      I4 => \^q\(8),
      I5 => \^q\(10),
      O => \bias[3]_i_913_n_0\
    );
\bias[3]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAAAA"
    )
        port map (
      I0 => \bias[3]_i_266_n_0\,
      I1 => \^o_sx_reg[15]_0\(12),
      I2 => \bias[3]_i_267_n_0\,
      I3 => \^o_sx_reg[15]_0\(13),
      I4 => \^o_sx_reg[15]_0\(11),
      I5 => p_0_in26_in,
      O => \bias[3]_i_92_n_0\
    );
\bias[3]_i_921\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1008"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy1/sel0\(1),
      I1 => \gfx_inst/stage2_enemy1/sel0\(0),
      I2 => \gfx_inst/stage2_enemy1/sel0\(2),
      I3 => \gfx_inst/stage2_enemy1/sel0\(3),
      O => \bias[3]_i_921_n_0\
    );
\bias[3]_i_923\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy1/sel0\(3),
      I1 => \gfx_inst/stage2_enemy1/sel0\(2),
      I2 => \gfx_inst/stage2_enemy1/sel0\(1),
      O => \bias[3]_i_923_n_0\
    );
\bias[3]_i_924\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01880248"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy1/sel0\(0),
      I1 => \^sprite_render_y00_out_3\(1),
      I2 => \^sprite_render_y00_out_3\(2),
      I3 => \^sprite_render_y00_out_3\(3),
      I4 => \^sprite_render_y00_out_3\(0),
      O => \bias[3]_i_924_n_0\
    );
\bias[3]_i_925\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00096500"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy1/sel0\(0),
      I1 => \^sprite_render_y00_out_3\(0),
      I2 => \^sprite_render_y00_out_3\(2),
      I3 => \^sprite_render_y00_out_3\(1),
      I4 => \^sprite_render_y00_out_3\(3),
      O => \bias[3]_i_925_n_0\
    );
\bias[3]_i_926\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy1/sel0\(3),
      I1 => \gfx_inst/stage2_enemy1/sel0\(2),
      I2 => \gfx_inst/stage2_enemy1/sel0\(1),
      O => \bias[3]_i_926_n_0\
    );
\bias[3]_i_927\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4002"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy1/sel0\(1),
      I1 => \gfx_inst/stage2_enemy1/sel0\(0),
      I2 => \gfx_inst/stage2_enemy1/sel0\(2),
      I3 => \gfx_inst/stage2_enemy1/sel0\(3),
      O => \bias[3]_i_927_n_0\
    );
\bias[3]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFEEEEEEE"
    )
        port map (
      I0 => \gfx_inst/o_red125_out\,
      I1 => \gfx_inst/o_red124_out\,
      I2 => p_0_in26_in,
      I3 => \gfx_inst/sprite_red_clear3\(0),
      I4 => \bias[4]_i_46__0_0\,
      I5 => \bias[3]_i_273_n_0\,
      O => \bias[3]_i_93_n_0\
    );
\bias[3]_i_930\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C4C6CEC78DC1438"
    )
        port map (
      I0 => \^sprite_render_y00_out_3\(1),
      I1 => \^sprite_render_y00_out_3\(3),
      I2 => \^sprite_render_y00_out_3\(2),
      I3 => \^sprite_render_y00_out_3\(0),
      I4 => \gfx_inst/stage2_enemy1/sel0\(0),
      I5 => \gfx_inst/stage2_enemy1/sel0\(1),
      O => \bias[3]_i_930_n_0\
    );
\bias[3]_i_931\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"124C7C8C6ACC7C4C"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy1/sel0\(0),
      I1 => \^sprite_render_y00_out_3\(3),
      I2 => \gfx_inst/stage2_enemy1/sel0\(1),
      I3 => \^sprite_render_y00_out_3\(2),
      I4 => \^sprite_render_y00_out_3\(1),
      I5 => \^sprite_render_y00_out_3\(0),
      O => \bias[3]_i_931_n_0\
    );
\bias[3]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => p_0_in28_in,
      I1 => \^o_sx_reg[15]_0\(11),
      I2 => \^o_sx_reg[15]_0\(13),
      I3 => \bias[3]_i_275_n_0\,
      I4 => \^o_sx_reg[15]_0\(14),
      I5 => \^o_sx_reg[15]_0\(12),
      O => \gfx_inst/o_red141_out\
    );
\bias[3]_i_941\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => \g0_b0__5_n_0\,
      I1 => \bias[3]_i_960_n_0\,
      I2 => \bias[3]_i_567_0\,
      I3 => sprite_render_y(2),
      I4 => \bias[3]_i_1457_n_0\,
      I5 => \bias[3]_i_567_3\,
      O => \bias[3]_i_941_n_0\
    );
\bias[3]_i_942\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g0_b0__4_n_0\,
      I1 => \bias[3]_i_960_n_0\,
      I2 => \bias[3]_i_1458_n_0\,
      O => \bias[3]_i_942_n_0\
    );
\bias[3]_i_943\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \bias[3]_i_1459_n_0\,
      I1 => \bias[3]_i_1460_n_0\,
      I2 => \^o_sx_reg[15]_0\(2),
      I3 => \bias[3]_i_1461_n_0\,
      O => \bias[3]_i_943_n_0\
    );
\bias[3]_i_944\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0007000000080F00"
    )
        port map (
      I0 => \bias[3]_i_567_1\,
      I1 => \bias[3]_i_960_n_0\,
      I2 => sprite_render_y(2),
      I3 => \bias[3]_i_567_3\,
      I4 => \bias[3]_i_567_0\,
      I5 => \bias[3]_i_567_2\,
      O => \bias[3]_i_944_n_0\
    );
\bias[3]_i_946\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003010000020100"
    )
        port map (
      I0 => \bias[3]_i_960_n_0\,
      I1 => \bias[3]_i_567_0\,
      I2 => sprite_render_y(2),
      I3 => \bias[3]_i_567_3\,
      I4 => \bias[3]_i_567_2\,
      I5 => \bias[3]_i_567_1\,
      O => \bias[3]_i_946_n_0\
    );
\bias[3]_i_947\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0B006"
    )
        port map (
      I0 => \^o_sx_reg[6]_rep_0\,
      I1 => \^o_sx_reg[5]_rep__0_0\,
      I2 => \^o_sx_reg[4]_rep__0_0\,
      I3 => \^o_sx_reg[15]_0\(2),
      I4 => \^o_sx_reg[3]_rep__0_0\,
      O => \bias[3]_i_947_n_0\
    );
\bias[3]_i_948\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF0E0000F00F00"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep__0_0\,
      I1 => \^o_sx_reg[15]_0\(2),
      I2 => sel0_45(1),
      I3 => sel0_45(3),
      I4 => sel0_45(2),
      I5 => sel0_45(0),
      O => \bias[3]_i_948_n_0\
    );
\bias[3]_i_949\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2202022200000000"
    )
        port map (
      I0 => sel0_45(0),
      I1 => sel0_45(3),
      I2 => sel0_45(2),
      I3 => \^o_sx_reg[3]_rep__0_0\,
      I4 => \^o_sx_reg[15]_0\(2),
      I5 => sel0_45(1),
      O => \bias[3]_i_949_n_0\
    );
\bias[3]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \^o_sx_reg[15]_0\(13),
      I2 => \bias[3]_i_276_n_0\,
      I3 => \^o_sx_reg[15]_0\(14),
      I4 => \^o_sx_reg[15]_0\(12),
      I5 => p_0_in39_in,
      O => \gfx_inst/o_red140_out\
    );
\bias[3]_i_950\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202000004040408"
    )
        port map (
      I0 => \bias[3]_i_960_n_0\,
      I1 => \bias[3]_i_567_0\,
      I2 => sprite_render_y(2),
      I3 => \bias[3]_i_567_1\,
      I4 => \bias[3]_i_567_2\,
      I5 => \bias[3]_i_567_3\,
      O => \bias[3]_i_950_n_0\
    );
\bias[3]_i_951\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g0_b0__3_n_0\,
      I1 => \bias[3]_i_960_n_0\,
      I2 => \bias[3]_i_1464_n_0\,
      O => \bias[3]_i_951_n_0\
    );
\bias[3]_i_952\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0201030001020300"
    )
        port map (
      I0 => \bias[3]_i_960_n_0\,
      I1 => \bias[3]_i_567_3\,
      I2 => sprite_render_y(2),
      I3 => \bias[3]_i_567_2\,
      I4 => \bias[3]_i_567_1\,
      I5 => \bias[3]_i_567_0\,
      O => \bias[3]_i_952_n_0\
    );
\bias[3]_i_953\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888888B8"
    )
        port map (
      I0 => \g0_b0__2_n_0\,
      I1 => \bias[3]_i_960_n_0\,
      I2 => \bias[3]_i_567_3\,
      I3 => sprite_render_y(2),
      I4 => \bias[3]_i_1465_n_0\,
      I5 => \bias[3]_i_567_0\,
      O => \bias[3]_i_953_n_0\
    );
\bias[3]_i_954\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D55BFFDEEE9CC41"
    )
        port map (
      I0 => \^o_sx_reg[5]_rep__0_0\,
      I1 => \^o_sx_reg[4]_rep__0_0\,
      I2 => \^o_sx_reg[15]_0\(2),
      I3 => \^o_sx_reg[3]_rep__0_0\,
      I4 => \^o_sx_reg[6]_rep_0\,
      I5 => \^o_sx_reg[7]_rep_0\,
      O => \bias[3]_i_954_n_0\
    );
\bias[3]_i_955\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000008000"
    )
        port map (
      I0 => \^o_sx_reg[5]_rep__0_0\,
      I1 => \^o_sx_reg[4]_rep__0_0\,
      I2 => \^o_sx_reg[7]_rep_0\,
      I3 => \^o_sx_reg[6]_rep_0\,
      I4 => \^o_sx_reg[3]_rep__0_0\,
      I5 => \^o_sx_reg[15]_0\(2),
      O => \bias[3]_i_955_n_0\
    );
\bias[3]_i_956\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0009D5AAD40901AA"
    )
        port map (
      I0 => \^o_sx_reg[4]_rep__0_0\,
      I1 => \^o_sx_reg[15]_0\(2),
      I2 => \^o_sx_reg[3]_rep__0_0\,
      I3 => \^o_sx_reg[5]_rep__0_0\,
      I4 => \^o_sx_reg[7]_rep_0\,
      I5 => \^o_sx_reg[6]_rep_0\,
      O => \bias[3]_i_956_n_0\
    );
\bias[3]_i_958\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBAFBBFA88A0880"
    )
        port map (
      I0 => \bias[3]_i_1466_n_0\,
      I1 => \bias[3]_i_1463_n_0\,
      I2 => \^o_sx_reg[15]_0\(2),
      I3 => \^o_sx_reg[3]_rep__0_0\,
      I4 => \bias[3]_i_1462_n_0\,
      I5 => \bias[3]_i_1467_n_0\,
      O => \bias[3]_i_958_n_0\
    );
\bias[3]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \^o_sx_reg[15]_0\(13),
      I2 => \bias[3]_i_278_n_0\,
      I3 => \^o_sx_reg[15]_0\(14),
      I4 => \^o_sx_reg[15]_0\(12),
      I5 => p_0_in42_in,
      O => \gfx_inst/o_red143_out\
    );
\bias[3]_i_960\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F9FFFF00F90000"
    )
        port map (
      I0 => \bias[3]_i_943_0\,
      I1 => sel0_45(0),
      I2 => \bias[3]_i_943_1\,
      I3 => \bias[3]_i_950_0\,
      I4 => sel0_45(3),
      I5 => \bias[3]_i_1468_n_0\,
      O => \bias[3]_i_960_n_0\
    );
\bias[3]_i_961\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000222800000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^o_sy_reg[1]_rep__0_0\,
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_961_n_0\
    );
\bias[3]_i_966\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^o_sx_reg[15]_0\(8),
      I2 => \bias[3]_i_549_n_0\,
      I3 => \^o_sx_reg[15]_0\(9),
      I4 => \^o_sx_reg[15]_0\(10),
      I5 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_966_n_0\
    );
\bias[3]_i_967\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^o_sx_reg[15]_0\(8),
      I2 => \bias[3]_i_548_n_0\,
      I3 => \^o_sx_reg[15]_0\(9),
      I4 => \^o_sx_reg[15]_0\(10),
      I5 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_967_n_0\
    );
\bias[3]_i_968\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^o_sx_reg[15]_0\(8),
      I2 => \bias[3]_i_547_n_0\,
      I3 => \^o_sx_reg[15]_0\(9),
      I4 => \^o_sx_reg[15]_0\(10),
      I5 => \^o_sy_reg[5]_rep_0\,
      O => \bias[3]_i_968_n_0\
    );
\bias[3]_i_969\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C4C6CEC78DC1438"
    )
        port map (
      I0 => \^sprite_render_y00_out_7\(1),
      I1 => \^sprite_render_y00_out_7\(3),
      I2 => \^sprite_render_y00_out_7\(2),
      I3 => \^sprite_render_y00_out_7\(0),
      I4 => \gfx_inst/stage2_enemy5/sel0\(0),
      I5 => \gfx_inst/stage2_enemy5/sel0\(1),
      O => \bias[3]_i_969_n_0\
    );
\bias[3]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \gfx_inst/sprite_green_stage2_e3\(0),
      I1 => \gfx_inst/sprite_green_stage2_e5\(0),
      I2 => \gfx_inst/sprite_green_stage2_e4\(0),
      I3 => \gfx_inst/o_red123_out\,
      I4 => \gfx_inst/o_red121_out\,
      I5 => \gfx_inst/o_red122_out\,
      O => \bias[3]_i_97_n_0\
    );
\bias[3]_i_970\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"124C7C8C6ACC7C4C"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy5/sel0\(0),
      I1 => \^sprite_render_y00_out_7\(3),
      I2 => \gfx_inst/stage2_enemy5/sel0\(1),
      I3 => \^sprite_render_y00_out_7\(2),
      I4 => \^sprite_render_y00_out_7\(1),
      I5 => \^sprite_render_y00_out_7\(0),
      O => \bias[3]_i_970_n_0\
    );
\bias[3]_i_972\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1008"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy5/sel0\(1),
      I1 => \gfx_inst/stage2_enemy5/sel0\(0),
      I2 => \gfx_inst/stage2_enemy5/sel0\(2),
      I3 => \gfx_inst/stage2_enemy5/sel0\(3),
      O => \bias[3]_i_972_n_0\
    );
\bias[3]_i_973\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4002"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy5/sel0\(1),
      I1 => \gfx_inst/stage2_enemy5/sel0\(0),
      I2 => \gfx_inst/stage2_enemy5/sel0\(2),
      I3 => \gfx_inst/stage2_enemy5/sel0\(3),
      O => \bias[3]_i_973_n_0\
    );
\bias[3]_i_976\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0000A0A0C000"
    )
        port map (
      I0 => \bias[3]_i_1476_n_0\,
      I1 => \bias[3]_i_584_0\,
      I2 => \gfx_inst/stage2_enemy5/sel0\(1),
      I3 => \gfx_inst/stage2_enemy5/sel0\(0),
      I4 => \gfx_inst/stage2_enemy5/sel0\(2),
      I5 => \gfx_inst/stage2_enemy5/sel0\(3),
      O => \bias[3]_i_976_n_0\
    );
\bias[3]_i_977\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00096500"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy5/sel0\(0),
      I1 => \^sprite_render_y00_out_7\(0),
      I2 => \^sprite_render_y00_out_7\(2),
      I3 => \^sprite_render_y00_out_7\(1),
      I4 => \^sprite_render_y00_out_7\(3),
      O => \bias[3]_i_977_n_0\
    );
\bias[3]_i_979\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C4C6CEC78DC1438"
    )
        port map (
      I0 => \^sprite_render_y00_out_6\(1),
      I1 => \^sprite_render_y00_out_6\(3),
      I2 => \^sprite_render_y00_out_6\(2),
      I3 => \^sprite_render_y00_out_6\(0),
      I4 => \gfx_inst/stage2_enemy4/sel0\(0),
      I5 => \gfx_inst/stage2_enemy4/sel0\(1),
      O => \bias[3]_i_979_n_0\
    );
\bias[3]_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \gfx_inst/o_red122_out\,
      I1 => \gfx_inst/o_red121_out\,
      I2 => \gfx_inst/o_red123_out\,
      O => \bias[3]_i_98_n_0\
    );
\bias[3]_i_980\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"124C7C8C6ACC7C4C"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy4/sel0\(0),
      I1 => \^sprite_render_y00_out_6\(3),
      I2 => \gfx_inst/stage2_enemy4/sel0\(1),
      I3 => \^sprite_render_y00_out_6\(2),
      I4 => \^sprite_render_y00_out_6\(1),
      I5 => \^sprite_render_y00_out_6\(0),
      O => \bias[3]_i_980_n_0\
    );
\bias[3]_i_982\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00AC0C0C0E000"
    )
        port map (
      I0 => \bias[3]_i_1486_n_0\,
      I1 => \bias[3]_i_1487_n_0\,
      I2 => \^sprite_render_y00_out_6\(3),
      I3 => \^sprite_render_y00_out_6\(1),
      I4 => \^sprite_render_y00_out_6\(0),
      I5 => \^sprite_render_y00_out_6\(2),
      O => \bias[3]_i_982_n_0\
    );
\bias[3]_i_983\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0000A0A0C000"
    )
        port map (
      I0 => \bias[3]_i_1488_n_0\,
      I1 => \bias[3]_i_586_0\,
      I2 => \gfx_inst/stage2_enemy4/sel0\(1),
      I3 => \gfx_inst/stage2_enemy4/sel0\(0),
      I4 => \gfx_inst/stage2_enemy4/sel0\(2),
      I5 => \gfx_inst/stage2_enemy4/sel0\(3),
      O => \bias[3]_i_983_n_0\
    );
\bias[3]_i_984\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00096500"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy4/sel0\(0),
      I1 => \^sprite_render_y00_out_6\(0),
      I2 => \^sprite_render_y00_out_6\(2),
      I3 => \^sprite_render_y00_out_6\(1),
      I4 => \^sprite_render_y00_out_6\(3),
      O => \bias[3]_i_984_n_0\
    );
\bias[3]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAEEAA00"
    )
        port map (
      I0 => \bias[3]_i_286_n_0\,
      I1 => \gfx_inst/sprite_green_stage3_e2\(0),
      I2 => \gfx_inst/sprite_green_stage3_e1\(0),
      I3 => \gfx_inst/o_red117_out\,
      I4 => \gfx_inst/o_red115_out\,
      I5 => \gfx_inst/o_red116_out\,
      O => \bias[3]_i_99_n_0\
    );
\bias[3]_i_998\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C4C6CEC78DC1438"
    )
        port map (
      I0 => \^sprite_render_y00_out_11\(1),
      I1 => \^sprite_render_y00_out_11\(3),
      I2 => \^sprite_render_y00_out_11\(2),
      I3 => \^sprite_render_y00_out_11\(0),
      I4 => \gfx_inst/stage2_enemy9/sel0\(0),
      I5 => \gfx_inst/stage2_enemy9/sel0\(1),
      O => \bias[3]_i_998_n_0\
    );
\bias[3]_i_999\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"124C7C8C6ACC7C4C"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy9/sel0\(0),
      I1 => \^sprite_render_y00_out_11\(3),
      I2 => \gfx_inst/stage2_enemy9/sel0\(1),
      I3 => \^sprite_render_y00_out_11\(2),
      I4 => \^sprite_render_y00_out_11\(1),
      I5 => \^sprite_render_y00_out_11\(0),
      O => \bias[3]_i_999_n_0\
    );
\bias[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \gfx_inst/sprite_green_life3\(0),
      I1 => \gfx_inst/sprite_green_life1\(0),
      I2 => \gfx_inst/sprite_green_life2\(0),
      I3 => \gfx_inst/o_red111_out\,
      I4 => \gfx_inst/o_red18_out\,
      I5 => \gfx_inst/o_red110_out\,
      O => \bias[4]_i_10_n_0\
    );
\bias[4]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7CF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^o_sy_reg[5]_rep_0\,
      I3 => \^q\(3),
      O => \bias[4]_i_100_n_0\
    );
\bias[4]_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[5]_rep__0_0\,
      I1 => sprite_p1_x(5),
      O => \bias[4]_i_101_n_0\
    );
\bias[4]_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[4]_rep__0_0\,
      I1 => sprite_p1_x(4),
      O => \bias[4]_i_102_n_0\
    );
\bias[4]_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gfx_inst/sprite_green_stage3_e2\(0),
      I1 => \gfx_inst/sprite_red_stage3_e2\(1),
      O => \gfx_inst/sprite_red_stage3_e2\(0)
    );
\bias[4]_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gfx_inst/sprite_green_stage3_e1\(0),
      I1 => \gfx_inst/sprite_red_stage3_e1\(1),
      O => \gfx_inst/sprite_red_stage3_e1\(0)
    );
\bias[4]_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \gfx_inst/enemy_projectile1/sprite_render_y\(3),
      I1 => \gfx_inst/enemy_projectile1/sprite_render_y\(2),
      I2 => \gfx_inst/enemy_projectile1/sprite_render_y\(0),
      I3 => \gfx_inst/enemy_projectile1/sprite_render_y\(1),
      O => \gfx_inst/sprite_red_shoot_e1\(5)
    );
\bias[4]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \gfx_inst/player_projectile/sprite_render_y\(0),
      I1 => \gfx_inst/player_projectile/sprite_render_y\(2),
      I2 => \gfx_inst/player_projectile/sprite_render_y\(1),
      I3 => \gfx_inst/player_projectile/sprite_render_y\(3),
      O => \gfx_inst/sprite_red_shoot_p\(0)
    );
\bias[4]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAEEA"
    )
        port map (
      I0 => \bias[4]_i_90_n_0\,
      I1 => \bias[4]_i_32_0\,
      I2 => \gfx_inst/stage3_enemy4/sel0\(1),
      I3 => \gfx_inst/stage3_enemy4/sel0\(2),
      I4 => \bias[4]_i_92_n_0\,
      I5 => \bias[4]_i_93_n_0\,
      O => \gfx_inst/sprite_red_stage3_e4\(0)
    );
\bias[4]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220000000000000"
    )
        port map (
      I0 => \gfx_inst/sprite_red_stage3_e5\(0),
      I1 => \bias[4]_i_208_n_0\,
      I2 => \bias[4]_i_49_0\(1),
      I3 => \bias[4]_i_49_0\(0),
      I4 => sw(0),
      I5 => sw(1),
      O => \bias[4]_i_108_n_0\
    );
\bias[4]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAEEA"
    )
        port map (
      I0 => \bias[4]_i_84_n_0\,
      I1 => \bias[4]_i_30_0\,
      I2 => \gfx_inst/stage3_enemy3/sel0\(1),
      I3 => \gfx_inst/stage3_enemy3/sel0\(2),
      I4 => \bias[4]_i_86_n_0\,
      I5 => \bias[4]_i_87_n_0\,
      O => \gfx_inst/sprite_red_stage3_e3\(0)
    );
\bias[4]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^green\(0),
      I1 => \^blue\(1),
      I2 => \^blue\(0),
      O => \bias[4]_i_10__0_n_0\
    );
\bias[4]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0F0200000000"
    )
        port map (
      I0 => \bias[3]_i_78_n_0\,
      I1 => \bias[3]_i_82_n_0\,
      I2 => \bias[3]_i_80_n_0\,
      I3 => \bias[3]_i_79_n_0\,
      I4 => \bias[4]_i_22__0_n_0\,
      I5 => \bias[3]_i_28_n_0\,
      O => \bias[4]_i_10__1_n_0\
    );
\bias[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0303010000000000"
    )
        port map (
      I0 => \^o_sx_reg[6]_rep_0\,
      I1 => \^o_sx_reg[7]_rep_0\,
      I2 => \^o_sy_reg[5]_rep_0\,
      I3 => \bias[4]_i_18__0_n_0\,
      I4 => \bias[4]_i_19_n_0\,
      I5 => \gfx_inst/o_red16_out\,
      O => \bias[4]_i_11_n_0\
    );
\bias[4]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C4C6CEC78DC1438"
    )
        port map (
      I0 => \^sprite_render_y00_out_2\(1),
      I1 => \^sprite_render_y00_out_2\(3),
      I2 => \^sprite_render_y00_out_2\(2),
      I3 => \^sprite_render_y00_out_2\(0),
      I4 => \gfx_inst/enemy5/sel0\(0),
      I5 => \gfx_inst/enemy5/sel0\(1),
      O => \bias[4]_i_110_n_0\
    );
\bias[4]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"124C7C8C6ACC7C4C"
    )
        port map (
      I0 => \gfx_inst/enemy5/sel0\(0),
      I1 => \^sprite_render_y00_out_2\(3),
      I2 => \gfx_inst/enemy5/sel0\(1),
      I3 => \^sprite_render_y00_out_2\(2),
      I4 => \^sprite_render_y00_out_2\(1),
      I5 => \^sprite_render_y00_out_2\(0),
      O => \bias[4]_i_111_n_0\
    );
\bias[4]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1008"
    )
        port map (
      I0 => \gfx_inst/enemy5/sel0\(1),
      I1 => \gfx_inst/enemy5/sel0\(0),
      I2 => \gfx_inst/enemy5/sel0\(2),
      I3 => \gfx_inst/enemy5/sel0\(3),
      O => \bias[4]_i_113_n_0\
    );
\bias[4]_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4002"
    )
        port map (
      I0 => \gfx_inst/enemy5/sel0\(1),
      I1 => \gfx_inst/enemy5/sel0\(0),
      I2 => \gfx_inst/enemy5/sel0\(2),
      I3 => \gfx_inst/enemy5/sel0\(3),
      O => \bias[4]_i_114_n_0\
    );
\bias[4]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0000A0A0C000"
    )
        port map (
      I0 => \bias[4]_i_216_n_0\,
      I1 => \bias[4]_i_52_0\,
      I2 => \gfx_inst/enemy5/sel0\(1),
      I3 => \gfx_inst/enemy5/sel0\(0),
      I4 => \gfx_inst/enemy5/sel0\(2),
      I5 => \gfx_inst/enemy5/sel0\(3),
      O => \bias[4]_i_117_n_0\
    );
\bias[4]_i_118\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00096500"
    )
        port map (
      I0 => \gfx_inst/enemy5/sel0\(0),
      I1 => \^sprite_render_y00_out_2\(0),
      I2 => \^sprite_render_y00_out_2\(2),
      I3 => \^sprite_render_y00_out_2\(1),
      I4 => \^sprite_render_y00_out_2\(3),
      O => \bias[4]_i_118_n_0\
    );
\bias[4]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAF1FAB"
    )
        port map (
      I0 => \o_tmds_reg[2]\(1),
      I1 => \o_tmds_reg[2]\(0),
      I2 => \^green\(0),
      I3 => \^blue\(0),
      I4 => \^blue\(1),
      O => \bias[4]_i_11__0_n_0\
    );
\bias[4]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0E0E0E04"
    )
        port map (
      I0 => \bias[3]_i_92_n_0\,
      I1 => \bias[4]_i_23__0_n_0\,
      I2 => \bias[3]_i_84_n_0\,
      I3 => \bias[4]_i_24__0_n_0\,
      I4 => \o_tmds[5]_i_6_n_0\,
      I5 => \bias[3]_i_86_n_0\,
      O => \bias[4]_i_11__1_n_0\
    );
\bias[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABABFAAAA"
    )
        port map (
      I0 => \bias[4]_i_20_n_0\,
      I1 => \bias[4]_i_21_n_0\,
      I2 => \bias[4]_i_8_0\,
      I3 => \bias[4]_i_23_n_0\,
      I4 => life_control(0),
      I5 => life_control(1),
      O => \bias[4]_i_12_n_0\
    );
\bias[4]_i_124\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10E00000"
    )
        port map (
      I0 => \bias[3]_i_609_n_0\,
      I1 => \bias[3]_i_610_n_0\,
      I2 => \bias[3]_i_612_n_0\,
      I3 => \gfx_inst/stage2_enemy8/sprite_data\(0),
      I4 => sw(0),
      O => \bias[4]_i_124_n_0\
    );
\bias[4]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAABAFA"
    )
        port map (
      I0 => \gfx_inst/stage3_enemy2/sel0\(3),
      I1 => \gfx_inst/stage3_enemy2/sel0\(0),
      I2 => \gfx_inst/stage3_enemy2/sel0\(1),
      I3 => \bias[4]_i_59_0\,
      I4 => \gfx_inst/stage3_enemy2/sel0\(2),
      I5 => \bias[4]_i_59_1\,
      O => \bias[4]_i_125_n_0\
    );
\bias[4]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F49C8C84C6474F4F"
    )
        port map (
      I0 => \gfx_inst/stage3_enemy2/sel0\(1),
      I1 => \gfx_inst/stage3_enemy2/sel0\(0),
      I2 => \^sprite_render_y00_out_13\(3),
      I3 => \^sprite_render_y00_out_13\(0),
      I4 => \^sprite_render_y00_out_13\(1),
      I5 => \^sprite_render_y00_out_13\(2),
      O => \bias[4]_i_126_n_0\
    );
\bias[4]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC003CBF3"
    )
        port map (
      I0 => \^sprite_render_y00_out_13\(0),
      I1 => \^sprite_render_y00_out_13\(3),
      I2 => \^sprite_render_y00_out_13\(2),
      I3 => \^sprite_render_y00_out_13\(1),
      I4 => \gfx_inst/stage3_enemy2/sel0\(0),
      I5 => \gfx_inst/stage3_enemy2/sel0\(1),
      O => \bias[4]_i_127_n_0\
    );
\bias[4]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F911233232226EFF"
    )
        port map (
      I0 => \gfx_inst/stage3_enemy2/sel0\(1),
      I1 => \gfx_inst/stage3_enemy2/sel0\(0),
      I2 => \^sprite_render_y00_out_13\(0),
      I3 => \^sprite_render_y00_out_13\(1),
      I4 => \^sprite_render_y00_out_13\(3),
      I5 => \^sprite_render_y00_out_13\(2),
      O => \bias[4]_i_128_n_0\
    );
\bias[4]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAABAFA"
    )
        port map (
      I0 => \gfx_inst/stage3_enemy1/sel0\(3),
      I1 => \gfx_inst/stage3_enemy1/sel0\(0),
      I2 => \gfx_inst/stage3_enemy1/sel0\(1),
      I3 => \bias[4]_i_60_0\,
      I4 => \gfx_inst/stage3_enemy1/sel0\(2),
      I5 => \bias[4]_i_60_1\,
      O => \bias[4]_i_129_n_0\
    );
\bias[4]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAABA"
    )
        port map (
      I0 => \bias[4]_i_25__0_n_0\,
      I1 => \bias[3]_i_100_n_0\,
      I2 => \bias[4]_i_26__0_n_0\,
      I3 => \bias[3]_i_98_n_0\,
      I4 => \bias[4]_i_27__0_n_0\,
      O => \bias[4]_i_12__0_n_0\
    );
\bias[4]_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"017F2BDE"
    )
        port map (
      I0 => \^green\(0),
      I1 => \^blue\(1),
      I2 => \^blue\(0),
      I3 => \o_tmds_reg[2]\(1),
      I4 => \o_tmds_reg[2]\(0),
      O => \bias[4]_i_12__1_n_0\
    );
\bias[4]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \bias[4]_i_46__0_3\,
      I1 => \bias[3]_i_79_0\,
      I2 => \gfx_inst/sprite_red_clear3\(0),
      I3 => \bias[4]_i_46__0_0\,
      I4 => \bias[3]_i_273_n_0\,
      O => \bias[4]_i_13_n_0\
    );
\bias[4]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F49C8C84C6474F4F"
    )
        port map (
      I0 => \gfx_inst/stage3_enemy1/sel0\(1),
      I1 => \gfx_inst/stage3_enemy1/sel0\(0),
      I2 => \^sprite_render_y00_out_12\(3),
      I3 => \^sprite_render_y00_out_12\(0),
      I4 => \^sprite_render_y00_out_12\(1),
      I5 => \^sprite_render_y00_out_12\(2),
      O => \bias[4]_i_130_n_0\
    );
\bias[4]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC003CBF3"
    )
        port map (
      I0 => \^sprite_render_y00_out_12\(0),
      I1 => \^sprite_render_y00_out_12\(3),
      I2 => \^sprite_render_y00_out_12\(2),
      I3 => \^sprite_render_y00_out_12\(1),
      I4 => \gfx_inst/stage3_enemy1/sel0\(0),
      I5 => \gfx_inst/stage3_enemy1/sel0\(1),
      O => \bias[4]_i_131_n_0\
    );
\bias[4]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F911233232226EFF"
    )
        port map (
      I0 => \gfx_inst/stage3_enemy1/sel0\(1),
      I1 => \gfx_inst/stage3_enemy1/sel0\(0),
      I2 => \^sprite_render_y00_out_12\(0),
      I3 => \^sprite_render_y00_out_12\(1),
      I4 => \^sprite_render_y00_out_12\(3),
      I5 => \^sprite_render_y00_out_12\(2),
      O => \bias[4]_i_132_n_0\
    );
\bias[4]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C4C6CEC78DC1438"
    )
        port map (
      I0 => \^sprite_render_y00_out_5\(1),
      I1 => \^sprite_render_y00_out_5\(3),
      I2 => \^sprite_render_y00_out_5\(2),
      I3 => \^sprite_render_y00_out_5\(0),
      I4 => \gfx_inst/stage2_enemy3/sel0\(0),
      I5 => \gfx_inst/stage2_enemy3/sel0\(1),
      O => \bias[4]_i_133_n_0\
    );
\bias[4]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"124C7C8C6ACC7C4C"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy3/sel0\(0),
      I1 => \^sprite_render_y00_out_5\(3),
      I2 => \gfx_inst/stage2_enemy3/sel0\(1),
      I3 => \^sprite_render_y00_out_5\(2),
      I4 => \^sprite_render_y00_out_5\(1),
      I5 => \^sprite_render_y00_out_5\(0),
      O => \bias[4]_i_134_n_0\
    );
\bias[4]_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1008"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy3/sel0\(1),
      I1 => \gfx_inst/stage2_enemy3/sel0\(0),
      I2 => \gfx_inst/stage2_enemy3/sel0\(2),
      I3 => \gfx_inst/stage2_enemy3/sel0\(3),
      O => \bias[4]_i_136_n_0\
    );
\bias[4]_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4002"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy3/sel0\(1),
      I1 => \gfx_inst/stage2_enemy3/sel0\(0),
      I2 => \gfx_inst/stage2_enemy3/sel0\(2),
      I3 => \gfx_inst/stage2_enemy3/sel0\(3),
      O => \bias[4]_i_137_n_0\
    );
\bias[4]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^blue\(0),
      I1 => \^blue\(1),
      I2 => \^green\(0),
      O => \bias[4]_i_13__0_n_0\
    );
\bias[4]_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222232323222"
    )
        port map (
      I0 => \bias[4]_i_28__0_n_0\,
      I1 => \bias[3]_i_104_n_0\,
      I2 => \bias[3]_i_103_n_0\,
      I3 => \bias[4]_i_29__0_n_0\,
      I4 => \bias[4]_i_11_n_0\,
      I5 => \bias[3]_i_102_n_0\,
      O => \bias[4]_i_13__1_n_0\
    );
\bias[4]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy2/sprite_data\(1),
      I1 => \gfx_inst/stage2_enemy2/sprite_data\(0),
      O => \gfx_inst/sprite_green_stage2_e2\(0)
    );
\bias[4]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0000A0A0C000"
    )
        port map (
      I0 => \bias[4]_i_258_n_0\,
      I1 => \bias[4]_i_63_0\,
      I2 => \gfx_inst/stage2_enemy3/sel0\(1),
      I3 => \gfx_inst/stage2_enemy3/sel0\(0),
      I4 => \gfx_inst/stage2_enemy3/sel0\(2),
      I5 => \gfx_inst/stage2_enemy3/sel0\(3),
      O => \bias[4]_i_140_n_0\
    );
\bias[4]_i_141\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00096500"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy3/sel0\(0),
      I1 => \^sprite_render_y00_out_5\(0),
      I2 => \^sprite_render_y00_out_5\(2),
      I3 => \^sprite_render_y00_out_5\(1),
      I4 => \^sprite_render_y00_out_5\(3),
      O => \bias[4]_i_141_n_0\
    );
\bias[4]_i_143\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10E00000"
    )
        port map (
      I0 => \bias[3]_i_582_n_0\,
      I1 => \bias[3]_i_583_n_0\,
      I2 => \bias[3]_i_588_n_0\,
      I3 => \gfx_inst/stage2_enemy5/sprite_data\(0),
      I4 => sw(0),
      O => \bias[4]_i_143_n_0\
    );
\bias[4]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005FD5"
    )
        port map (
      I0 => \bias[4]_i_264_n_0\,
      I1 => \bias[4]_i_265_n_0\,
      I2 => \bias[4]_i_266_n_0\,
      I3 => \bias[4]_i_267_n_0\,
      I4 => \bias[4]_i_268_n_0\,
      I5 => \bias[4]_i_269_n_0\,
      O => \bias[4]_i_144_n_0\
    );
\bias[4]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAABFFFFFFFF"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      I1 => \^q\(2),
      I2 => \^o_sy_reg[1]_rep_0\,
      I3 => \^o_sy_reg[0]_rep_0\(0),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \bias[4]_i_146_n_0\
    );
\bias[4]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022266664"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^o_sy_reg[1]_rep_0\,
      I3 => \^o_sy_reg[0]_rep_0\(0),
      I4 => \^q\(1),
      I5 => \^o_sy_reg[5]_rep_0\,
      O => \bias[4]_i_147_n_0\
    );
\bias[4]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAABFFFFFFFF"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      I1 => \^q\(1),
      I2 => \^o_sy_reg[0]_rep_0\(0),
      I3 => \^o_sy_reg[1]_rep_0\,
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \bias[4]_i_148_n_0\
    );
\bias[4]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2DFFFFFF2DF0000"
    )
        port map (
      I0 => \^o_sx_reg[5]_rep__0_0\,
      I1 => \bias[4]_i_273_n_0\,
      I2 => \^o_sx_reg[6]_rep_0\,
      I3 => \^o_sx_reg[7]_rep_0\,
      I4 => \bias[4]_i_274_n_0\,
      I5 => \bias[4]_i_275_n_0\,
      O => \bias[4]_i_149_n_0\
    );
\bias[4]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \gfx_inst/sprite_red_stage3_e3\(1),
      I1 => \gfx_inst/sprite_red_stage3_e5\(1),
      I2 => \gfx_inst/sprite_red_stage3_e4\(1),
      I3 => \gfx_inst/o_red114_out\,
      I4 => \gfx_inst/o_red112_out\,
      I5 => \gfx_inst/o_red113_out\,
      O => \bias[4]_i_14__0_n_0\
    );
\bias[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088A8A888"
    )
        port map (
      I0 => \bias[3]_i_6_n_0\,
      I1 => \bias[4]_i_36_n_0\,
      I2 => \gfx_inst/sprite_hit_e2\,
      I3 => \gfx_inst/enemy2/sprite_data\(0),
      I4 => \gfx_inst/enemy2/sprite_data\(1),
      I5 => \bias[3]_i_7_n_0\,
      O => \bias[4]_i_15_n_0\
    );
\bias[4]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEBEBEBEBFB"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^o_sy_reg[1]_rep_0\,
      I4 => \^o_sy_reg[0]_rep_0\(0),
      I5 => \^q\(1),
      O => \bias[4]_i_150_n_0\
    );
\bias[4]_i_151\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => shoot_e1_y(3),
      O => \bias[4]_i_151_n_0\
    );
\bias[4]_i_152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => shoot_e1_y(2),
      O => \bias[4]_i_152_n_0\
    );
\bias[4]_i_153\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__1_0\(0),
      I1 => shoot_e1_y(1),
      O => \bias[4]_i_153_n_0\
    );
\bias[4]_i_154\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => shoot_e1_y(0),
      O => \bias[4]_i_154_n_0\
    );
\bias[4]_i_155\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      I1 => shoot_e1_y(5),
      O => \bias[4]_i_155_n_0\
    );
\bias[4]_i_156\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => shoot_e1_y(4),
      O => \bias[4]_i_156_n_0\
    );
\bias[4]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gfx_inst/life1/sprite_data\(1),
      I1 => \gfx_inst/life1/sprite_data\(0),
      O => \gfx_inst/sprite_green_life1\(0)
    );
\bias[4]_i_162\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400400"
    )
        port map (
      I0 => \^sprite_render_y00_out_14\(1),
      I1 => \^sprite_render_y00_out_14\(2),
      I2 => \gfx_inst/stage3_enemy3/sel0\(3),
      I3 => \gfx_inst/stage3_enemy3/sel0\(2),
      I4 => \gfx_inst/stage3_enemy3/sel0\(0),
      O => \bias[4]_i_162_n_0\
    );
\bias[4]_i_164\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2004"
    )
        port map (
      I0 => \gfx_inst/stage3_enemy3/sel0\(2),
      I1 => \gfx_inst/stage3_enemy3/sel0\(3),
      I2 => \gfx_inst/stage3_enemy3/sel0\(0),
      I3 => \gfx_inst/stage3_enemy3/sel0\(1),
      O => \bias[4]_i_164_n_0\
    );
\bias[4]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001F00004F0000"
    )
        port map (
      I0 => \^sprite_render_y00_out_14\(0),
      I1 => \gfx_inst/stage3_enemy3/sel0\(3),
      I2 => \^sprite_render_y00_out_14\(1),
      I3 => \gfx_inst/stage3_enemy3/sel0\(0),
      I4 => \gfx_inst/stage3_enemy3/sel0\(1),
      I5 => \gfx_inst/stage3_enemy3/sel0\(2),
      O => \bias[4]_i_165_n_0\
    );
\bias[4]_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000010E0"
    )
        port map (
      I0 => \bias[3]_i_20_n_0\,
      I1 => \bias[3]_i_21_n_0\,
      I2 => \bias[3]_i_22_n_0\,
      I3 => \gfx_inst/enemy1/sprite_data\(0),
      I4 => \gfx_inst/sprite_hit_p1\,
      O => \bias[4]_i_16__0_n_0\
    );
\bias[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bias[4]_i_37_n_0\,
      I1 => \bias[4]_i_38_n_0\,
      I2 => \^sel0\(0),
      I3 => \bias[4]_i_40_n_0\,
      I4 => \^sel0\(1),
      I5 => \bias[4]_i_41_n_0\,
      O => \^sprite_red_p1\(0)
    );
\bias[4]_i_172\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(0),
      I1 => sprite_stage3_e5_x(4),
      O => \bias[4]_i_172_n_0\
    );
\bias[4]_i_178\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400400"
    )
        port map (
      I0 => \^sprite_render_y00_out_15\(1),
      I1 => \^sprite_render_y00_out_15\(2),
      I2 => \gfx_inst/stage3_enemy4/sel0\(3),
      I3 => \gfx_inst/stage3_enemy4/sel0\(2),
      I4 => \gfx_inst/stage3_enemy4/sel0\(0),
      O => \bias[4]_i_178_n_0\
    );
\bias[4]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111000F11110000"
    )
        port map (
      I0 => \bias[4]_i_27_n_0\,
      I1 => \bias[4]_i_28_n_0\,
      I2 => \bias[4]_i_29_n_0\,
      I3 => \bias[4]_i_30__0_n_0\,
      I4 => \bias[4]_i_31__0_n_0\,
      I5 => \bias[4]_i_32__0_n_0\,
      O => \gfx_inst/sprite_green_life2\(0)
    );
\bias[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000082820000A28A"
    )
        port map (
      I0 => \bias[4]_i_42_n_0\,
      I1 => \^sel0\(0),
      I2 => \^sel0\(1),
      I3 => \^sel0\(2),
      I4 => \bias[4]_i_44_n_0\,
      I5 => \bias[4]_i_45_n_0\,
      O => \bias[4]_i_18_n_0\
    );
\bias[4]_i_180\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2004"
    )
        port map (
      I0 => \gfx_inst/stage3_enemy4/sel0\(2),
      I1 => \gfx_inst/stage3_enemy4/sel0\(3),
      I2 => \gfx_inst/stage3_enemy4/sel0\(0),
      I3 => \gfx_inst/stage3_enemy4/sel0\(1),
      O => \bias[4]_i_180_n_0\
    );
\bias[4]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001F00004F0000"
    )
        port map (
      I0 => \^sprite_render_y00_out_15\(0),
      I1 => \gfx_inst/stage3_enemy4/sel0\(3),
      I2 => \^sprite_render_y00_out_15\(1),
      I3 => \gfx_inst/stage3_enemy4/sel0\(0),
      I4 => \gfx_inst/stage3_enemy4/sel0\(1),
      I5 => \gfx_inst/stage3_enemy4/sel0\(2),
      O => \bias[4]_i_181_n_0\
    );
\bias[4]_i_182\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0420"
    )
        port map (
      I0 => \gfx_inst/stage3_enemy3/sel0\(2),
      I1 => \gfx_inst/stage3_enemy3/sel0\(3),
      I2 => \gfx_inst/stage3_enemy3/sel0\(0),
      I3 => \gfx_inst/stage3_enemy3/sel0\(1),
      O => \bias[4]_i_182_n_0\
    );
\bias[4]_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044004F1F001100"
    )
        port map (
      I0 => \^sprite_render_y00_out_14\(1),
      I1 => \gfx_inst/stage3_enemy3/sel0\(0),
      I2 => \^sprite_render_y00_out_14\(3),
      I3 => \gfx_inst/stage3_enemy3/sel0\(1),
      I4 => \gfx_inst/stage3_enemy3/sel0\(2),
      I5 => \gfx_inst/stage3_enemy3/sel0\(3),
      O => \bias[4]_i_183_n_0\
    );
\bias[4]_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000400000"
    )
        port map (
      I0 => \^sprite_render_y00_out_14\(0),
      I1 => \^sprite_render_y00_out_14\(2),
      I2 => \gfx_inst/stage3_enemy3/sel0\(0),
      I3 => \gfx_inst/stage3_enemy3/sel0\(1),
      I4 => \gfx_inst/stage3_enemy3/sel0\(3),
      I5 => \gfx_inst/stage3_enemy3/sel0\(2),
      O => \bias[4]_i_184_n_0\
    );
\bias[4]_i_185\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => \gfx_inst/stage3_enemy3/sel0\(0),
      I1 => \gfx_inst/stage3_enemy3/sel0\(1),
      I2 => \gfx_inst/stage3_enemy3/sel0\(2),
      O => \bias[4]_i_185_n_0\
    );
\bias[4]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEC000EAAAC000"
    )
        port map (
      I0 => \bias[4]_i_33_n_0\,
      I1 => \^q\(2),
      I2 => \bias[4]_i_34_n_0\,
      I3 => \bias[4]_i_35_n_0\,
      I4 => \bias[4]_i_19_0\,
      I5 => \bias[4]_i_37__0_n_0\,
      O => \bias[4]_i_18__0_n_0\
    );
\bias[4]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB30BA"
    )
        port map (
      I0 => \bias[4]_i_38__0_n_0\,
      I1 => \^o_sx_reg[6]_rep_0\,
      I2 => \bias[4]_i_39_n_0\,
      I3 => \bias[3]_i_223_0\(0),
      I4 => \bias[4]_i_41__0_n_0\,
      O => \bias[4]_i_19_n_0\
    );
\bias[4]_i_196\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0420"
    )
        port map (
      I0 => \gfx_inst/stage3_enemy4/sel0\(2),
      I1 => \gfx_inst/stage3_enemy4/sel0\(3),
      I2 => \gfx_inst/stage3_enemy4/sel0\(0),
      I3 => \gfx_inst/stage3_enemy4/sel0\(1),
      O => \bias[4]_i_196_n_0\
    );
\bias[4]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044004F1F001100"
    )
        port map (
      I0 => \^sprite_render_y00_out_15\(1),
      I1 => \gfx_inst/stage3_enemy4/sel0\(0),
      I2 => \^sprite_render_y00_out_15\(3),
      I3 => \gfx_inst/stage3_enemy4/sel0\(1),
      I4 => \gfx_inst/stage3_enemy4/sel0\(2),
      I5 => \gfx_inst/stage3_enemy4/sel0\(3),
      O => \bias[4]_i_197_n_0\
    );
\bias[4]_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000400000"
    )
        port map (
      I0 => \^sprite_render_y00_out_15\(0),
      I1 => \^sprite_render_y00_out_15\(2),
      I2 => \gfx_inst/stage3_enemy4/sel0\(0),
      I3 => \gfx_inst/stage3_enemy4/sel0\(1),
      I4 => \gfx_inst/stage3_enemy4/sel0\(3),
      I5 => \gfx_inst/stage3_enemy4/sel0\(2),
      O => \bias[4]_i_198_n_0\
    );
\bias[4]_i_199\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => \gfx_inst/stage3_enemy4/sel0\(0),
      I1 => \gfx_inst/stage3_enemy4/sel0\(1),
      I2 => \gfx_inst/stage3_enemy4/sel0\(2),
      O => \bias[4]_i_199_n_0\
    );
\bias[4]_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF04"
    )
        port map (
      I0 => \bias[3]_i_92_n_0\,
      I1 => \bias[4]_i_23__0_n_0\,
      I2 => \bias[3]_i_84_n_0\,
      I3 => \bias[4]_i_46__0_n_0\,
      I4 => \bias[3]_i_86_n_0\,
      O => \bias[4]_i_19__0_n_0\
    );
\bias[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => RST_BTN,
      I1 => o_de01_in,
      I2 => o_de0,
      O => SR(0)
    );
\bias[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002C382FF8"
    )
        port map (
      I0 => \bias[4]_i_42__0_n_0\,
      I1 => \^sel0\(2),
      I2 => \^sel0\(3),
      I3 => \^sel0\(1),
      I4 => \bias[4]_i_100_n_0\,
      I5 => \bias[4]_i_43_n_0\,
      O => \bias[4]_i_20_n_0\
    );
\bias[4]_i_207\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gfx_inst/sprite_green_stage3_e5\(0),
      I1 => \gfx_inst/sprite_red_stage3_e5\(1),
      O => \gfx_inst/sprite_red_stage3_e5\(0)
    );
\bias[4]_i_208\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \gfx_inst/stage3_enemy5/sprite_hit_y34_in\,
      I1 => \bias[4]_i_108_0\(0),
      I2 => \gfx_inst/stage3_enemy5/sprite_hit_x35_in\,
      I3 => \bias_reg[4]_i_192_n_0\,
      O => \bias[4]_i_208_n_0\
    );
\bias[4]_i_209\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[5]_rep_0\,
      I1 => sprite_e5_x(5),
      O => \bias[4]_i_209_n_0\
    );
\bias[4]_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAABA"
    )
        port map (
      I0 => \bias[4]_i_25__0_n_0\,
      I1 => \bias[3]_i_100_n_0\,
      I2 => \bias[4]_i_47__0_n_0\,
      I3 => \bias[3]_i_98_n_0\,
      I4 => \bias[4]_i_27__0_n_0\,
      O => \bias[4]_i_20__0_n_0\
    );
\bias[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B99D9555FFFFFFFF"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \bias[4]_i_12_0\,
      I5 => \bias[4]_i_45__0_n_0\,
      O => \bias[4]_i_21_n_0\
    );
\bias[4]_i_210\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(4),
      I1 => sprite_e5_x(4),
      O => \bias[4]_i_210_n_0\
    );
\bias[4]_i_211\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      O => \bias[4]_i_211_n_0\
    );
\bias[4]_i_212\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[4]_i_212_n_0\
    );
\bias[4]_i_213\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[4]_i_213_n_0\
    );
\bias[4]_i_214\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__0_0\,
      O => \bias[4]_i_214_n_0\
    );
\bias[4]_i_215\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[0]_rep_0\(0),
      O => \bias[4]_i_215_n_0\
    );
\bias[4]_i_216\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01880248"
    )
        port map (
      I0 => \gfx_inst/enemy5/sel0\(0),
      I1 => \^sprite_render_y00_out_2\(1),
      I2 => \^sprite_render_y00_out_2\(2),
      I3 => \^sprite_render_y00_out_2\(3),
      I4 => \^sprite_render_y00_out_2\(0),
      O => \bias[4]_i_216_n_0\
    );
\bias[4]_i_218\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep__0_0\,
      I1 => sprite_e5_x(3),
      O => \bias[4]_i_218_n_0\
    );
\bias[4]_i_219\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => sprite_e5_x(2),
      O => \bias[4]_i_219_n_0\
    );
\bias[4]_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2322"
    )
        port map (
      I0 => \bias[4]_i_28__0_n_0\,
      I1 => \bias[3]_i_104_n_0\,
      I2 => \bias[3]_i_102_n_0\,
      I3 => \bias[4]_i_48__0_n_0\,
      I4 => \bias[4]_i_49_n_0\,
      O => \bias[4]_i_21__0_n_0\
    );
\bias[4]_i_220\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => sprite_e5_x(1),
      O => \bias[4]_i_220_n_0\
    );
\bias[4]_i_221\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => sprite_e5_x(0),
      O => \bias[4]_i_221_n_0\
    );
\bias[4]_i_223\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(14),
      I1 => sprite_e5_x(14),
      I2 => sprite_e5_x(15),
      I3 => \^o_sx_reg[15]_0\(15),
      O => \bias[4]_i_223_n_0\
    );
\bias[4]_i_224\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(12),
      I1 => sprite_e5_x(12),
      I2 => sprite_e5_x(13),
      I3 => \^o_sx_reg[15]_0\(13),
      O => \bias[4]_i_224_n_0\
    );
\bias[4]_i_225\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(10),
      I1 => sprite_e5_x(10),
      I2 => sprite_e5_x(11),
      I3 => \^o_sx_reg[15]_0\(11),
      O => \bias[4]_i_225_n_0\
    );
\bias[4]_i_226\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(8),
      I1 => sprite_e5_x(8),
      I2 => sprite_e5_x(9),
      I3 => \^o_sx_reg[15]_0\(9),
      O => \bias[4]_i_226_n_0\
    );
\bias[4]_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1E0000000000"
    )
        port map (
      I0 => \bias[4]_i_50_n_0\,
      I1 => \bias[4]_i_51_n_0\,
      I2 => \gfx_inst/enemy5/sprite_data\(0),
      I3 => \bias[4]_i_53_n_0\,
      I4 => \bias[4]_i_54_n_0\,
      I5 => \bias[3]_i_80_n_0\,
      O => \bias[4]_i_22__0_n_0\
    );
\bias[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8006EEFFFFF"
    )
        port map (
      I0 => \bias[4]_i_12_0\,
      I1 => \bias[4]_i_45__0_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \^o_sy_reg[5]_rep_0\,
      O => \bias[4]_i_23_n_0\
    );
\bias[4]_i_232\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      O => \bias[4]_i_232_n_0\
    );
\bias[4]_i_233\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \bias[4]_i_233_n_0\
    );
\bias[4]_i_234\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \bias[4]_i_234_n_0\
    );
\bias[4]_i_235\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \bias[4]_i_235_n_0\
    );
\bias[4]_i_236\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(13),
      O => \bias[4]_i_236_n_0\
    );
\bias[4]_i_237\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(11),
      O => \bias[4]_i_237_n_0\
    );
\bias[4]_i_238\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      O => \bias[4]_i_238_n_0\
    );
\bias[4]_i_239\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      O => \bias[4]_i_239_n_0\
    );
\bias[4]_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAEEAA00"
    )
        port map (
      I0 => \bias[4]_i_13_n_0\,
      I1 => \gfx_inst/sprite_red_stage2_e2\(0),
      I2 => \gfx_inst/sprite_red_stage2_e1\(0),
      I3 => \gfx_inst/o_red127_out\,
      I4 => \gfx_inst/o_red124_out\,
      I5 => \gfx_inst/o_red125_out\,
      O => \bias[4]_i_23__0_n_0\
    );
\bias[4]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000001FE"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(6),
      I1 => \^o_sx_reg[15]_0\(5),
      I2 => \bias[4]_i_46_n_0\,
      I3 => \^o_sx_reg[7]_rep_0\,
      I4 => \bias[4]_i_47_n_0\,
      O => \bias[4]_i_24_n_0\
    );
\bias[4]_i_241\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      O => \bias[4]_i_241_n_0\
    );
\bias[4]_i_242\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      O => \bias[4]_i_242_n_0\
    );
\bias[4]_i_243\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      O => \bias[4]_i_243_n_0\
    );
\bias[4]_i_244\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      O => \bias[4]_i_244_n_0\
    );
\bias[4]_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \gfx_inst/o_red131_out\,
      I1 => p_0_in28_in,
      I2 => sprite_red_clear(0),
      I3 => \bias[4]_i_46__0_0\,
      I4 => \bias[3]_i_92_0\,
      I5 => \gfx_inst/o_red132_out\,
      O => \bias[4]_i_24__0_n_0\
    );
\bias[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A202020202"
    )
        port map (
      I0 => \bias[4]_i_144_n_0\,
      I1 => \bias[4]_i_48_n_0\,
      I2 => \bias_reg[4]_i_145_n_0\,
      I3 => \bias_reg[4]_i_15_1\,
      I4 => \bias[4]_i_50__0_n_0\,
      I5 => \bias_reg[4]_i_15_2\,
      O => \bias[4]_i_25_n_0\
    );
\bias[4]_i_251\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \bias_reg[4]_i_135_1\,
      O => \bias[4]_i_251_n_0\
    );
\bias[4]_i_252\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(0),
      I1 => \bias_reg[4]_i_135_0\,
      O => \bias[4]_i_252_n_0\
    );
\bias[4]_i_253\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \bias[4]_i_253_n_0\
    );
\bias[4]_i_254\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[4]_i_254_n_0\
    );
\bias[4]_i_255\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[4]_i_255_n_0\
    );
\bias[4]_i_256\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      O => \bias[4]_i_256_n_0\
    );
\bias[4]_i_257\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \bias[4]_i_257_n_0\
    );
\bias[4]_i_258\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01880248"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy3/sel0\(0),
      I1 => \^sprite_render_y00_out_5\(1),
      I2 => \^sprite_render_y00_out_5\(2),
      I3 => \^sprite_render_y00_out_5\(3),
      I4 => \^sprite_render_y00_out_5\(0),
      O => \bias[4]_i_258_n_0\
    );
\bias[4]_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088A8A888"
    )
        port map (
      I0 => \bias[3]_i_100_n_0\,
      I1 => \bias[4]_i_57__0_n_0\,
      I2 => \gfx_inst/o_red120_out\,
      I3 => \gfx_inst/stage2_enemy6/sprite_data\(0),
      I4 => \gfx_inst/stage2_enemy6/sprite_data\(1),
      I5 => \bias[3]_i_98_n_0\,
      O => \bias[4]_i_25__0_n_0\
    );
\bias[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044000003770300"
    )
        port map (
      I0 => \bias_reg[4]_i_15_0\,
      I1 => \bias[4]_i_144_n_0\,
      I2 => \bias[4]_i_53__0_n_0\,
      I3 => \bias_reg[4]_i_145_n_0\,
      I4 => \bias[4]_i_54__0_n_0\,
      I5 => \bias_reg[4]_i_15_1\,
      O => \bias[4]_i_26_n_0\
    );
\bias[4]_i_260\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep__1_0\(0),
      I1 => \bias_reg[4]_i_142_3\,
      O => \bias[4]_i_260_n_0\
    );
\bias[4]_i_261\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \bias_reg[4]_i_142_2\,
      O => \bias[4]_i_261_n_0\
    );
\bias[4]_i_262\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \bias_reg[4]_i_142_1\,
      O => \bias[4]_i_262_n_0\
    );
\bias[4]_i_263\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => \bias_reg[4]_i_142_0\,
      O => \bias[4]_i_263_n_0\
    );
\bias[4]_i_264\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \^o_sx_reg[15]_0\(1),
      I2 => \^o_sx_reg[0]_rep_0\,
      O => \bias[4]_i_264_n_0\
    );
\bias[4]_i_265\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(6),
      I1 => \bias[4]_i_46_n_0\,
      I2 => \^o_sx_reg[15]_0\(5),
      O => \bias[4]_i_265_n_0\
    );
\bias[4]_i_266\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCFFFFFFFF9"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^o_sx_reg[15]_0\(5),
      I2 => \^o_sx_reg[15]_0\(1),
      I3 => \^o_sx_reg[0]_rep_0\,
      I4 => \^o_sx_reg[15]_0\(2),
      I5 => \^o_sx_reg[3]_rep__0_0\,
      O => \bias[4]_i_266_n_0\
    );
\bias[4]_i_267\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^o_sx_reg[3]_rep__0_0\,
      I2 => \^o_sx_reg[15]_0\(1),
      I3 => \^o_sx_reg[0]_rep_0\,
      I4 => \^o_sx_reg[15]_0\(2),
      O => \bias[4]_i_267_n_0\
    );
\bias[4]_i_268\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC0000DCA10000A1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \^di\(0),
      I2 => \^o_sx_reg[3]_rep__0_0\,
      I3 => \bias[4]_i_62__0_n_0\,
      I4 => \^o_sx_reg[15]_0\(2),
      I5 => \^o_sx_reg[15]_0\(6),
      O => \bias[4]_i_268_n_0\
    );
\bias[4]_i_269\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^o_sx_reg[7]_rep_0\,
      I1 => \^o_sx_reg[15]_0\(6),
      I2 => \^o_sx_reg[15]_0\(5),
      I3 => \bias[4]_i_46_n_0\,
      O => \bias[4]_i_269_n_0\
    );
\bias[4]_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAEEAA00"
    )
        port map (
      I0 => \bias[4]_i_58__0_n_0\,
      I1 => \gfx_inst/sprite_red_stage3_e2\(1),
      I2 => \gfx_inst/sprite_red_stage3_e1\(1),
      I3 => \gfx_inst/o_red117_out\,
      I4 => \gfx_inst/o_red115_out\,
      I5 => \gfx_inst/o_red116_out\,
      O => \bias[4]_i_26__0_n_0\
    );
\bias[4]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88833332DDD77777"
    )
        port map (
      I0 => \bias[4]_i_149_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \bias[3]_i_1088_n_0\,
      I4 => \^q\(2),
      I5 => \bias[4]_i_30__0_n_0\,
      O => \bias[4]_i_27_n_0\
    );
\bias[4]_i_270\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7DFFBE3C3C3C7D7D"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \bias[4]_i_62__0_n_0\,
      I2 => \^o_sx_reg[15]_0\(2),
      I3 => \^di\(0),
      I4 => \^o_sx_reg[15]_0\(6),
      I5 => \^o_sx_reg[3]_rep__0_0\,
      O => \bias[4]_i_270_n_0\
    );
\bias[4]_i_271\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4006064040600640"
    )
        port map (
      I0 => \^o_sx_reg[7]_rep_0\,
      I1 => \^o_sx_reg[15]_0\(6),
      I2 => \^o_sx_reg[15]_0\(5),
      I3 => \^o_sx_reg[3]_rep__0_0\,
      I4 => \bias[4]_i_415_n_0\,
      I5 => \^di\(0),
      O => \bias[4]_i_271_n_0\
    );
\bias[4]_i_272\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333737703307767"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(6),
      I1 => \^o_sx_reg[7]_rep_0\,
      I2 => \bias[4]_i_415_n_0\,
      I3 => \^o_sx_reg[3]_rep__0_0\,
      I4 => \^o_sx_reg[15]_0\(5),
      I5 => \^di\(0),
      O => \bias[4]_i_272_n_0\
    );
\bias[4]_i_273\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \^o_sx_reg[0]_rep_0\,
      I2 => \^o_sx_reg[15]_0\(2),
      I3 => \^o_sx_reg[3]_rep__0_0\,
      I4 => \^o_sx_reg[4]_rep__0_0\,
      O => \bias[4]_i_273_n_0\
    );
\bias[4]_i_274\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015150000FAFA00"
    )
        port map (
      I0 => \^o_sx_reg[6]_rep_0\,
      I1 => \^o_sx_reg[4]_rep__0_0\,
      I2 => \^o_sx_reg[5]_rep__0_0\,
      I3 => \^o_sx_reg[15]_0\(2),
      I4 => \bias[4]_i_59__0_n_0\,
      I5 => \^o_sx_reg[3]_rep__0_0\,
      O => \bias[4]_i_274_n_0\
    );
\bias[4]_i_275\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCFCFCCC8888889"
    )
        port map (
      I0 => \^o_sx_reg[6]_rep_0\,
      I1 => \^o_sx_reg[7]_rep_0\,
      I2 => \^o_sx_reg[4]_rep__0_0\,
      I3 => \^o_sx_reg[3]_rep__0_0\,
      I4 => \bias[4]_i_30__0_0\,
      I5 => \^o_sx_reg[5]_rep__0_0\,
      O => \bias[4]_i_275_n_0\
    );
\bias[4]_i_276\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep__1_0\(0),
      I1 => sprite_stage3_e3_x(3),
      O => \bias[4]_i_276_n_0\
    );
\bias[4]_i_277\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => sprite_stage3_e3_x(2),
      O => \bias[4]_i_277_n_0\
    );
\bias[4]_i_278\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => sprite_stage3_e3_x(1),
      O => \bias[4]_i_278_n_0\
    );
\bias[4]_i_279\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => sprite_stage3_e3_x(0),
      O => \bias[4]_i_279_n_0\
    );
\bias[4]_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1E0000000000"
    )
        port map (
      I0 => \bias[4]_i_61_n_0\,
      I1 => \bias[4]_i_62_n_0\,
      I2 => \gfx_inst/stage2_enemy3/sprite_data\(0),
      I3 => \gfx_inst/o_red123_out\,
      I4 => \bias[4]_i_64_n_0\,
      I5 => \bias[3]_i_98_n_0\,
      O => \bias[4]_i_27__0_n_0\
    );
\bias[4]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFF55FF55FEAB"
    )
        port map (
      I0 => \bias[4]_i_30__0_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^o_sy_reg[5]_rep_0\,
      I4 => \bias[3]_i_1088_n_0\,
      I5 => \^q\(1),
      O => \bias[4]_i_28_n_0\
    );
\bias[4]_i_280\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => sprite_stage3_e3_x(5),
      O => \bias[4]_i_280_n_0\
    );
\bias[4]_i_281\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(0),
      I1 => sprite_stage3_e3_x(4),
      O => \bias[4]_i_281_n_0\
    );
\bias[4]_i_282\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[4]_i_282_n_0\
    );
\bias[4]_i_283\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[4]_i_283_n_0\
    );
\bias[4]_i_284\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      O => \bias[4]_i_284_n_0\
    );
\bias[4]_i_285\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \bias[4]_i_285_n_0\
    );
\bias[4]_i_286\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep__1_0\(0),
      I1 => sprite_stage3_e5_x(3),
      O => \bias[4]_i_286_n_0\
    );
\bias[4]_i_287\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => sprite_stage3_e5_x(2),
      O => \bias[4]_i_287_n_0\
    );
\bias[4]_i_288\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => sprite_stage3_e5_x(1),
      O => \bias[4]_i_288_n_0\
    );
\bias[4]_i_289\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => sprite_stage3_e5_x(0),
      O => \bias[4]_i_289_n_0\
    );
\bias[4]_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \gfx_inst/sprite_red_life3\(0),
      I1 => \gfx_inst/sprite_red_life1\(0),
      I2 => \gfx_inst/sprite_red_life2\(0),
      I3 => \gfx_inst/o_red111_out\,
      I4 => \gfx_inst/o_red18_out\,
      I5 => \gfx_inst/o_red110_out\,
      O => \bias[4]_i_28__0_n_0\
    );
\bias[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA82020222"
    )
        port map (
      I0 => \bias[4]_i_149_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \bias[3]_i_1088_n_0\,
      I4 => \^q\(1),
      I5 => \^o_sy_reg[5]_rep_0\,
      O => \bias[4]_i_29_n_0\
    );
\bias[4]_i_290\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      O => \bias[4]_i_290_n_0\
    );
\bias[4]_i_291\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[4]_i_291_n_0\
    );
\bias[4]_i_292\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[4]_i_292_n_0\
    );
\bias[4]_i_293\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      O => \bias[4]_i_293_n_0\
    );
\bias[4]_i_294\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \bias[4]_i_294_n_0\
    );
\bias[4]_i_295\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep__1_0\(0),
      I1 => \bias_reg[4]_i_474_3\,
      O => \bias[4]_i_295_n_0\
    );
\bias[4]_i_296\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \bias_reg[4]_i_474_2\,
      O => \bias[4]_i_296_n_0\
    );
\bias[4]_i_297\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \bias_reg[4]_i_474_1\,
      O => \bias[4]_i_297_n_0\
    );
\bias[4]_i_298\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => \bias_reg[4]_i_474_0\,
      O => \bias[4]_i_298_n_0\
    );
\bias[4]_i_299\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \bias_reg[4]_i_362_0\,
      O => \bias[4]_i_299_n_0\
    );
\bias[4]_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000002AAA8"
    )
        port map (
      I0 => \gfx_inst/sprite_hit_shoot_p\,
      I1 => \gfx_inst/player_projectile/sprite_render_y\(0),
      I2 => \gfx_inst/player_projectile/sprite_render_y\(2),
      I3 => \gfx_inst/player_projectile/sprite_render_y\(1),
      I4 => \gfx_inst/player_projectile/sprite_render_y\(3),
      I5 => \gfx_inst/o_red16_out\,
      O => \bias[4]_i_29__0_n_0\
    );
\bias[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFE10111010"
    )
        port map (
      I0 => \bias[3]_i_6_n_0\,
      I1 => \bias[3]_i_7_n_0\,
      I2 => \bias[4]_i_4__1_n_0\,
      I3 => \bias[3]_i_9_n_0\,
      I4 => \bias[4]_i_5__0_n_0\,
      I5 => \bias[4]_i_6_n_0\,
      O => \^red\(1)
    );
\bias[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE1110"
    )
        port map (
      I0 => \bias[3]_i_6_n_0\,
      I1 => \bias[3]_i_7_n_0\,
      I2 => \bias[4]_i_3__1_n_0\,
      I3 => \bias[4]_i_4_n_0\,
      I4 => \bias[4]_i_5_n_0\,
      O => \^green\(1)
    );
\bias[4]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bias[4]_i_70_n_0\,
      I1 => \bias[4]_i_71_n_0\,
      I2 => \bias[4]_i_72_n_0\,
      I3 => \bias[4]_i_73_n_0\,
      O => \gfx_inst/sprite_red_stage3_e3\(1)
    );
\bias[4]_i_300\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(0),
      I1 => \bias_reg[4]_i_174_0\,
      O => \bias[4]_i_300_n_0\
    );
\bias[4]_i_301\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[4]_i_301_n_0\
    );
\bias[4]_i_302\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[4]_i_302_n_0\
    );
\bias[4]_i_303\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      O => \bias[4]_i_303_n_0\
    );
\bias[4]_i_304\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \bias[4]_i_304_n_0\
    );
\bias[4]_i_308\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      O => \bias[4]_i_308_n_0\
    );
\bias[4]_i_309\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      O => \bias[4]_i_309_n_0\
    );
\bias[4]_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55544445FFFFFFFF"
    )
        port map (
      I0 => \bias[4]_i_55__0_n_0\,
      I1 => \^o_sx_reg[7]_rep_0\,
      I2 => \^o_sx_reg[15]_0\(1),
      I3 => \^o_sx_reg[0]_rep_0\,
      I4 => \^o_sx_reg[15]_0\(2),
      I5 => \bias[4]_i_56_n_0\,
      O => \bias[4]_i_30__0_n_0\
    );
\bias[4]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B00BBAA0BAABBAA"
    )
        port map (
      I0 => \bias[4]_i_74_n_0\,
      I1 => \bias[4]_i_75_n_0\,
      I2 => \bias[4]_i_76_n_0\,
      I3 => \gfx_inst/stage3_enemy5/sel0\(2),
      I4 => \gfx_inst/stage3_enemy5/sel0\(3),
      I5 => \bias[4]_i_78_n_0\,
      O => \gfx_inst/sprite_red_stage3_e5\(1)
    );
\bias[4]_i_310\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      O => \bias[4]_i_310_n_0\
    );
\bias[4]_i_311\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      O => \bias[4]_i_311_n_0\
    );
\bias[4]_i_319\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => sprite_stage3_e3_x(9),
      I2 => \^o_sx_reg[15]_0\(10),
      I3 => sprite_stage3_e3_x(8),
      O => \o_sx_reg[11]_0\(0)
    );
\bias[4]_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888A8A8A8A88"
    )
        port map (
      I0 => \bias[4]_i_57_n_0\,
      I1 => \bias[4]_i_58_n_0\,
      I2 => \^o_sx_reg[7]_rep_0\,
      I3 => \^o_sx_reg[15]_0\(1),
      I4 => \^o_sx_reg[0]_rep_0\,
      I5 => \^o_sx_reg[15]_0\(2),
      O => \bias[4]_i_31__0_n_0\
    );
\bias[4]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bias[4]_i_79_n_0\,
      I1 => \bias[4]_i_80_n_0\,
      I2 => \bias[4]_i_81_n_0\,
      I3 => \bias[4]_i_82_n_0\,
      O => \gfx_inst/sprite_red_stage3_e4\(1)
    );
\bias[4]_i_322\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      O => \bias[4]_i_322_n_0\
    );
\bias[4]_i_323\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \bias[4]_i_323_n_0\
    );
\bias[4]_i_324\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \bias[4]_i_324_n_0\
    );
\bias[4]_i_325\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \bias[4]_i_325_n_0\
    );
\bias[4]_i_326\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      O => \bias[4]_i_326_n_0\
    );
\bias[4]_i_327\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \bias[4]_i_327_n_0\
    );
\bias[4]_i_328\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \bias[4]_i_328_n_0\
    );
\bias[4]_i_329\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \bias[4]_i_329_n_0\
    );
\bias[4]_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBAAAAAAAAAAAAA"
    )
        port map (
      I0 => \bias[4]_i_149_n_0\,
      I1 => \^o_sy_reg[5]_rep_0\,
      I2 => \bias[3]_i_1088_n_0\,
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \bias[4]_i_32__0_n_0\
    );
\bias[4]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0048304830000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \bias[4]_i_59__0_n_0\,
      I2 => \^q\(2),
      I3 => \^o_sx_reg[15]_0\(2),
      I4 => \^o_sx_reg[5]_rep__0_0\,
      I5 => \^o_sx_reg[3]_rep__1_0\(0),
      O => \bias[4]_i_33_n_0\
    );
\bias[4]_i_331\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      O => \bias[4]_i_331_n_0\
    );
\bias[4]_i_332\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      O => \bias[4]_i_332_n_0\
    );
\bias[4]_i_333\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      O => \bias[4]_i_333_n_0\
    );
\bias[4]_i_334\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      O => \bias[4]_i_334_n_0\
    );
\bias[4]_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000000"
    )
        port map (
      I0 => \bias[3]_i_305_0\,
      I1 => \bias[4]_i_84_n_0\,
      I2 => \bias[4]_i_85_n_0\,
      I3 => \bias[4]_i_86_n_0\,
      I4 => \bias[4]_i_87_n_0\,
      I5 => \bias[3]_i_108_2\,
      O => \gfx_inst/o_red114_out\
    );
\bias[4]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0020002000200"
    )
        port map (
      I0 => \^o_sx_reg[5]_rep__0_0\,
      I1 => \^o_sx_reg[3]_rep__1_0\(0),
      I2 => \bias[3]_i_1088_n_0\,
      I3 => \^q\(1),
      I4 => \^o_sx_reg[4]_rep__0_0\,
      I5 => \^q\(3),
      O => \bias[4]_i_34_n_0\
    );
\bias[4]_i_340\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => sprite_stage3_e5_x(15),
      I2 => \^o_sx_reg[15]_0\(14),
      I3 => sprite_stage3_e5_x(14),
      O => \bias[4]_i_340_n_0\
    );
\bias[4]_i_341\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => sprite_stage3_e5_x(13),
      I2 => \^o_sx_reg[15]_0\(12),
      I3 => sprite_stage3_e5_x(12),
      O => \bias[4]_i_341_n_0\
    );
\bias[4]_i_342\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => sprite_stage3_e5_x(11),
      I2 => \^o_sx_reg[15]_0\(10),
      I3 => sprite_stage3_e5_x(10),
      O => \bias[4]_i_342_n_0\
    );
\bias[4]_i_343\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => sprite_stage3_e5_x(9),
      I2 => \^o_sx_reg[15]_0\(8),
      I3 => sprite_stage3_e5_x(8),
      O => \bias[4]_i_343_n_0\
    );
\bias[4]_i_34__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080800"
    )
        port map (
      I0 => sw(0),
      I1 => sw(1),
      I2 => \bias[4]_i_89_n_0\,
      I3 => \gfx_inst/sprite_green_stage3_e5\(0),
      I4 => \gfx_inst/sprite_red_stage3_e5\(1),
      O => \gfx_inst/o_red112_out\
    );
\bias[4]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \^o_sx_reg[0]_rep_0\,
      I2 => \^o_sx_reg[15]_0\(2),
      O => \bias[4]_i_35_n_0\
    );
\bias[4]_i_351\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      O => \bias[4]_i_351_n_0\
    );
\bias[4]_i_352\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \bias[4]_i_352_n_0\
    );
\bias[4]_i_353\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \bias[4]_i_353_n_0\
    );
\bias[4]_i_354\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \bias[4]_i_354_n_0\
    );
\bias[4]_i_358\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      O => \bias[4]_i_358_n_0\
    );
\bias[4]_i_359\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      O => \bias[4]_i_359_n_0\
    );
\bias[4]_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000000"
    )
        port map (
      I0 => \bias[3]_i_305_0\,
      I1 => \bias[4]_i_90_n_0\,
      I2 => \bias[4]_i_91_n_0\,
      I3 => \bias[4]_i_92_n_0\,
      I4 => \bias[4]_i_93_n_0\,
      I5 => \bias[4]_i_94_n_0\,
      O => \gfx_inst/o_red113_out\
    );
\bias[4]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001100FE00F000F0"
    )
        port map (
      I0 => \bias[3]_i_14_n_0\,
      I1 => \bias[3]_i_15_n_0\,
      I2 => \bias[4]_i_95_n_0\,
      I3 => \gfx_inst/sprite_hit_e2\,
      I4 => \gfx_inst/enemy3/sprite_data\(0),
      I5 => \bias[3]_i_16_n_0\,
      O => \bias[4]_i_36_n_0\
    );
\bias[4]_i_360\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      O => \bias[4]_i_360_n_0\
    );
\bias[4]_i_361\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      O => \bias[4]_i_361_n_0\
    );
\bias[4]_i_366\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[4]_i_203_0\,
      I2 => \^o_sx_reg[15]_0\(8),
      I3 => \bias_reg[4]_i_203_1\,
      O => \bias[4]_i_366_n_0\
    );
\bias[4]_i_367\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[4]_i_203_6\,
      I2 => \^o_sx_reg[15]_0\(14),
      I3 => \bias_reg[4]_i_203_7\,
      O => \bias[4]_i_367_n_0\
    );
\bias[4]_i_368\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[4]_i_203_4\,
      I2 => \^o_sx_reg[15]_0\(12),
      I3 => \bias_reg[4]_i_203_5\,
      O => \bias[4]_i_368_n_0\
    );
\bias[4]_i_369\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[4]_i_203_2\,
      I2 => \^o_sx_reg[15]_0\(10),
      I3 => \bias_reg[4]_i_203_3\,
      O => \bias[4]_i_369_n_0\
    );
\bias[4]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0447074732203220"
    )
        port map (
      I0 => \^sel0\(2),
      I1 => \^sel0\(3),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^o_sy_reg[5]_rep_0\,
      O => \bias[4]_i_37_n_0\
    );
\bias[4]_i_370\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[4]_i_203_0\,
      I2 => \^o_sx_reg[15]_0\(8),
      I3 => \bias_reg[4]_i_203_1\,
      O => \bias[4]_i_370_n_0\
    );
\bias[4]_i_372\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      O => \bias[4]_i_372_n_0\
    );
\bias[4]_i_373\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \bias[4]_i_373_n_0\
    );
\bias[4]_i_374\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \bias[4]_i_374_n_0\
    );
\bias[4]_i_375\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \bias[4]_i_375_n_0\
    );
\bias[4]_i_376\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      O => \bias[4]_i_376_n_0\
    );
\bias[4]_i_377\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \bias[4]_i_377_n_0\
    );
\bias[4]_i_378\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \bias[4]_i_378_n_0\
    );
\bias[4]_i_379\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \bias[4]_i_379_n_0\
    );
\bias[4]_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E001E0001E00000"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => \^o_sx_reg[15]_0\(1),
      I2 => \^o_sx_reg[3]_rep__1_0\(0),
      I3 => \^o_sx_reg[4]_rep__0_0\,
      I4 => \^q\(3),
      I5 => \^o_sx_reg[5]_rep__0_0\,
      O => \bias[4]_i_37__0_n_0\
    );
\bias[4]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF7FF770406040"
    )
        port map (
      I0 => \^sel0\(2),
      I1 => \^sel0\(3),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^o_sy_reg[5]_rep_0\,
      O => \bias[4]_i_38_n_0\
    );
\bias[4]_i_380\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      I1 => sprite_shoot_y_e1(5),
      O => \bias[4]_i_380_n_0\
    );
\bias[4]_i_381\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => sprite_shoot_y_e1(4),
      O => \bias[4]_i_381_n_0\
    );
\bias[4]_i_382\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => sprite_shoot_y_e1(3),
      O => \bias[4]_i_382_n_0\
    );
\bias[4]_i_383\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => sprite_shoot_y_e1(2),
      O => \bias[4]_i_383_n_0\
    );
\bias[4]_i_384\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__1_0\(0),
      I1 => sprite_shoot_y_e1(1),
      O => \bias[4]_i_384_n_0\
    );
\bias[4]_i_385\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => sprite_shoot_y_e1(0),
      O => \bias[4]_i_385_n_0\
    );
\bias[4]_i_386\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(6),
      I1 => sprite_e5_x(6),
      I2 => sprite_e5_x(7),
      I3 => \^o_sx_reg[7]_rep_0\,
      O => \bias[4]_i_386_n_0\
    );
\bias[4]_i_387\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(4),
      I1 => sprite_e5_x(4),
      I2 => sprite_e5_x(5),
      I3 => \^o_sx_reg[5]_rep_0\,
      O => \bias[4]_i_387_n_0\
    );
\bias[4]_i_388\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => sprite_e5_x(2),
      I2 => sprite_e5_x(3),
      I3 => \^o_sx_reg[3]_rep_0\,
      O => \bias[4]_i_388_n_0\
    );
\bias[4]_i_389\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => sprite_e5_x(0),
      I2 => sprite_e5_x(1),
      I3 => \^o_sx_reg[15]_0\(1),
      O => \bias[4]_i_389_n_0\
    );
\bias[4]_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
        port map (
      I0 => \bias[4]_i_60__0_n_0\,
      I1 => \^o_sx_reg[3]_rep__1_0\(0),
      I2 => \^o_sx_reg[6]_rep_0\,
      I3 => \^o_sx_reg[5]_rep__0_0\,
      I4 => \^o_sx_reg[4]_rep__0_0\,
      I5 => \bias[4]_i_61__0_n_0\,
      O => \bias[4]_i_38__0_n_0\
    );
\bias[4]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000280028000000"
    )
        port map (
      I0 => \bias[4]_i_19_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^o_sx_reg[5]_rep__0_0\,
      I4 => \^o_sx_reg[3]_rep__1_0\(0),
      I5 => \bias[4]_i_59__0_n_0\,
      O => \bias[4]_i_39_n_0\
    );
\bias[4]_i_395\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \bias[4]_i_395_n_0\
    );
\bias[4]_i_397\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      I1 => \^q\(5),
      O => \bias[4]_i_397_n_0\
    );
\bias[4]_i_398\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^o_sy_reg[5]_rep_0\,
      O => \bias[4]_i_398_n_0\
    );
\bias[4]_i_399\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \bias[4]_i_399_n_0\
    );
\bias[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFE10111010"
    )
        port map (
      I0 => \bias[3]_i_6_n_0\,
      I1 => \bias[3]_i_7_n_0\,
      I2 => \bias[4]_i_7__1_n_0\,
      I3 => \bias[3]_i_9_n_0\,
      I4 => \bias[4]_i_8__0_n_0\,
      I5 => \bias[4]_i_9_n_0\,
      O => \^red\(0)
    );
\bias[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0DFF08FA08FA08"
    )
        port map (
      I0 => \bias[3]_i_30_n_0\,
      I1 => \bias[3]_i_27_n_0\,
      I2 => \bias[3]_i_28_n_0\,
      I3 => \bias[3]_i_25_n_0\,
      I4 => \bias[4]_i_6__0_n_0\,
      I5 => \bias[3]_i_29_n_0\,
      O => \bias[4]_i_3__1_n_0\
    );
\bias[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFE0E00"
    )
        port map (
      I0 => \bias[3]_i_36_n_0\,
      I1 => \bias[3]_i_35_n_0\,
      I2 => \bias[3]_i_34_n_0\,
      I3 => \bias[4]_i_7__0_n_0\,
      I4 => \bias[3]_i_31_n_0\,
      I5 => \bias[3]_i_9_n_0\,
      O => \bias[4]_i_4_n_0\
    );
\bias[4]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EE6F2F2F0F0F0E0"
    )
        port map (
      I0 => \^sel0\(2),
      I1 => \^sel0\(3),
      I2 => \^o_sy_reg[5]_rep_0\,
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \bias[4]_i_40_n_0\
    );
\bias[4]_i_402\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \bias[4]_i_402_n_0\
    );
\bias[4]_i_403\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \bias[4]_i_403_n_0\
    );
\bias[4]_i_404\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \bias[4]_i_404_n_0\
    );
\bias[4]_i_407\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => notcollision3_24(9),
      I1 => \^o_sx_reg[15]_0\(14),
      I2 => \^o_sx_reg[15]_0\(15),
      I3 => notcollision3_24(10),
      O => \bias[4]_i_407_n_0\
    );
\bias[4]_i_408\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => notcollision3_24(7),
      I1 => \^o_sx_reg[15]_0\(12),
      I2 => \^o_sx_reg[15]_0\(13),
      I3 => notcollision3_24(8),
      O => \bias[4]_i_408_n_0\
    );
\bias[4]_i_409\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => notcollision3_24(5),
      I1 => \^o_sx_reg[15]_0\(10),
      I2 => \^o_sx_reg[15]_0\(11),
      I3 => notcollision3_24(6),
      O => \bias[4]_i_409_n_0\
    );
\bias[4]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"022EC4400E2EC440"
    )
        port map (
      I0 => \^sel0\(2),
      I1 => \^sel0\(3),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^o_sy_reg[5]_rep_0\,
      I5 => \^q\(1),
      O => \bias[4]_i_41_n_0\
    );
\bias[4]_i_410\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => notcollision3_24(3),
      I1 => \^o_sx_reg[15]_0\(8),
      I2 => \^o_sx_reg[15]_0\(9),
      I3 => notcollision3_24(4),
      O => \bias[4]_i_410_n_0\
    );
\bias[4]_i_411\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => notcollision3_24(10),
      I2 => notcollision3_24(9),
      I3 => \^o_sx_reg[15]_0\(14),
      O => \bias[4]_i_411_n_0\
    );
\bias[4]_i_412\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => notcollision3_24(8),
      I2 => notcollision3_24(7),
      I3 => \^o_sx_reg[15]_0\(12),
      O => \bias[4]_i_412_n_0\
    );
\bias[4]_i_413\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => notcollision3_24(6),
      I2 => notcollision3_24(5),
      I3 => \^o_sx_reg[15]_0\(10),
      O => \bias[4]_i_413_n_0\
    );
\bias[4]_i_414\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => notcollision3_24(4),
      I2 => notcollision3_24(3),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \bias[4]_i_414_n_0\
    );
\bias[4]_i_415\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \^o_sx_reg[0]_rep_0\,
      I2 => \^o_sx_reg[15]_0\(2),
      O => \bias[4]_i_415_n_0\
    );
\bias[4]_i_417\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \bias_reg[4]_i_305_2\(2),
      I1 => \^o_sx_reg[15]_0\(15),
      I2 => \bias_reg[4]_i_305_2\(1),
      I3 => \^o_sx_reg[15]_0\(14),
      O => \bias[4]_i_417_n_0\
    );
\bias[4]_i_418\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \bias_reg[4]_i_305_2\(0),
      I1 => \^o_sx_reg[15]_0\(13),
      I2 => \bias_reg[4]_i_305_1\(3),
      I3 => \^o_sx_reg[15]_0\(12),
      O => \bias[4]_i_418_n_0\
    );
\bias[4]_i_419\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \bias_reg[4]_i_305_1\(2),
      I1 => \^o_sx_reg[15]_0\(11),
      I2 => \bias_reg[4]_i_305_1\(1),
      I3 => \^o_sx_reg[15]_0\(10),
      O => \bias[4]_i_419_n_0\
    );
\bias[4]_i_41__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00282828"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^o_sx_reg[3]_rep__1_0\(0),
      I2 => \^o_sx_reg[5]_rep__0_0\,
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => \bias[4]_i_41__0_n_0\
    );
\bias[4]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2466"
    )
        port map (
      I0 => \^sel0\(1),
      I1 => \^sel0\(3),
      I2 => \^sel0\(2),
      I3 => \bias[4]_i_100_n_0\,
      O => \bias[4]_i_42_n_0\
    );
\bias[4]_i_420\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \bias_reg[4]_i_305_1\(0),
      I1 => \^o_sx_reg[15]_0\(9),
      I2 => \bias_reg[4]_i_305_0\(3),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \bias[4]_i_420_n_0\
    );
\bias[4]_i_421\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bias_reg[4]_i_305_2\(2),
      I1 => \^o_sx_reg[15]_0\(15),
      I2 => \bias_reg[4]_i_305_2\(1),
      I3 => \^o_sx_reg[15]_0\(14),
      O => \bias[4]_i_421_n_0\
    );
\bias[4]_i_422\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bias_reg[4]_i_305_2\(0),
      I1 => \^o_sx_reg[15]_0\(13),
      I2 => \bias_reg[4]_i_305_1\(3),
      I3 => \^o_sx_reg[15]_0\(12),
      O => \bias[4]_i_422_n_0\
    );
\bias[4]_i_423\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bias_reg[4]_i_305_1\(2),
      I1 => \^o_sx_reg[15]_0\(11),
      I2 => \bias_reg[4]_i_305_1\(1),
      I3 => \^o_sx_reg[15]_0\(10),
      O => \bias[4]_i_423_n_0\
    );
\bias[4]_i_424\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bias_reg[4]_i_305_1\(0),
      I1 => \^o_sx_reg[15]_0\(9),
      I2 => \bias_reg[4]_i_305_0\(3),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \bias[4]_i_424_n_0\
    );
\bias[4]_i_426\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \bias[4]_i_426_n_0\
    );
\bias[4]_i_427\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \bias[4]_i_427_n_0\
    );
\bias[4]_i_428\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \bias[4]_i_428_n_0\
    );
\bias[4]_i_42__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \bias[4]_i_42__0_n_0\
    );
\bias[4]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF3FFFBFBFFF3FB"
    )
        port map (
      I0 => \bias[4]_i_45_n_0\,
      I1 => life_control(1),
      I2 => life_control(0),
      I3 => \^sel0\(2),
      I4 => \^sel0\(1),
      I5 => \^sel0\(0),
      O => \bias[4]_i_43_n_0\
    );
\bias[4]_i_430\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(6),
      I1 => sprite_stage3_e3_x(6),
      I2 => sprite_stage3_e3_x(7),
      I3 => \^o_sx_reg[15]_0\(7),
      O => \bias[4]_i_430_n_0\
    );
\bias[4]_i_431\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^di\(0),
      I1 => sprite_stage3_e3_x(4),
      I2 => sprite_stage3_e3_x(5),
      I3 => \^o_sx_reg[15]_0\(5),
      O => \bias[4]_i_431_n_0\
    );
\bias[4]_i_432\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep_0\,
      I1 => sprite_stage3_e3_x(3),
      I2 => sprite_stage3_e3_x(2),
      I3 => \^o_sx_reg[15]_0\(2),
      O => \bias[4]_i_432_n_0\
    );
\bias[4]_i_433\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => sprite_stage3_e3_x(0),
      I2 => \^o_sx_reg[15]_0\(1),
      I3 => sprite_stage3_e3_x(1),
      O => \bias[4]_i_433_n_0\
    );
\bias[4]_i_434\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => sprite_stage3_e3_x(7),
      I2 => sprite_stage3_e3_x(6),
      I3 => \^o_sx_reg[15]_0\(6),
      O => \bias[4]_i_434_n_0\
    );
\bias[4]_i_436\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => sprite_stage3_e3_x(2),
      I2 => \^o_sx_reg[3]_rep_0\,
      I3 => sprite_stage3_e3_x(3),
      O => \bias[4]_i_436_n_0\
    );
\bias[4]_i_437\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => sprite_stage3_e3_x(0),
      I2 => \^o_sx_reg[15]_0\(1),
      I3 => sprite_stage3_e3_x(1),
      O => \bias[4]_i_437_n_0\
    );
\bias[4]_i_439\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \bias[4]_i_439_n_0\
    );
\bias[4]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFF00000000FBFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^o_sy_reg[5]_rep_0\,
      I3 => \^q\(3),
      I4 => \^sel0\(0),
      I5 => \^sel0\(2),
      O => \bias[4]_i_44_n_0\
    );
\bias[4]_i_441\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      I1 => \^q\(5),
      O => \bias[4]_i_441_n_0\
    );
\bias[4]_i_442\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^o_sy_reg[5]_rep_0\,
      O => \bias[4]_i_442_n_0\
    );
\bias[4]_i_443\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \bias[4]_i_443_n_0\
    );
\bias[4]_i_444\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[0]_rep_0\(0),
      I1 => \^o_sy_reg[1]_rep__1_0\(0),
      O => \bias[4]_i_444_n_0\
    );
\bias[4]_i_446\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \bias[4]_i_446_n_0\
    );
\bias[4]_i_447\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \bias[4]_i_447_n_0\
    );
\bias[4]_i_448\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \bias[4]_i_448_n_0\
    );
\bias[4]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F81F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^o_sy_reg[5]_rep_0\,
      O => \bias[4]_i_45_n_0\
    );
\bias[4]_i_452\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => sprite_stage3_e5_x(2),
      I2 => sprite_stage3_e5_x(3),
      I3 => \^o_sx_reg[3]_rep_0\,
      O => \bias[4]_i_452_n_0\
    );
\bias[4]_i_453\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => sprite_stage3_e5_x(0),
      I2 => sprite_stage3_e5_x(1),
      I3 => \^o_sx_reg[15]_0\(1),
      O => \bias[4]_i_453_n_0\
    );
\bias[4]_i_454\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => sprite_stage3_e5_x(7),
      I2 => \^o_sx_reg[15]_0\(6),
      I3 => sprite_stage3_e5_x(6),
      O => \bias[4]_i_454_n_0\
    );
\bias[4]_i_455\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => sprite_stage3_e5_x(5),
      I2 => \^di\(0),
      I3 => sprite_stage3_e5_x(4),
      O => \bias[4]_i_455_n_0\
    );
\bias[4]_i_456\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => sprite_stage3_e5_x(2),
      I2 => sprite_stage3_e5_x(3),
      I3 => \^o_sx_reg[3]_rep_0\,
      O => \bias[4]_i_456_n_0\
    );
\bias[4]_i_457\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => sprite_stage3_e5_x(0),
      I2 => sprite_stage3_e5_x(1),
      I3 => \^o_sx_reg[15]_0\(1),
      O => \bias[4]_i_457_n_0\
    );
\bias[4]_i_459\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \bias_reg[4]_i_344_2\(2),
      I1 => \^o_sx_reg[15]_0\(15),
      I2 => \bias_reg[4]_i_344_2\(1),
      I3 => \^o_sx_reg[15]_0\(14),
      O => \bias[4]_i_459_n_0\
    );
\bias[4]_i_45__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sel0\(3),
      I1 => \^sel0\(0),
      O => \bias[4]_i_45__0_n_0\
    );
\bias[4]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep__0_0\,
      I1 => \^di\(0),
      I2 => \^o_sx_reg[15]_0\(2),
      I3 => \^o_sx_reg[0]_rep_0\,
      I4 => \^o_sx_reg[15]_0\(1),
      O => \bias[4]_i_46_n_0\
    );
\bias[4]_i_460\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \bias_reg[4]_i_344_2\(0),
      I1 => \^o_sx_reg[15]_0\(13),
      I2 => \bias_reg[4]_i_344_1\(3),
      I3 => \^o_sx_reg[15]_0\(12),
      O => \bias[4]_i_460_n_0\
    );
\bias[4]_i_461\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \bias_reg[4]_i_344_1\(2),
      I1 => \^o_sx_reg[15]_0\(11),
      I2 => \bias_reg[4]_i_344_1\(1),
      I3 => \^o_sx_reg[15]_0\(10),
      O => \bias[4]_i_461_n_0\
    );
\bias[4]_i_462\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \bias_reg[4]_i_344_1\(0),
      I1 => \^o_sx_reg[15]_0\(9),
      I2 => \bias_reg[4]_i_344_0\(3),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \bias[4]_i_462_n_0\
    );
\bias[4]_i_463\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \bias_reg[4]_i_344_2\(2),
      I2 => \^o_sx_reg[15]_0\(14),
      I3 => \bias_reg[4]_i_344_2\(1),
      O => \bias[4]_i_463_n_0\
    );
\bias[4]_i_464\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \bias_reg[4]_i_344_2\(0),
      I2 => \^o_sx_reg[15]_0\(12),
      I3 => \bias_reg[4]_i_344_1\(3),
      O => \bias[4]_i_464_n_0\
    );
\bias[4]_i_465\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \bias_reg[4]_i_344_1\(2),
      I2 => \^o_sx_reg[15]_0\(10),
      I3 => \bias_reg[4]_i_344_1\(1),
      O => \bias[4]_i_465_n_0\
    );
\bias[4]_i_466\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \bias_reg[4]_i_344_1\(0),
      I2 => \^o_sx_reg[15]_0\(8),
      I3 => \bias_reg[4]_i_344_0\(3),
      O => \bias[4]_i_466_n_0\
    );
\bias[4]_i_467\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      I1 => \^q\(5),
      O => \bias[4]_i_467_n_0\
    );
\bias[4]_i_469\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__1_0\(0),
      I1 => \^q\(0),
      O => \bias[4]_i_469_n_0\
    );
\bias[4]_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFE0E00"
    )
        port map (
      I0 => \gfx_inst/o_red131_out\,
      I1 => \gfx_inst/o_red129_out\,
      I2 => \gfx_inst/o_red132_out\,
      I3 => sprite_red_clear(0),
      I4 => \o_tmds[5]_i_6_n_0\,
      I5 => \bias[3]_i_84_n_0\,
      O => \bias[4]_i_46__0_n_0\
    );
\bias[4]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D2D662DB9FFD6FB"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \bias[4]_i_62__0_n_0\,
      I2 => \^o_sx_reg[3]_rep__0_0\,
      I3 => \^o_sx_reg[15]_0\(6),
      I4 => \^di\(0),
      I5 => \^o_sx_reg[15]_0\(5),
      O => \bias[4]_i_47_n_0\
    );
\bias[4]_i_470\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      I1 => \^q\(5),
      O => \bias[4]_i_470_n_0\
    );
\bias[4]_i_471\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^o_sy_reg[5]_rep_0\,
      O => \bias[4]_i_471_n_0\
    );
\bias[4]_i_472\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \bias[4]_i_472_n_0\
    );
\bias[4]_i_473\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^o_sy_reg[1]_rep__1_0\(0),
      O => \bias[4]_i_473_n_0\
    );
\bias[4]_i_475\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \bias_reg[4]_i_355_2\(2),
      I1 => \^o_sx_reg[15]_0\(15),
      I2 => \bias_reg[4]_i_355_2\(1),
      I3 => \^o_sx_reg[15]_0\(14),
      O => \bias[4]_i_475_n_0\
    );
\bias[4]_i_476\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \bias_reg[4]_i_355_2\(0),
      I1 => \^o_sx_reg[15]_0\(13),
      I2 => \bias_reg[4]_i_355_1\(3),
      I3 => \^o_sx_reg[15]_0\(12),
      O => \bias[4]_i_476_n_0\
    );
\bias[4]_i_477\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \bias_reg[4]_i_355_1\(2),
      I1 => \^o_sx_reg[15]_0\(11),
      I2 => \bias_reg[4]_i_355_1\(1),
      I3 => \^o_sx_reg[15]_0\(10),
      O => \bias[4]_i_477_n_0\
    );
\bias[4]_i_478\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \bias_reg[4]_i_355_1\(0),
      I1 => \^o_sx_reg[15]_0\(9),
      I2 => \bias_reg[4]_i_355_0\(3),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \bias[4]_i_478_n_0\
    );
\bias[4]_i_479\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bias_reg[4]_i_355_2\(2),
      I1 => \^o_sx_reg[15]_0\(15),
      I2 => \bias_reg[4]_i_355_2\(1),
      I3 => \^o_sx_reg[15]_0\(14),
      O => \bias[4]_i_479_n_0\
    );
\bias[4]_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAEEAA00"
    )
        port map (
      I0 => \bias[4]_i_58__0_n_0\,
      I1 => \gfx_inst/sprite_red_stage3_e2\(0),
      I2 => \gfx_inst/sprite_red_stage3_e1\(0),
      I3 => \gfx_inst/o_red117_out\,
      I4 => \gfx_inst/o_red115_out\,
      I5 => \gfx_inst/o_red116_out\,
      O => \bias[4]_i_47__0_n_0\
    );
\bias[4]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBABEBABEBABABBB"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^o_sy_reg[1]_rep_0\,
      I5 => \^o_sy_reg[0]_rep_0\(0),
      O => \bias[4]_i_48_n_0\
    );
\bias[4]_i_480\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bias_reg[4]_i_355_2\(0),
      I1 => \^o_sx_reg[15]_0\(13),
      I2 => \bias_reg[4]_i_355_1\(3),
      I3 => \^o_sx_reg[15]_0\(12),
      O => \bias[4]_i_480_n_0\
    );
\bias[4]_i_481\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bias_reg[4]_i_355_1\(2),
      I1 => \^o_sx_reg[15]_0\(11),
      I2 => \bias_reg[4]_i_355_1\(1),
      I3 => \^o_sx_reg[15]_0\(10),
      O => \bias[4]_i_481_n_0\
    );
\bias[4]_i_482\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bias_reg[4]_i_355_1\(0),
      I1 => \^o_sx_reg[15]_0\(9),
      I2 => \bias_reg[4]_i_355_0\(3),
      I3 => \^o_sx_reg[15]_0\(8),
      O => \bias[4]_i_482_n_0\
    );
\bias[4]_i_484\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \bias[4]_i_484_n_0\
    );
\bias[4]_i_485\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \bias[4]_i_485_n_0\
    );
\bias[4]_i_486\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \bias[4]_i_486_n_0\
    );
\bias[4]_i_489\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^di\(0),
      I1 => \bias_reg[4]_i_174_0\,
      I2 => \bias_reg[4]_i_362_0\,
      I3 => \^o_sx_reg[15]_0\(5),
      O => \bias[4]_i_489_n_0\
    );
\bias[4]_i_48__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAEEAA00"
    )
        port map (
      I0 => \bias[4]_i_11_n_0\,
      I1 => \gfx_inst/sprite_red_shoot_e1\(5),
      I2 => \gfx_inst/sprite_red_shoot_p\(0),
      I3 => \gfx_inst/o_red16_out\,
      I4 => \gfx_inst/sprite_hit_shoot_e1\,
      I5 => \gfx_inst/sprite_hit_shoot_p\,
      O => \bias[4]_i_48__0_n_0\
    );
\bias[4]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \gfx_inst/o_red113_out\,
      I1 => \gfx_inst/sprite_red_stage3_e4\(0),
      I2 => \bias[4]_i_108_n_0\,
      I3 => \gfx_inst/o_red114_out\,
      I4 => \gfx_inst/sprite_red_stage3_e3\(0),
      O => \bias[4]_i_49_n_0\
    );
\bias[4]_i_490\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \bias_reg[4]_i_474_2\,
      I2 => \^o_sx_reg[3]_rep_0\,
      I3 => \bias_reg[4]_i_474_3\,
      O => \bias[4]_i_490_n_0\
    );
\bias[4]_i_491\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => \bias_reg[4]_i_474_0\,
      I2 => \^o_sx_reg[15]_0\(1),
      I3 => \bias_reg[4]_i_474_1\,
      O => \bias[4]_i_491_n_0\
    );
\bias[4]_i_492\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[4]_i_362_1\,
      I2 => \bias_reg[4]_i_362_2\,
      I3 => \^o_sx_reg[15]_0\(6),
      O => \bias[4]_i_492_n_0\
    );
\bias[4]_i_494\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \bias_reg[4]_i_474_2\,
      I2 => \^o_sx_reg[3]_rep_0\,
      I3 => \bias_reg[4]_i_474_3\,
      O => \bias[4]_i_494_n_0\
    );
\bias[4]_i_495\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => \bias_reg[4]_i_474_0\,
      I2 => \^o_sx_reg[15]_0\(1),
      I3 => \bias_reg[4]_i_474_1\,
      O => \bias[4]_i_495_n_0\
    );
\bias[4]_i_497\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \bias[4]_i_497_n_0\
    );
\bias[4]_i_499\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      I1 => \^q\(5),
      O => \bias[4]_i_499_n_0\
    );
\bias[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669966696669996"
    )
        port map (
      I0 => \^green\(0),
      I1 => \o_tmds_reg[2]\(3),
      I2 => \bias[4]_i_8__1_n_0\,
      I3 => \bias[4]_i_9__1_n_0\,
      I4 => \o_tmds_reg[2]\(2),
      I5 => \bias[4]_i_10__0_n_0\,
      O => \bias_reg[4]_1\
    );
\bias[4]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0DFF08FA08FA08"
    )
        port map (
      I0 => \bias[3]_i_30_n_0\,
      I1 => \bias[3]_i_27_n_0\,
      I2 => \bias[3]_i_28_n_0\,
      I3 => \bias[4]_i_10__1_n_0\,
      I4 => \bias[4]_i_11__1_n_0\,
      I5 => \bias[3]_i_29_n_0\,
      O => \bias[4]_i_4__1_n_0\
    );
\bias[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAEAEEEAEAEA"
    )
        port map (
      I0 => \bias[3]_i_37_n_0\,
      I1 => \bias[3]_i_7_n_0\,
      I2 => \bias[3]_i_38_n_0\,
      I3 => \gfx_inst/sprite_hit_p1\,
      I4 => sprite_green_p1(0),
      I5 => \bias[4]_i_8_n_0\,
      O => \bias[4]_i_5_n_0\
    );
\bias[4]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CA0"
    )
        port map (
      I0 => \bias[4]_i_110_n_0\,
      I1 => \bias[4]_i_111_n_0\,
      I2 => \gfx_inst/enemy5/sel0\(3),
      I3 => \gfx_inst/enemy5/sel0\(2),
      O => \bias[4]_i_50_n_0\
    );
\bias[4]_i_500\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^o_sy_reg[5]_rep_0\,
      O => \bias[4]_i_500_n_0\
    );
\bias[4]_i_501\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \bias[4]_i_501_n_0\
    );
\bias[4]_i_502\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[0]_rep_0\(0),
      I1 => \^o_sy_reg[1]_rep__1_0\(0),
      O => \bias[4]_i_502_n_0\
    );
\bias[4]_i_504\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      O => \bias[4]_i_504_n_0\
    );
\bias[4]_i_505\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      O => \bias[4]_i_505_n_0\
    );
\bias[4]_i_506\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => notcollision3_24(1),
      I1 => \^o_sx_reg[15]_0\(6),
      I2 => \^o_sx_reg[7]_rep_0\,
      I3 => notcollision3_24(2),
      O => \bias[4]_i_506_n_0\
    );
\bias[4]_i_507\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sprite_e5_x(4),
      I1 => \^o_sx_reg[15]_0\(4),
      I2 => \^o_sx_reg[5]_rep_0\,
      I3 => notcollision3_24(0),
      O => \bias[4]_i_507_n_0\
    );
\bias[4]_i_50__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^o_sy_reg[1]_rep_0\,
      I4 => \^o_sy_reg[0]_rep_0\(0),
      O => \bias[4]_i_50__0_n_0\
    );
\bias[4]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00AC0C0C0E000"
    )
        port map (
      I0 => \bias[4]_i_113_n_0\,
      I1 => \bias[4]_i_114_n_0\,
      I2 => \^sprite_render_y00_out_2\(3),
      I3 => \^sprite_render_y00_out_2\(1),
      I4 => \^sprite_render_y00_out_2\(0),
      I5 => \^sprite_render_y00_out_2\(2),
      O => \bias[4]_i_51_n_0\
    );
\bias[4]_i_510\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[7]_rep_0\,
      I1 => notcollision3_24(2),
      I2 => notcollision3_24(1),
      I3 => \^o_sx_reg[15]_0\(6),
      O => \bias[4]_i_510_n_0\
    );
\bias[4]_i_511\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sprite_e5_x(4),
      I1 => \^o_sx_reg[15]_0\(4),
      I2 => notcollision3_24(0),
      I3 => \^o_sx_reg[5]_rep_0\,
      O => \bias[4]_i_511_n_0\
    );
\bias[4]_i_514\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \bias_reg[4]_i_305_0\(2),
      I1 => \^o_sx_reg[15]_0\(7),
      I2 => \bias_reg[4]_i_305_0\(1),
      I3 => \^o_sx_reg[15]_0\(6),
      O => \bias[4]_i_514_n_0\
    );
\bias[4]_i_515\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \bias_reg[4]_i_305_0\(0),
      I1 => \^o_sx_reg[15]_0\(5),
      I2 => sprite_stage3_e3_x(4),
      I3 => \^di\(0),
      O => \bias[4]_i_515_n_0\
    );
\bias[4]_i_516\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7150"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep_0\,
      I1 => \^o_sx_reg[15]_0\(2),
      I2 => sprite_stage3_e3_x(3),
      I3 => sprite_stage3_e3_x(2),
      O => \bias[4]_i_516_n_0\
    );
\bias[4]_i_518\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bias_reg[4]_i_305_0\(2),
      I1 => \^o_sx_reg[15]_0\(7),
      I2 => \bias_reg[4]_i_305_0\(1),
      I3 => \^o_sx_reg[15]_0\(6),
      O => \bias[4]_i_518_n_0\
    );
\bias[4]_i_519\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sprite_stage3_e3_x(4),
      I1 => \^di\(0),
      I2 => \bias_reg[4]_i_305_0\(0),
      I3 => \^o_sx_reg[15]_0\(5),
      O => \bias[4]_i_519_n_0\
    );
\bias[4]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEA"
    )
        port map (
      I0 => \bias[4]_i_117_n_0\,
      I1 => \bias[4]_i_118_n_0\,
      I2 => \gfx_inst/enemy5/sel0\(3),
      I3 => \gfx_inst/enemy5/sel0\(2),
      I4 => \gfx_inst/enemy5/sel0\(1),
      O => \gfx_inst/enemy5/sprite_data\(0)
    );
\bias[4]_i_520\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => sprite_stage3_e3_x(2),
      I2 => \^o_sx_reg[3]_rep_0\,
      I3 => sprite_stage3_e3_x(3),
      O => \bias[4]_i_520_n_0\
    );
\bias[4]_i_521\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => sprite_stage3_e3_x(0),
      I2 => \^o_sx_reg[15]_0\(1),
      I3 => sprite_stage3_e3_x(1),
      O => \bias[4]_i_521_n_0\
    );
\bias[4]_i_523\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      O => \bias[4]_i_523_n_0\
    );
\bias[4]_i_524\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      O => \bias[4]_i_524_n_0\
    );
\bias[4]_i_526\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      O => \bias[4]_i_526_n_0\
    );
\bias[4]_i_527\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      O => \bias[4]_i_527_n_0\
    );
\bias[4]_i_528\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \bias_reg[4]_i_344_0\(2),
      I1 => \^o_sx_reg[15]_0\(7),
      I2 => \bias_reg[4]_i_344_0\(1),
      I3 => \^o_sx_reg[15]_0\(6),
      O => \bias[4]_i_528_n_0\
    );
\bias[4]_i_529\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \bias_reg[4]_i_344_0\(0),
      I2 => sprite_stage3_e5_x(4),
      I3 => \^di\(0),
      O => \bias[4]_i_529_n_0\
    );
\bias[4]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \gfx_inst/enemy5/sprite_hit_x17_in\,
      I1 => \gfx_inst/enemy5/sprite_hit_y16_in\,
      I2 => notcollision_25,
      I3 => \bias_reg[4]_i_122_n_0\,
      I4 => \bias[3]_i_224_0\(0),
      O => \bias[4]_i_53_n_0\
    );
\bias[4]_i_532\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \bias_reg[4]_i_344_0\(2),
      I2 => \^o_sx_reg[15]_0\(6),
      I3 => \bias_reg[4]_i_344_0\(1),
      O => \bias[4]_i_532_n_0\
    );
\bias[4]_i_533\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bias_reg[4]_i_344_0\(0),
      I1 => \^o_sx_reg[15]_0\(5),
      I2 => \^di\(0),
      I3 => sprite_stage3_e5_x(4),
      O => \bias[4]_i_533_n_0\
    );
\bias[4]_i_534\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => sprite_stage3_e5_x(2),
      I2 => sprite_stage3_e5_x(3),
      I3 => \^o_sx_reg[3]_rep_0\,
      O => \bias[4]_i_534_n_0\
    );
\bias[4]_i_535\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => sprite_stage3_e5_x(0),
      I2 => sprite_stage3_e5_x(1),
      I3 => \^o_sx_reg[15]_0\(1),
      O => \bias[4]_i_535_n_0\
    );
\bias[4]_i_536\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \bias_reg[4]_i_355_0\(2),
      I1 => \^o_sx_reg[15]_0\(7),
      I2 => \bias_reg[4]_i_355_0\(1),
      I3 => \^o_sx_reg[15]_0\(6),
      O => \bias[4]_i_536_n_0\
    );
\bias[4]_i_537\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \bias_reg[4]_i_355_0\(0),
      I1 => \^o_sx_reg[15]_0\(5),
      I2 => \bias_reg[4]_i_174_0\,
      I3 => \^di\(0),
      O => \bias[4]_i_537_n_0\
    );
\bias[4]_i_53__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00015554"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^o_sy_reg[1]_rep_0\,
      I3 => \^o_sy_reg[0]_rep_0\(0),
      I4 => \^q\(2),
      O => \bias[4]_i_53__0_n_0\
    );
\bias[4]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F000808"
    )
        port map (
      I0 => \gfx_inst/o_red167_out\,
      I1 => \gfx_inst/sprite_red4\(0),
      I2 => \gfx_inst/sprite_hit_e5\,
      I3 => \gfx_inst/sprite_red3\(0),
      I4 => \gfx_inst/sprite_hit3\,
      O => \bias[4]_i_54_n_0\
    );
\bias[4]_i_540\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bias_reg[4]_i_355_0\(2),
      I1 => \^o_sx_reg[15]_0\(7),
      I2 => \bias_reg[4]_i_355_0\(1),
      I3 => \^o_sx_reg[15]_0\(6),
      O => \bias[4]_i_540_n_0\
    );
\bias[4]_i_541\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bias_reg[4]_i_174_0\,
      I1 => \^di\(0),
      I2 => \bias_reg[4]_i_355_0\(0),
      I3 => \^o_sx_reg[15]_0\(5),
      O => \bias[4]_i_541_n_0\
    );
\bias[4]_i_542\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \bias_reg[4]_i_474_2\,
      I2 => \^o_sx_reg[3]_rep_0\,
      I3 => \bias_reg[4]_i_474_3\,
      O => \bias[4]_i_542_n_0\
    );
\bias[4]_i_543\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => \bias_reg[4]_i_474_0\,
      I2 => \^o_sx_reg[15]_0\(1),
      I3 => \bias_reg[4]_i_474_1\,
      O => \bias[4]_i_543_n_0\
    );
\bias[4]_i_545\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      O => \bias[4]_i_545_n_0\
    );
\bias[4]_i_546\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      O => \bias[4]_i_546_n_0\
    );
\bias[4]_i_547\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[4]_i_547_n_0\
    );
\bias[4]_i_548\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[4]_i_548_n_0\
    );
\bias[4]_i_549\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__0_0\,
      O => \bias[4]_i_549_n_0\
    );
\bias[4]_i_54__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^o_sy_reg[1]_rep_0\,
      I3 => \^o_sy_reg[0]_rep_0\(0),
      I4 => \^q\(2),
      O => \bias[4]_i_54__0_n_0\
    );
\bias[4]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy2/sprite_data\(0),
      I1 => \gfx_inst/stage2_enemy2/sprite_data\(1),
      O => \gfx_inst/sprite_red_stage2_e2\(0)
    );
\bias[4]_i_550\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[0]_rep_0\(0),
      O => \bias[4]_i_550_n_0\
    );
\bias[4]_i_551\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[4]_i_551_n_0\
    );
\bias[4]_i_552\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[4]_i_552_n_0\
    );
\bias[4]_i_553\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__0_0\,
      O => \bias[4]_i_553_n_0\
    );
\bias[4]_i_554\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[0]_rep_0\(0),
      O => \bias[4]_i_554_n_0\
    );
\bias[4]_i_555\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[4]_i_555_n_0\
    );
\bias[4]_i_556\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[4]_i_556_n_0\
    );
\bias[4]_i_557\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__0_0\,
      O => \bias[4]_i_557_n_0\
    );
\bias[4]_i_558\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[0]_rep_0\(0),
      O => \bias[4]_i_558_n_0\
    );
\bias[4]_i_559\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \bias[4]_i_559_n_0\
    );
\bias[4]_i_55__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002233000"
    )
        port map (
      I0 => \^o_sx_reg[6]_rep_0\,
      I1 => \^o_sx_reg[7]_rep_0\,
      I2 => \bias[4]_i_30__0_0\,
      I3 => \^o_sx_reg[3]_rep__0_0\,
      I4 => \^o_sx_reg[4]_rep__0_0\,
      I5 => \^o_sx_reg[5]_rep__0_0\,
      O => \bias[4]_i_55__0_n_0\
    );
\bias[4]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C3FFD7D7FFD7EB"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep__0_0\,
      I1 => \bias[4]_i_59__0_n_0\,
      I2 => \^o_sx_reg[15]_0\(2),
      I3 => \^o_sx_reg[5]_rep__0_0\,
      I4 => \^o_sx_reg[4]_rep__0_0\,
      I5 => \^o_sx_reg[6]_rep_0\,
      O => \bias[4]_i_56_n_0\
    );
\bias[4]_i_560\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \bias[4]_i_560_n_0\
    );
\bias[4]_i_561\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__0_0\,
      O => \bias[4]_i_561_n_0\
    );
\bias[4]_i_562\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[0]_rep_0\(0),
      O => \bias[4]_i_562_n_0\
    );
\bias[4]_i_56__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \bias[3]_i_563_n_0\,
      I1 => \bias[3]_i_562_n_0\,
      I2 => \gfx_inst/stage2_enemy1/sprite_data\(0),
      O => \gfx_inst/sprite_red_stage2_e1\(0)
    );
\bias[4]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4C4CFFFF5050FF"
    )
        port map (
      I0 => \^o_sx_reg[4]_rep__0_0\,
      I1 => \^o_sx_reg[5]_rep__0_0\,
      I2 => \^o_sx_reg[6]_rep_0\,
      I3 => \^o_sx_reg[15]_0\(2),
      I4 => \bias[4]_i_59__0_n_0\,
      I5 => \^o_sx_reg[3]_rep__0_0\,
      O => \bias[4]_i_57_n_0\
    );
\bias[4]_i_57__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0232322222222222"
    )
        port map (
      I0 => \bias[4]_i_124_n_0\,
      I1 => \gfx_inst/o_red120_out\,
      I2 => \bias[3]_i_608_n_0\,
      I3 => \gfx_inst/stage2_enemy7/sprite_data\(1),
      I4 => \gfx_inst/stage2_enemy7/sprite_data\(0),
      I5 => sw(0),
      O => \bias[4]_i_57__0_n_0\
    );
\bias[4]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110101000444400"
    )
        port map (
      I0 => \^o_sx_reg[7]_rep_0\,
      I1 => \^o_sx_reg[5]_rep__0_0\,
      I2 => \^o_sx_reg[4]_rep__0_0\,
      I3 => \^o_sx_reg[3]_rep__0_0\,
      I4 => \bias[4]_i_30__0_0\,
      I5 => \^o_sx_reg[6]_rep_0\,
      O => \bias[4]_i_58_n_0\
    );
\bias[4]_i_58__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1E00"
    )
        port map (
      I0 => \bias[3]_i_590_n_0\,
      I1 => \bias[3]_i_591_n_0\,
      I2 => \gfx_inst/stage2_enemy9/sprite_data\(0),
      I3 => \gfx_inst/o_red117_out\,
      O => \bias[4]_i_58__0_n_0\
    );
\bias[4]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B00BBAA0BAABBAA"
    )
        port map (
      I0 => \bias[4]_i_125_n_0\,
      I1 => \bias[4]_i_126_n_0\,
      I2 => \bias[4]_i_127_n_0\,
      I3 => \gfx_inst/stage3_enemy2/sel0\(2),
      I4 => \gfx_inst/stage3_enemy2/sel0\(3),
      I5 => \bias[4]_i_128_n_0\,
      O => \gfx_inst/sprite_red_stage3_e2\(1)
    );
\bias[4]_i_59__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => \^o_sx_reg[15]_0\(1),
      O => \bias[4]_i_59__0_n_0\
    );
\bias[4]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFCAA00"
    )
        port map (
      I0 => \bias[4]_i_12__0_n_0\,
      I1 => \bias[4]_i_13__1_n_0\,
      I2 => \bias[4]_i_14__0_n_0\,
      I3 => \bias[3]_i_34_n_0\,
      I4 => \bias[3]_i_36_n_0\,
      O => \bias[4]_i_5__0_n_0\
    );
\bias[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAEAEEEAEAEA"
    )
        port map (
      I0 => \bias[4]_i_15_n_0\,
      I1 => \bias[3]_i_7_n_0\,
      I2 => \bias[4]_i_16__0_n_0\,
      I3 => \gfx_inst/sprite_hit_p1\,
      I4 => \^sprite_red_p1\(0),
      I5 => \bias[4]_i_18_n_0\,
      O => \bias[4]_i_6_n_0\
    );
\bias[4]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B00BBAA0BAABBAA"
    )
        port map (
      I0 => \bias[4]_i_129_n_0\,
      I1 => \bias[4]_i_130_n_0\,
      I2 => \bias[4]_i_131_n_0\,
      I3 => \gfx_inst/stage3_enemy1/sel0\(2),
      I4 => \gfx_inst/stage3_enemy1/sel0\(3),
      I5 => \bias[4]_i_132_n_0\,
      O => \gfx_inst/sprite_red_stage3_e1\(1)
    );
\bias[4]_i_60__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54A80300"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^o_sy_reg[1]_rep__0_0\,
      I2 => \^o_sy_reg[0]_rep_0\(0),
      I3 => \^q\(3),
      I4 => \^q\(1),
      O => \bias[4]_i_60__0_n_0\
    );
\bias[4]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CA0"
    )
        port map (
      I0 => \bias[4]_i_133_n_0\,
      I1 => \bias[4]_i_134_n_0\,
      I2 => \gfx_inst/stage2_enemy3/sel0\(3),
      I3 => \gfx_inst/stage2_enemy3/sel0\(2),
      O => \bias[4]_i_61_n_0\
    );
\bias[4]_i_61__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006000000000000"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep__1_0\(0),
      I1 => \^o_sx_reg[5]_rep__0_0\,
      I2 => \^o_sx_reg[6]_rep_0\,
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \bias[4]_i_61__0_n_0\
    );
\bias[4]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00AC0C0C0E000"
    )
        port map (
      I0 => \bias[4]_i_136_n_0\,
      I1 => \bias[4]_i_137_n_0\,
      I2 => \^sprite_render_y00_out_5\(3),
      I3 => \^sprite_render_y00_out_5\(1),
      I4 => \^sprite_render_y00_out_5\(0),
      I5 => \^sprite_render_y00_out_5\(2),
      O => \bias[4]_i_62_n_0\
    );
\bias[4]_i_62__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => \^o_sx_reg[15]_0\(1),
      O => \bias[4]_i_62__0_n_0\
    );
\bias[4]_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEA"
    )
        port map (
      I0 => \bias[4]_i_140_n_0\,
      I1 => \bias[4]_i_141_n_0\,
      I2 => \gfx_inst/stage2_enemy3/sel0\(3),
      I3 => \gfx_inst/stage2_enemy3/sel0\(2),
      I4 => \gfx_inst/stage2_enemy3/sel0\(1),
      O => \gfx_inst/stage2_enemy3/sprite_data\(0)
    );
\bias[4]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0232322222222222"
    )
        port map (
      I0 => \bias[4]_i_143_n_0\,
      I1 => \gfx_inst/o_red123_out\,
      I2 => \bias[3]_i_589_n_0\,
      I3 => \gfx_inst/stage2_enemy4/sprite_data\(1),
      I4 => \gfx_inst/stage2_enemy4/sprite_data\(0),
      I5 => sw(0),
      O => \bias[4]_i_64_n_0\
    );
\bias[4]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAAAABAAAAAAAB"
    )
        port map (
      I0 => \gfx_inst/sprite_green_life3\(0),
      I1 => \bias[4]_i_144_n_0\,
      I2 => \bias_reg[4]_i_145_n_0\,
      I3 => \bias[4]_i_146_n_0\,
      I4 => \bias[4]_i_24_n_0\,
      I5 => \bias[4]_i_147_n_0\,
      O => \gfx_inst/sprite_red_life3\(0)
    );
\bias[4]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gfx_inst/life1/sprite_data\(0),
      I1 => \gfx_inst/life1/sprite_data\(1),
      O => \gfx_inst/sprite_red_life1\(0)
    );
\bias[4]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00400340"
    )
        port map (
      I0 => \bias[4]_i_148_n_0\,
      I1 => \bias[4]_i_30__0_n_0\,
      I2 => \bias[4]_i_149_n_0\,
      I3 => \bias[4]_i_31__0_n_0\,
      I4 => \bias[4]_i_150_n_0\,
      I5 => \gfx_inst/sprite_green_life2\(0),
      O => \gfx_inst/sprite_red_life2\(0)
    );
\bias[4]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0D08"
    )
        port map (
      I0 => \bias[3]_i_92_n_0\,
      I1 => \o_tmds[5]_i_6_n_0\,
      I2 => \bias[3]_i_84_n_0\,
      I3 => \bias[4]_i_9__0_n_0\,
      I4 => \bias[3]_i_86_n_0\,
      O => \bias[4]_i_6__0_n_0\
    );
\bias[4]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117E8817EE8177E"
    )
        port map (
      I0 => \bias[4]_i_11__0_n_0\,
      I1 => \bias[4]_i_12__1_n_0\,
      I2 => \bias[4]_i_9__1_n_0\,
      I3 => \bias[4]_i_13__0_n_0\,
      I4 => \o_tmds_reg[2]\(2),
      I5 => \o_tmds_reg[2]\(3),
      O => \bias_reg[3]\
    );
\bias[4]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A00001800000000"
    )
        port map (
      I0 => \gfx_inst/stage3_enemy3/sel0\(1),
      I1 => \gfx_inst/stage3_enemy3/sel0\(2),
      I2 => \gfx_inst/stage3_enemy3/sel0\(3),
      I3 => \^sprite_render_y00_out_14\(1),
      I4 => \^sprite_render_y00_out_14\(0),
      I5 => \bias[4]_i_30_1\,
      O => \bias[4]_i_70_n_0\
    );
\bias[4]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40F84F0840084008"
    )
        port map (
      I0 => \gfx_inst/stage3_enemy3/sel0\(2),
      I1 => \bias[4]_i_30_0\,
      I2 => \gfx_inst/stage3_enemy3/sel0\(0),
      I3 => \gfx_inst/stage3_enemy3/sel0\(1),
      I4 => \gfx_inst/stage3_enemy3/sel0\(3),
      I5 => \bias[4]_i_30_1\,
      O => \bias[4]_i_71_n_0\
    );
\bias[4]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FFF4FFF4F4F4"
    )
        port map (
      I0 => \^sprite_render_y00_out_14\(2),
      I1 => \bias[3]_i_651_n_0\,
      I2 => \bias[4]_i_162_n_0\,
      I3 => \bias[4]_i_30_2\,
      I4 => \gfx_inst/stage3_enemy3/sel0\(3),
      I5 => \gfx_inst/stage3_enemy3/sel0\(1),
      O => \bias[4]_i_72_n_0\
    );
\bias[4]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAAAAAAAAEAEA"
    )
        port map (
      I0 => \bias[4]_i_86_n_0\,
      I1 => \^sprite_render_y00_out_14\(1),
      I2 => \bias[4]_i_164_n_0\,
      I3 => \bias[4]_i_165_n_0\,
      I4 => \^sprite_render_y00_out_14\(2),
      I5 => \^sprite_render_y00_out_14\(3),
      O => \bias[4]_i_73_n_0\
    );
\bias[4]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAABAFA"
    )
        port map (
      I0 => \gfx_inst/stage3_enemy5/sel0\(3),
      I1 => \gfx_inst/stage3_enemy5/sel0\(0),
      I2 => \gfx_inst/stage3_enemy5/sel0\(1),
      I3 => \bias[4]_i_31_0\,
      I4 => \gfx_inst/stage3_enemy5/sel0\(2),
      I5 => \bias[4]_i_31_1\,
      O => \bias[4]_i_74_n_0\
    );
\bias[4]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F49C8C84C6474F4F"
    )
        port map (
      I0 => \gfx_inst/stage3_enemy5/sel0\(1),
      I1 => \gfx_inst/stage3_enemy5/sel0\(0),
      I2 => \^sprite_render_y00_out_16\(3),
      I3 => \^sprite_render_y00_out_16\(0),
      I4 => \^sprite_render_y00_out_16\(1),
      I5 => \^sprite_render_y00_out_16\(2),
      O => \bias[4]_i_75_n_0\
    );
\bias[4]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC003CBF3"
    )
        port map (
      I0 => \^sprite_render_y00_out_16\(0),
      I1 => \^sprite_render_y00_out_16\(3),
      I2 => \^sprite_render_y00_out_16\(2),
      I3 => \^sprite_render_y00_out_16\(1),
      I4 => \gfx_inst/stage3_enemy5/sel0\(0),
      I5 => \gfx_inst/stage3_enemy5/sel0\(1),
      O => \bias[4]_i_76_n_0\
    );
\bias[4]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F911233232226EFF"
    )
        port map (
      I0 => \gfx_inst/stage3_enemy5/sel0\(1),
      I1 => \gfx_inst/stage3_enemy5/sel0\(0),
      I2 => \^sprite_render_y00_out_16\(0),
      I3 => \^sprite_render_y00_out_16\(1),
      I4 => \^sprite_render_y00_out_16\(3),
      I5 => \^sprite_render_y00_out_16\(2),
      O => \bias[4]_i_78_n_0\
    );
\bias[4]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A00001800000000"
    )
        port map (
      I0 => \gfx_inst/stage3_enemy4/sel0\(1),
      I1 => \gfx_inst/stage3_enemy4/sel0\(2),
      I2 => \gfx_inst/stage3_enemy4/sel0\(3),
      I3 => \^sprite_render_y00_out_15\(1),
      I4 => \^sprite_render_y00_out_15\(0),
      I5 => \bias[4]_i_32_1\,
      O => \bias[4]_i_79_n_0\
    );
\bias[4]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F2F2F3F2C0C0"
    )
        port map (
      I0 => \bias[4]_i_10_n_0\,
      I1 => \bias[3]_i_104_n_0\,
      I2 => \bias[3]_i_108_n_0\,
      I3 => \bias[4]_i_11_n_0\,
      I4 => \bias[3]_i_103_n_0\,
      I5 => \bias[3]_i_102_n_0\,
      O => \bias[4]_i_7__0_n_0\
    );
\bias[4]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0DFF08FA08FA08"
    )
        port map (
      I0 => \bias[3]_i_30_n_0\,
      I1 => \bias[3]_i_27_n_0\,
      I2 => \bias[3]_i_28_n_0\,
      I3 => \bias[4]_i_10__1_n_0\,
      I4 => \bias[4]_i_19__0_n_0\,
      I5 => \bias[3]_i_29_n_0\,
      O => \bias[4]_i_7__1_n_0\
    );
\bias[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFCFE0C0C0C0E"
    )
        port map (
      I0 => \^sprite_red_p1\(0),
      I1 => \bias[4]_i_12_n_0\,
      I2 => life_control(2),
      I3 => life_control(0),
      I4 => life_control(1),
      I5 => \bias[4]_i_18_n_0\,
      O => \bias[4]_i_8_n_0\
    );
\bias[4]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40F84F0840084008"
    )
        port map (
      I0 => \gfx_inst/stage3_enemy4/sel0\(2),
      I1 => \bias[4]_i_32_0\,
      I2 => \gfx_inst/stage3_enemy4/sel0\(0),
      I3 => \gfx_inst/stage3_enemy4/sel0\(1),
      I4 => \gfx_inst/stage3_enemy4/sel0\(3),
      I5 => \bias[4]_i_32_1\,
      O => \bias[4]_i_80_n_0\
    );
\bias[4]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FFF4FFF4F4F4"
    )
        port map (
      I0 => \^sprite_render_y00_out_15\(2),
      I1 => \bias[3]_i_661_n_0\,
      I2 => \bias[4]_i_178_n_0\,
      I3 => \bias[4]_i_32_2\,
      I4 => \gfx_inst/stage3_enemy4/sel0\(3),
      I5 => \gfx_inst/stage3_enemy4/sel0\(1),
      O => \bias[4]_i_81_n_0\
    );
\bias[4]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAAAAAAAAEAEA"
    )
        port map (
      I0 => \bias[4]_i_92_n_0\,
      I1 => \^sprite_render_y00_out_15\(1),
      I2 => \bias[4]_i_180_n_0\,
      I3 => \bias[4]_i_181_n_0\,
      I4 => \^sprite_render_y00_out_15\(2),
      I5 => \^sprite_render_y00_out_15\(3),
      O => \bias[4]_i_82_n_0\
    );
\bias[4]_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000800"
    )
        port map (
      I0 => \bias[4]_i_182_n_0\,
      I1 => \^sprite_render_y00_out_14\(1),
      I2 => \^sprite_render_y00_out_14\(0),
      I3 => \^sprite_render_y00_out_14\(2),
      I4 => \bias[4]_i_183_n_0\,
      O => \bias[4]_i_84_n_0\
    );
\bias[4]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600006006006060"
    )
        port map (
      I0 => \gfx_inst/stage3_enemy3/sel0\(2),
      I1 => \gfx_inst/stage3_enemy3/sel0\(1),
      I2 => \^sprite_render_y00_out_14\(3),
      I3 => \^sprite_render_y00_out_14\(1),
      I4 => \^sprite_render_y00_out_14\(2),
      I5 => \^sprite_render_y00_out_14\(0),
      O => \bias[4]_i_85_n_0\
    );
\bias[4]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEBAAAAA"
    )
        port map (
      I0 => \bias[4]_i_184_n_0\,
      I1 => \gfx_inst/stage3_enemy3/sel0\(0),
      I2 => \gfx_inst/stage3_enemy3/sel0\(1),
      I3 => \gfx_inst/stage3_enemy3/sel0\(3),
      I4 => \^sprite_render_y00_out_14\(3),
      I5 => \^sprite_render_y00_out_14\(2),
      O => \bias[4]_i_86_n_0\
    );
\bias[4]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEAEFEEEBAAABAAA"
    )
        port map (
      I0 => \bias[4]_i_72_n_0\,
      I1 => \^sprite_render_y00_out_14\(3),
      I2 => \^sprite_render_y00_out_14\(1),
      I3 => \bias[4]_i_164_n_0\,
      I4 => \^sprite_render_y00_out_14\(2),
      I5 => \bias[4]_i_185_n_0\,
      O => \bias[4]_i_87_n_0\
    );
\bias[4]_i_89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \bias[4]_i_34__0_0\,
      I1 => \bias_reg[4]_i_192_n_0\,
      I2 => \gfx_inst/stage3_enemy5/sprite_hit_x35_in\,
      I3 => \bias[4]_i_108_0\(0),
      I4 => \gfx_inst/stage3_enemy5/sprite_hit_y34_in\,
      O => \bias[4]_i_89_n_0\
    );
\bias[4]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFCEEFCEECCEE00"
    )
        port map (
      I0 => \bias[4]_i_20__0_n_0\,
      I1 => \bias[3]_i_32_n_0\,
      I2 => \bias[4]_i_21__0_n_0\,
      I3 => \bias[3]_i_34_n_0\,
      I4 => \bias[3]_i_35_n_0\,
      I5 => \bias[3]_i_36_n_0\,
      O => \bias[4]_i_8__0_n_0\
    );
\bias[4]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F40D35CC"
    )
        port map (
      I0 => \o_tmds_reg[2]\(0),
      I1 => \^blue\(0),
      I2 => \^green\(0),
      I3 => \o_tmds_reg[2]\(1),
      I4 => \^blue\(1),
      O => \bias[4]_i_8__1_n_0\
    );
\bias[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEAEAEA"
    )
        port map (
      I0 => \bias[4]_i_15_n_0\,
      I1 => \bias[3]_i_7_n_0\,
      I2 => \bias[4]_i_16__0_n_0\,
      I3 => \gfx_inst/sprite_hit_p1\,
      I4 => \^sprite_red_p1\(0),
      O => \bias[4]_i_9_n_0\
    );
\bias[4]_i_90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000800"
    )
        port map (
      I0 => \bias[4]_i_196_n_0\,
      I1 => \^sprite_render_y00_out_15\(1),
      I2 => \^sprite_render_y00_out_15\(0),
      I3 => \^sprite_render_y00_out_15\(2),
      I4 => \bias[4]_i_197_n_0\,
      O => \bias[4]_i_90_n_0\
    );
\bias[4]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600006006006060"
    )
        port map (
      I0 => \gfx_inst/stage3_enemy4/sel0\(2),
      I1 => \gfx_inst/stage3_enemy4/sel0\(1),
      I2 => \^sprite_render_y00_out_15\(3),
      I3 => \^sprite_render_y00_out_15\(1),
      I4 => \^sprite_render_y00_out_15\(2),
      I5 => \^sprite_render_y00_out_15\(0),
      O => \bias[4]_i_91_n_0\
    );
\bias[4]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEBAAAAA"
    )
        port map (
      I0 => \bias[4]_i_198_n_0\,
      I1 => \gfx_inst/stage3_enemy4/sel0\(0),
      I2 => \gfx_inst/stage3_enemy4/sel0\(1),
      I3 => \gfx_inst/stage3_enemy4/sel0\(3),
      I4 => \^sprite_render_y00_out_15\(3),
      I5 => \^sprite_render_y00_out_15\(2),
      O => \bias[4]_i_92_n_0\
    );
\bias[4]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEAEFEEEBAAABAAA"
    )
        port map (
      I0 => \bias[4]_i_81_n_0\,
      I1 => \^sprite_render_y00_out_15\(3),
      I2 => \^sprite_render_y00_out_15\(1),
      I3 => \bias[4]_i_180_n_0\,
      I4 => \^sprite_render_y00_out_15\(2),
      I5 => \bias[4]_i_199_n_0\,
      O => \bias[4]_i_93_n_0\
    );
\bias[4]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \bias[4]_i_35__0_0\,
      I1 => \bias[4]_i_35__0_1\,
      I2 => \bias[4]_i_35__0_2\(0),
      I3 => \bias_reg[4]_i_202_n_0\,
      I4 => \gfx_inst/stage3_enemy4/sprite_hit_x31_in\,
      I5 => \gfx_inst/stage3_enemy4/sprite_hit_y30_in\,
      O => \bias[4]_i_94_n_0\
    );
\bias[4]_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1E00"
    )
        port map (
      I0 => \bias[3]_i_55_n_0\,
      I1 => \bias[3]_i_56_n_0\,
      I2 => \gfx_inst/enemy4/sprite_data\(0),
      I3 => \bias[3]_i_57_n_0\,
      O => \bias[4]_i_95_n_0\
    );
\bias[4]_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep__1_0\(0),
      I1 => sprite_p1_x(3),
      O => \bias[4]_i_96_n_0\
    );
\bias[4]_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => sprite_p1_x(2),
      O => \bias[4]_i_97_n_0\
    );
\bias[4]_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => sprite_p1_x(1),
      O => \bias[4]_i_98_n_0\
    );
\bias[4]_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => sprite_p1_x(0),
      O => \bias[4]_i_99_n_0\
    );
\bias[4]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAEEAA00"
    )
        port map (
      I0 => \bias[4]_i_13_n_0\,
      I1 => \gfx_inst/sprite_green_stage2_e2\(0),
      I2 => \gfx_inst/sprite_green_stage2_e1\(0),
      I3 => \gfx_inst/o_red127_out\,
      I4 => \gfx_inst/o_red124_out\,
      I5 => \gfx_inst/o_red125_out\,
      O => \bias[4]_i_9__0_n_0\
    );
\bias[4]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5DFD"
    )
        port map (
      I0 => \o_tmds_reg[2]\(1),
      I1 => \^blue\(0),
      I2 => \^blue\(1),
      I3 => \^green\(0),
      O => \bias[4]_i_9__1_n_0\
    );
\bias_reg[3]_i_1000\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1007_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_1000_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_1000_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^di\(0),
      O(3 downto 2) => \NLW_bias_reg[3]_i_1000_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \gfx_inst/stage2_enemy9/sel0\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_1569_n_0\,
      S(0) => \bias[3]_i_1570_n_0\
    );
\bias_reg[3]_i_1003\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1004_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_1003_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_1003_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW_bias_reg[3]_i_1003_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^sprite_render_y00_out_11\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_1571_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[3]_i_1004\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1004_n_0\,
      CO(2) => \bias_reg[3]_i_1004_n_1\,
      CO(1) => \bias_reg[3]_i_1004_n_2\,
      CO(0) => \bias_reg[3]_i_1004_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep_0\,
      DI(0) => \^q\(0),
      O(3 downto 2) => \^sprite_render_y00_out_11\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[3]_i_1004_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_1572_n_0\,
      S(2) => \bias[3]_i_1573_n_0\,
      S(1) => \bias[3]_i_1574_n_0\,
      S(0) => \bias[3]_i_1575_n_0\
    );
\bias_reg[3]_i_1007\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1007_n_0\,
      CO(2) => \bias_reg[3]_i_1007_n_1\,
      CO(1) => \bias_reg[3]_i_1007_n_2\,
      CO(0) => \bias_reg[3]_i_1007_n_3\,
      CYINIT => '1',
      DI(3) => \^o_sx_reg[3]_rep__1_0\(0),
      DI(2 downto 1) => \^o_sx_reg[15]_0\(2 downto 1),
      DI(0) => \^o_sx_reg[0]_rep_0\,
      O(3 downto 2) => \gfx_inst/stage2_enemy9/sel0\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[3]_i_1007_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_1578_n_0\,
      S(2) => \bias[3]_i_1579_n_0\,
      S(1) => \bias[3]_i_1580_n_0\,
      S(0) => \bias[3]_i_1581_n_0\
    );
\bias_reg[3]_i_1008\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1008_n_0\,
      CO(2) => \bias_reg[3]_i_1008_n_1\,
      CO(1) => \bias_reg[3]_i_1008_n_2\,
      CO(0) => \bias_reg[3]_i_1008_n_3\,
      CYINIT => '1',
      DI(3) => \^o_sx_reg[3]_rep__1_0\(0),
      DI(2 downto 1) => \^o_sx_reg[15]_0\(2 downto 1),
      DI(0) => \^o_sx_reg[0]_rep_0\,
      O(3 downto 2) => \gfx_inst/stage3_enemy2/sel0\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[3]_i_1008_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_1582_n_0\,
      S(2) => \bias[3]_i_1583_n_0\,
      S(1) => \bias[3]_i_1584_n_0\,
      S(0) => \bias[3]_i_1585_n_0\
    );
\bias_reg[3]_i_1009\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1010_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_1009_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_1009_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW_bias_reg[3]_i_1009_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^sprite_render_y00_out_13\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_1586_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[3]_i_1010\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1010_n_0\,
      CO(2) => \bias_reg[3]_i_1010_n_1\,
      CO(1) => \bias_reg[3]_i_1010_n_2\,
      CO(0) => \bias_reg[3]_i_1010_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep_0\,
      DI(0) => \^q\(0),
      O(3 downto 2) => \^sprite_render_y00_out_13\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[3]_i_1010_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_1587_n_0\,
      S(2) => \bias[3]_i_1588_n_0\,
      S(1) => \bias[3]_i_1589_n_0\,
      S(0) => \bias[3]_i_1590_n_0\
    );
\bias_reg[3]_i_1017\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1017_n_0\,
      CO(2) => \bias_reg[3]_i_1017_n_1\,
      CO(1) => \bias_reg[3]_i_1017_n_2\,
      CO(0) => \bias_reg[3]_i_1017_n_3\,
      CYINIT => '1',
      DI(3) => \^o_sx_reg[3]_rep__1_0\(0),
      DI(2 downto 1) => \^o_sx_reg[15]_0\(2 downto 1),
      DI(0) => \^o_sx_reg[0]_rep_0\,
      O(3 downto 2) => \gfx_inst/stage3_enemy1/sel0\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[3]_i_1017_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_1591_n_0\,
      S(2) => \bias[3]_i_1592_n_0\,
      S(1) => \bias[3]_i_1593_n_0\,
      S(0) => \bias[3]_i_1594_n_0\
    );
\bias_reg[3]_i_1018\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1019_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_1018_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_1018_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW_bias_reg[3]_i_1018_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^sprite_render_y00_out_12\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_1595_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[3]_i_1019\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1019_n_0\,
      CO(2) => \bias_reg[3]_i_1019_n_1\,
      CO(1) => \bias_reg[3]_i_1019_n_2\,
      CO(0) => \bias_reg[3]_i_1019_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep_0\,
      DI(0) => \^q\(0),
      O(3 downto 2) => \^sprite_render_y00_out_12\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[3]_i_1019_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_1596_n_0\,
      S(2) => \bias[3]_i_1597_n_0\,
      S(1) => \bias[3]_i_1598_n_0\,
      S(0) => \bias[3]_i_1599_n_0\
    );
\bias_reg[3]_i_1027\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1602_n_0\,
      CO(3) => \gfx_inst/stage2_enemy9/sprite_hit_x21_in\,
      CO(2) => \bias_reg[3]_i_1027_n_1\,
      CO(1) => \bias_reg[3]_i_1027_n_2\,
      CO(0) => \bias_reg[3]_i_1027_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1603_n_0\,
      DI(2) => \bias[3]_i_1604_n_0\,
      DI(1) => \bias[3]_i_1605_n_0\,
      DI(0) => \bias[3]_i_1606_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1027_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[3]_i_603_0\(3 downto 0)
    );
\bias_reg[3]_i_1028\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1611_n_0\,
      CO(3) => \gfx_inst/stage2_enemy9/sprite_hit_y20_in\,
      CO(2) => \bias_reg[3]_i_1028_n_1\,
      CO(1) => \bias_reg[3]_i_1028_n_2\,
      CO(0) => \bias_reg[3]_i_1028_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1612_n_0\,
      DI(2) => \bias[3]_i_1613_n_0\,
      DI(1) => \bias[3]_i_1614_n_0\,
      DI(0) => \bias[3]_i_1615_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1028_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_1616_n_0\,
      S(2) => \bias[3]_i_1617_n_0\,
      S(1) => \bias[3]_i_1618_n_0\,
      S(0) => \bias[3]_i_1619_n_0\
    );
\bias_reg[3]_i_1029\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1620_n_0\,
      CO(3) => \bias_reg[3]_i_1029_n_0\,
      CO(2) => \bias_reg[3]_i_1029_n_1\,
      CO(1) => \bias_reg[3]_i_1029_n_2\,
      CO(0) => \bias_reg[3]_i_1029_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_bias_reg[3]_i_1029_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_1621_n_0\,
      S(2) => \bias[3]_i_1622_n_0\,
      S(1) => \bias[3]_i_1623_n_0\,
      S(0) => \bias[3]_i_1624_n_0\
    );
\bias_reg[3]_i_1031\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1625_n_0\,
      CO(3) => \bias_reg[3]_i_1031_n_0\,
      CO(2) => \bias_reg[3]_i_1031_n_1\,
      CO(1) => \bias_reg[3]_i_1031_n_2\,
      CO(0) => \bias_reg[3]_i_1031_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_bias_reg[3]_i_1031_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_1626_n_0\,
      S(2) => \bias[3]_i_1627_n_0\,
      S(1) => \bias[3]_i_1628_n_0\,
      S(0) => \bias[3]_i_1629_n_0\
    );
\bias_reg[3]_i_1032\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1630_n_0\,
      CO(3) => \gfx_inst/stage3_enemy2/sprite_hit_x31_in\,
      CO(2) => \bias_reg[3]_i_1032_n_1\,
      CO(1) => \bias_reg[3]_i_1032_n_2\,
      CO(0) => \bias_reg[3]_i_1032_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bias[3]_i_604_1\(3 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1032_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_1635_n_0\,
      S(2) => \bias[3]_i_1636_n_0\,
      S(1) => \bias[3]_i_1637_n_0\,
      S(0) => \bias[3]_i_1638_n_0\
    );
\bias_reg[3]_i_1034\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1641_n_0\,
      CO(3) => \gfx_inst/stage3_enemy2/sprite_hit_y30_in\,
      CO(2) => \bias_reg[3]_i_1034_n_1\,
      CO(1) => \bias_reg[3]_i_1034_n_2\,
      CO(0) => \bias_reg[3]_i_1034_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bias[3]_i_604_0\(3 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1034_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_1646_n_0\,
      S(2) => \bias[3]_i_1647_n_0\,
      S(1) => \bias[3]_i_1648_n_0\,
      S(0) => \bias[3]_i_1649_n_0\
    );
\bias_reg[3]_i_1036\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1650_n_0\,
      CO(3) => \bias_reg[3]_i_1036_n_0\,
      CO(2) => \bias_reg[3]_i_1036_n_1\,
      CO(1) => \bias_reg[3]_i_1036_n_2\,
      CO(0) => \bias_reg[3]_i_1036_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_bias_reg[3]_i_1036_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_1651_n_0\,
      S(2) => \bias[3]_i_1652_n_0\,
      S(1) => \bias[3]_i_1653_n_0\,
      S(0) => \bias[3]_i_1654_n_0\
    );
\bias_reg[3]_i_1037\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1655_n_0\,
      CO(3) => \gfx_inst/stage3_enemy1/sprite_hit_x35_in\,
      CO(2) => \bias_reg[3]_i_1037_n_1\,
      CO(1) => \bias_reg[3]_i_1037_n_2\,
      CO(0) => \bias_reg[3]_i_1037_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bias[3]_i_605_1\(3 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1037_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_1660_n_0\,
      S(2) => \bias[3]_i_1661_n_0\,
      S(1) => \bias[3]_i_1662_n_0\,
      S(0) => \bias[3]_i_1663_n_0\
    );
\bias_reg[3]_i_1039\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1666_n_0\,
      CO(3) => \gfx_inst/stage3_enemy1/sprite_hit_y34_in\,
      CO(2) => \bias_reg[3]_i_1039_n_1\,
      CO(1) => \bias_reg[3]_i_1039_n_2\,
      CO(0) => \bias_reg[3]_i_1039_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bias[3]_i_605_0\(3 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1039_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_1671_n_0\,
      S(2) => \bias[3]_i_1672_n_0\,
      S(1) => \bias[3]_i_1673_n_0\,
      S(0) => \bias[3]_i_1674_n_0\
    );
\bias_reg[3]_i_1042\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1043_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_1042_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_1042_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^di\(0),
      O(3 downto 2) => \NLW_bias_reg[3]_i_1042_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \gfx_inst/stage2_enemy7/sel0\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_1679_n_0\,
      S(0) => \bias[3]_i_1680_n_0\
    );
\bias_reg[3]_i_1043\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1043_n_0\,
      CO(2) => \bias_reg[3]_i_1043_n_1\,
      CO(1) => \bias_reg[3]_i_1043_n_2\,
      CO(0) => \bias_reg[3]_i_1043_n_3\,
      CYINIT => '1',
      DI(3) => \^o_sx_reg[3]_rep__1_0\(0),
      DI(2 downto 1) => \^o_sx_reg[15]_0\(2 downto 1),
      DI(0) => \^o_sx_reg[0]_rep_0\,
      O(3 downto 2) => \gfx_inst/stage2_enemy7/sel0\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[3]_i_1043_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_1681_n_0\,
      S(2) => \bias[3]_i_1682_n_0\,
      S(1) => \bias[3]_i_1683_n_0\,
      S(0) => \bias[3]_i_1684_n_0\
    );
\bias_reg[3]_i_1048\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1689_n_0\,
      CO(3) => \gfx_inst/stage2_enemy7/sprite_hit_x21_in\,
      CO(2) => \bias_reg[3]_i_1048_n_1\,
      CO(1) => \bias_reg[3]_i_1048_n_2\,
      CO(0) => \bias_reg[3]_i_1048_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1690_n_0\,
      DI(2) => \bias[3]_i_1691_n_0\,
      DI(1) => \bias[3]_i_1692_n_0\,
      DI(0) => \bias[3]_i_1693_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1048_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[3]_i_608_0\(3 downto 0)
    );
\bias_reg[3]_i_1049\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1698_n_0\,
      CO(3) => \gfx_inst/stage2_enemy7/sprite_hit_y20_in\,
      CO(2) => \bias_reg[3]_i_1049_n_1\,
      CO(1) => \bias_reg[3]_i_1049_n_2\,
      CO(0) => \bias_reg[3]_i_1049_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1699_n_0\,
      DI(2) => \bias[3]_i_1700_n_0\,
      DI(1) => \bias[3]_i_1701_n_0\,
      DI(0) => \bias[3]_i_1702_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1049_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_1703_n_0\,
      S(2) => \bias[3]_i_1704_n_0\,
      S(1) => \bias[3]_i_1705_n_0\,
      S(0) => \bias[3]_i_1706_n_0\
    );
\bias_reg[3]_i_1050\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1707_n_0\,
      CO(3) => \bias_reg[3]_i_1050_n_0\,
      CO(2) => \bias_reg[3]_i_1050_n_1\,
      CO(1) => \bias_reg[3]_i_1050_n_2\,
      CO(0) => \bias_reg[3]_i_1050_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_bias_reg[3]_i_1050_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_1708_n_0\,
      S(2) => \bias[3]_i_1709_n_0\,
      S(1) => \bias[3]_i_1710_n_0\,
      S(0) => \bias[3]_i_1711_n_0\
    );
\bias_reg[3]_i_1053\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1060_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_1053_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_1053_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^di\(0),
      O(3 downto 2) => \NLW_bias_reg[3]_i_1053_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \gfx_inst/stage2_enemy8/sel0\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_1712_n_0\,
      S(0) => \bias[3]_i_1713_n_0\
    );
\bias_reg[3]_i_1056\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1057_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_1056_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_1056_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW_bias_reg[3]_i_1056_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^sprite_render_y00_out_10\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_1714_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[3]_i_1057\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1057_n_0\,
      CO(2) => \bias_reg[3]_i_1057_n_1\,
      CO(1) => \bias_reg[3]_i_1057_n_2\,
      CO(0) => \bias_reg[3]_i_1057_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep_0\,
      DI(0) => \^q\(0),
      O(3 downto 2) => \^sprite_render_y00_out_10\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[3]_i_1057_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_1715_n_0\,
      S(2) => \bias[3]_i_1716_n_0\,
      S(1) => \bias[3]_i_1717_n_0\,
      S(0) => \bias[3]_i_1718_n_0\
    );
\bias_reg[3]_i_1060\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1060_n_0\,
      CO(2) => \bias_reg[3]_i_1060_n_1\,
      CO(1) => \bias_reg[3]_i_1060_n_2\,
      CO(0) => \bias_reg[3]_i_1060_n_3\,
      CYINIT => '1',
      DI(3) => \^o_sx_reg[3]_rep__1_0\(0),
      DI(2 downto 1) => \^o_sx_reg[15]_0\(2 downto 1),
      DI(0) => \^o_sx_reg[0]_rep_0\,
      O(3 downto 2) => \gfx_inst/stage2_enemy8/sel0\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[3]_i_1060_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_1721_n_0\,
      S(2) => \bias[3]_i_1722_n_0\,
      S(1) => \bias[3]_i_1723_n_0\,
      S(0) => \bias[3]_i_1724_n_0\
    );
\bias_reg[3]_i_1062\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1727_n_0\,
      CO(3) => \gfx_inst/stage2_enemy8/sprite_hit_x26_in\,
      CO(2) => \bias_reg[3]_i_1062_n_1\,
      CO(1) => \bias_reg[3]_i_1062_n_2\,
      CO(0) => \bias_reg[3]_i_1062_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1728_n_0\,
      DI(2) => \bias[3]_i_1729_n_0\,
      DI(1) => \bias[3]_i_1730_n_0\,
      DI(0) => \bias[3]_i_1731_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1062_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[3]_i_612_0\(3 downto 0)
    );
\bias_reg[3]_i_1063\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1736_n_0\,
      CO(3) => \gfx_inst/stage2_enemy8/sprite_hit_y25_in\,
      CO(2) => \bias_reg[3]_i_1063_n_1\,
      CO(1) => \bias_reg[3]_i_1063_n_2\,
      CO(0) => \bias_reg[3]_i_1063_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1737_n_0\,
      DI(2) => \bias[3]_i_1738_n_0\,
      DI(1) => \bias[3]_i_1739_n_0\,
      DI(0) => \bias[3]_i_1740_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1063_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_1741_n_0\,
      S(2) => \bias[3]_i_1742_n_0\,
      S(1) => \bias[3]_i_1743_n_0\,
      S(0) => \bias[3]_i_1744_n_0\
    );
\bias_reg[3]_i_1064\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1745_n_0\,
      CO(3) => \bias_reg[3]_i_1064_n_0\,
      CO(2) => \bias_reg[3]_i_1064_n_1\,
      CO(1) => \bias_reg[3]_i_1064_n_2\,
      CO(0) => \bias_reg[3]_i_1064_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_bias_reg[3]_i_1064_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_1746_n_0\,
      S(2) => \bias[3]_i_1747_n_0\,
      S(1) => \bias[3]_i_1748_n_0\,
      S(0) => \bias[3]_i_1749_n_0\
    );
\bias_reg[3]_i_1066\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1752_n_0\,
      CO(3) => \gfx_inst/stage2_enemy6/sprite_hit_x26_in\,
      CO(2) => \bias_reg[3]_i_1066_n_1\,
      CO(1) => \bias_reg[3]_i_1066_n_2\,
      CO(0) => \bias_reg[3]_i_1066_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1753_n_0\,
      DI(2) => \bias[3]_i_1754_n_0\,
      DI(1) => \bias[3]_i_1755_n_0\,
      DI(0) => \bias[3]_i_1756_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1066_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[3]_i_613_0\(3 downto 0)
    );
\bias_reg[3]_i_1067\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1761_n_0\,
      CO(3) => \gfx_inst/stage2_enemy6/sprite_hit_y25_in\,
      CO(2) => \bias_reg[3]_i_1067_n_1\,
      CO(1) => \bias_reg[3]_i_1067_n_2\,
      CO(0) => \bias_reg[3]_i_1067_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1762_n_0\,
      DI(2) => \bias[3]_i_1763_n_0\,
      DI(1) => \bias[3]_i_1764_n_0\,
      DI(0) => \bias[3]_i_1765_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1067_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_1766_n_0\,
      S(2) => \bias[3]_i_1767_n_0\,
      S(1) => \bias[3]_i_1768_n_0\,
      S(0) => \bias[3]_i_1769_n_0\
    );
\bias_reg[3]_i_1068\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1770_n_0\,
      CO(3) => \bias_reg[3]_i_1068_n_0\,
      CO(2) => \bias_reg[3]_i_1068_n_1\,
      CO(1) => \bias_reg[3]_i_1068_n_2\,
      CO(0) => \bias_reg[3]_i_1068_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_bias_reg[3]_i_1068_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_1771_n_0\,
      S(2) => \bias[3]_i_1772_n_0\,
      S(1) => \bias[3]_i_1773_n_0\,
      S(0) => \bias[3]_i_1774_n_0\
    );
\bias_reg[3]_i_1069\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1069_n_0\,
      CO(2) => \bias_reg[3]_i_1069_n_1\,
      CO(1) => \bias_reg[3]_i_1069_n_2\,
      CO(0) => \bias_reg[3]_i_1069_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep_0\,
      DI(0) => \^q\(0),
      O(3 downto 2) => \^sprite_render_y00_out_8\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[3]_i_1069_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_1775_n_0\,
      S(2) => \bias[3]_i_1776_n_0\,
      S(1) => \bias[3]_i_1777_n_0\,
      S(0) => \bias[3]_i_1778_n_0\
    );
\bias_reg[3]_i_1070\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1069_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_1070_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_1070_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW_bias_reg[3]_i_1070_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^sprite_render_y00_out_8\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_1779_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[3]_i_1104\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1792_n_0\,
      CO(3) => \bias_reg[3]_i_1104_n_0\,
      CO(2) => \bias_reg[3]_i_1104_n_1\,
      CO(1) => \bias_reg[3]_i_1104_n_2\,
      CO(0) => \bias_reg[3]_i_1104_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1793_n_0\,
      DI(2) => \bias[3]_i_1794_n_0\,
      DI(1) => \bias[3]_i_1795_n_0\,
      DI(0) => \bias[3]_i_1796_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1104_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_631_0\(3 downto 0)
    );
\bias_reg[3]_i_1108\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1108_n_0\,
      CO(2) => \bias_reg[3]_i_1108_n_1\,
      CO(1) => \bias_reg[3]_i_1108_n_2\,
      CO(0) => \bias_reg[3]_i_1108_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_1810_n_0\,
      DI(2) => \bias[3]_i_1811_n_0\,
      DI(1) => \bias[3]_i_1812_n_0\,
      DI(0) => \bias[3]_i_1813_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1108_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_1814_n_0\,
      S(2) => \bias[3]_i_1815_n_0\,
      S(1 downto 0) => \bias_reg[3]_i_633_0\(1 downto 0)
    );
\bias_reg[3]_i_1117\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1117_n_0\,
      CO(2) => \bias_reg[3]_i_1117_n_1\,
      CO(1) => \bias_reg[3]_i_1117_n_2\,
      CO(0) => \bias_reg[3]_i_1117_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_1818_n_0\,
      DI(2) => \bias[3]_i_1819_n_0\,
      DI(1) => \bias[3]_i_1820_n_0\,
      DI(0) => \bias[3]_i_1821_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1117_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias_reg[3]_i_634_1\(2),
      S(2) => \bias[3]_i_1823_n_0\,
      S(1 downto 0) => \bias_reg[3]_i_634_1\(1 downto 0)
    );
\bias_reg[3]_i_1126\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1126_n_0\,
      CO(2) => \bias_reg[3]_i_1126_n_1\,
      CO(1) => \bias_reg[3]_i_1126_n_2\,
      CO(0) => \bias_reg[3]_i_1126_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_1826_n_0\,
      DI(2) => \bias_reg[3]_i_635_0\(0),
      DI(1) => \bias[3]_i_1828_n_0\,
      DI(0) => \bias[3]_i_1829_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1126_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias_reg[3]_i_635_1\(2),
      S(2) => \bias[3]_i_1831_n_0\,
      S(1 downto 0) => \bias_reg[3]_i_635_1\(1 downto 0)
    );
\bias_reg[3]_i_1135\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1834_n_0\,
      CO(3) => \bias_reg[3]_i_1135_n_0\,
      CO(2) => \bias_reg[3]_i_1135_n_1\,
      CO(1) => \bias_reg[3]_i_1135_n_2\,
      CO(0) => \bias_reg[3]_i_1135_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1835_n_0\,
      DI(2) => \bias[3]_i_1836_n_0\,
      DI(1) => \bias[3]_i_1837_n_0\,
      DI(0) => \bias[3]_i_1838_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1135_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_636_0\(3 downto 0)
    );
\bias_reg[3]_i_1137\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1137_n_0\,
      CO(2) => \bias_reg[3]_i_1137_n_1\,
      CO(1) => \bias_reg[3]_i_1137_n_2\,
      CO(0) => \bias_reg[3]_i_1137_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_1843_n_0\,
      DI(2 downto 0) => \bias_reg[3]_i_637_0\(2 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1137_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias_reg[3]_i_637_1\(0),
      S(2) => \bias[3]_i_1848_n_0\,
      S(1) => \bias[3]_i_1849_n_0\,
      S(0) => \bias[3]_i_1850_n_0\
    );
\bias_reg[3]_i_1152\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1153_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_1152_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_1152_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW_bias_reg[3]_i_1152_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \gfx_inst/enemy_projectile3/sprite_render_y\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_1861_n_0\,
      S(0) => \bias[3]_i_1862_n_0\
    );
\bias_reg[3]_i_1153\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1153_n_0\,
      CO(2) => \bias_reg[3]_i_1153_n_1\,
      CO(1) => \bias_reg[3]_i_1153_n_2\,
      CO(0) => \bias_reg[3]_i_1153_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__1_0\(0),
      DI(0) => \^q\(0),
      O(3 downto 2) => \gfx_inst/enemy_projectile3/sprite_render_y\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[3]_i_1153_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_1863_n_0\,
      S(2) => \bias[3]_i_1864_n_0\,
      S(1) => \bias[3]_i_1865_n_0\,
      S(0) => \bias[3]_i_1866_n_0\
    );
\bias_reg[3]_i_1154\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1155_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_1154_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_1154_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW_bias_reg[3]_i_1154_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \gfx_inst/enemy_projectile5/sprite_render_y\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_1867_n_0\,
      S(0) => \bias[3]_i_1868_n_0\
    );
\bias_reg[3]_i_1155\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1155_n_0\,
      CO(2) => \bias_reg[3]_i_1155_n_1\,
      CO(1) => \bias_reg[3]_i_1155_n_2\,
      CO(0) => \bias_reg[3]_i_1155_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__1_0\(0),
      DI(0) => \^q\(0),
      O(3 downto 2) => \gfx_inst/enemy_projectile5/sprite_render_y\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[3]_i_1155_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_1869_n_0\,
      S(2) => \bias[3]_i_1870_n_0\,
      S(1) => \bias[3]_i_1871_n_0\,
      S(0) => \bias[3]_i_1872_n_0\
    );
\bias_reg[3]_i_1165\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1875_n_0\,
      CO(3) => \gfx_inst/enemy_projectile2_6/sprite_hit_y11_in\,
      CO(2) => \bias_reg[3]_i_1165_n_1\,
      CO(1) => \bias_reg[3]_i_1165_n_2\,
      CO(0) => \bias_reg[3]_i_1165_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1876_n_0\,
      DI(2) => \bias[3]_i_1877_n_0\,
      DI(1) => \bias[3]_i_1878_n_0\,
      DI(0) => \bias[3]_i_1879_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1165_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[3]_i_667_0\(3 downto 0)
    );
\bias_reg[3]_i_1166\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1884_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_1166_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_1166_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bias_reg[3]_i_1166_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_1885_n_0\
    );
\bias_reg[3]_i_1167\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1886_n_0\,
      CO(3) => \gfx_inst/enemy_projectile2_6/sprite_hit_x12_in\,
      CO(2) => \bias_reg[3]_i_1167_n_1\,
      CO(1) => \bias_reg[3]_i_1167_n_2\,
      CO(0) => \bias_reg[3]_i_1167_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1887_n_0\,
      DI(2) => \bias[3]_i_1888_n_0\,
      DI(1) => \bias[3]_i_1889_n_0\,
      DI(0) => \bias[3]_i_1890_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1167_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[3]_i_667_1\(3 downto 0)
    );
\bias_reg[3]_i_1175\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1897_n_0\,
      CO(3) => \gfx_inst/enemy_projectile2_8/sprite_hit_y11_in\,
      CO(2) => \bias_reg[3]_i_1175_n_1\,
      CO(1) => \bias_reg[3]_i_1175_n_2\,
      CO(0) => \bias_reg[3]_i_1175_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1898_n_0\,
      DI(2) => \bias[3]_i_1899_n_0\,
      DI(1) => \bias[3]_i_1900_n_0\,
      DI(0) => \bias[3]_i_1901_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1175_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[3]_i_670_0\(3 downto 0)
    );
\bias_reg[3]_i_1176\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1906_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_1176_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_1176_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bias_reg[3]_i_1176_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_1907_n_0\
    );
\bias_reg[3]_i_1177\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1908_n_0\,
      CO(3) => \gfx_inst/enemy_projectile2_8/sprite_hit_x12_in\,
      CO(2) => \bias_reg[3]_i_1177_n_1\,
      CO(1) => \bias_reg[3]_i_1177_n_2\,
      CO(0) => \bias_reg[3]_i_1177_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1909_n_0\,
      DI(2) => \bias[3]_i_1910_n_0\,
      DI(1) => \bias[3]_i_1911_n_0\,
      DI(0) => \bias[3]_i_1912_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1177_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[3]_i_670_1\(3 downto 0)
    );
\bias_reg[3]_i_1185\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1919_n_0\,
      CO(3) => \gfx_inst/enemy_projectile2_4/sprite_hit_y11_in\,
      CO(2) => \bias_reg[3]_i_1185_n_1\,
      CO(1) => \bias_reg[3]_i_1185_n_2\,
      CO(0) => \bias_reg[3]_i_1185_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1920_n_0\,
      DI(2) => \bias[3]_i_1921_n_0\,
      DI(1) => \bias[3]_i_1922_n_0\,
      DI(0) => \bias[3]_i_1923_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1185_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[3]_i_673_0\(3 downto 0)
    );
\bias_reg[3]_i_1186\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1928_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_1186_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_1186_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bias_reg[3]_i_1186_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_1929_n_0\
    );
\bias_reg[3]_i_1187\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1930_n_0\,
      CO(3) => \gfx_inst/enemy_projectile2_4/sprite_hit_x12_in\,
      CO(2) => \bias_reg[3]_i_1187_n_1\,
      CO(1) => \bias_reg[3]_i_1187_n_2\,
      CO(0) => \bias_reg[3]_i_1187_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1931_n_0\,
      DI(2) => \bias[3]_i_1932_n_0\,
      DI(1) => \bias[3]_i_1933_n_0\,
      DI(0) => \bias[3]_i_1934_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1187_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[3]_i_673_1\(3 downto 0)
    );
\bias_reg[3]_i_1195\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1941_n_0\,
      CO(3) => \gfx_inst/enemy_projectile3_3/sprite_hit_y11_in\,
      CO(2) => \bias_reg[3]_i_1195_n_1\,
      CO(1) => \bias_reg[3]_i_1195_n_2\,
      CO(0) => \bias_reg[3]_i_1195_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1942_n_0\,
      DI(2) => \bias[3]_i_1943_n_0\,
      DI(1) => \bias[3]_i_1944_n_0\,
      DI(0) => \bias[3]_i_1945_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1195_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[3]_i_676_0\(3 downto 0)
    );
\bias_reg[3]_i_1196\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1950_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_1196_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_1196_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bias_reg[3]_i_1196_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_1951_n_0\
    );
\bias_reg[3]_i_1197\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1952_n_0\,
      CO(3) => \gfx_inst/enemy_projectile3_3/sprite_hit_x12_in\,
      CO(2) => \bias_reg[3]_i_1197_n_1\,
      CO(1) => \bias_reg[3]_i_1197_n_2\,
      CO(0) => \bias_reg[3]_i_1197_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1953_n_0\,
      DI(2) => \bias[3]_i_1954_n_0\,
      DI(1) => \bias[3]_i_1955_n_0\,
      DI(0) => \bias[3]_i_1956_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1197_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[3]_i_676_1\(3 downto 0)
    );
\bias_reg[3]_i_1205\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1963_n_0\,
      CO(3) => \gfx_inst/enemy_projectile3_5/sprite_hit_y11_in\,
      CO(2) => \bias_reg[3]_i_1205_n_1\,
      CO(1) => \bias_reg[3]_i_1205_n_2\,
      CO(0) => \bias_reg[3]_i_1205_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1964_n_0\,
      DI(2) => \bias[3]_i_1965_n_0\,
      DI(1) => \bias[3]_i_1966_n_0\,
      DI(0) => \bias[3]_i_1967_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1205_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[3]_i_679_0\(3 downto 0)
    );
\bias_reg[3]_i_1206\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1972_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_1206_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_1206_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bias_reg[3]_i_1206_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_1973_n_0\
    );
\bias_reg[3]_i_1207\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1974_n_0\,
      CO(3) => \gfx_inst/enemy_projectile3_5/sprite_hit_x12_in\,
      CO(2) => \bias_reg[3]_i_1207_n_1\,
      CO(1) => \bias_reg[3]_i_1207_n_2\,
      CO(0) => \bias_reg[3]_i_1207_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1975_n_0\,
      DI(2) => \bias[3]_i_1976_n_0\,
      DI(1) => \bias[3]_i_1977_n_0\,
      DI(0) => \bias[3]_i_1978_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1207_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[3]_i_679_1\(3 downto 0)
    );
\bias_reg[3]_i_1215\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1985_n_0\,
      CO(3) => \gfx_inst/enemy_projectile3_1/sprite_hit_y11_in\,
      CO(2) => \bias_reg[3]_i_1215_n_1\,
      CO(1) => \bias_reg[3]_i_1215_n_2\,
      CO(0) => \bias_reg[3]_i_1215_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1986_n_0\,
      DI(2) => \bias[3]_i_1987_n_0\,
      DI(1) => \bias[3]_i_1988_n_0\,
      DI(0) => \bias[3]_i_1989_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1215_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[3]_i_682_0\(3 downto 0)
    );
\bias_reg[3]_i_1216\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1994_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_1216_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_1216_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bias_reg[3]_i_1216_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_1995_n_0\
    );
\bias_reg[3]_i_1217\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1996_n_0\,
      CO(3) => \gfx_inst/enemy_projectile3_1/sprite_hit_x12_in\,
      CO(2) => \bias_reg[3]_i_1217_n_1\,
      CO(1) => \bias_reg[3]_i_1217_n_2\,
      CO(0) => \bias_reg[3]_i_1217_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1997_n_0\,
      DI(2) => \bias[3]_i_1998_n_0\,
      DI(1) => \bias[3]_i_1999_n_0\,
      DI(0) => \bias[3]_i_2000_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1217_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[3]_i_682_1\(3 downto 0)
    );
\bias_reg[3]_i_1224\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1224_n_0\,
      CO(2) => \bias_reg[3]_i_1224_n_1\,
      CO(1) => \bias_reg[3]_i_1224_n_2\,
      CO(0) => \bias_reg[3]_i_1224_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_2005_n_0\,
      DI(2) => \bias_reg[3]_i_685_0\(0),
      DI(1) => \bias[3]_i_2007_n_0\,
      DI(0) => \bias[3]_i_2008_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1224_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias_reg[3]_i_685_1\(2),
      S(2) => \bias[3]_i_2010_n_0\,
      S(1 downto 0) => \bias_reg[3]_i_685_1\(1 downto 0)
    );
\bias_reg[3]_i_1233\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2013_n_0\,
      CO(3) => \bias_reg[3]_i_1233_n_0\,
      CO(2) => \bias_reg[3]_i_1233_n_1\,
      CO(1) => \bias_reg[3]_i_1233_n_2\,
      CO(0) => \bias_reg[3]_i_1233_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2014_n_0\,
      DI(2) => \bias[3]_i_2015_n_0\,
      DI(1) => \bias[3]_i_2016_n_0\,
      DI(0) => \bias[3]_i_2017_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1233_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_686_0\(3 downto 0)
    );
\bias_reg[3]_i_1235\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1235_n_0\,
      CO(2) => \bias_reg[3]_i_1235_n_1\,
      CO(1) => \bias_reg[3]_i_1235_n_2\,
      CO(0) => \bias_reg[3]_i_1235_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_2022_n_0\,
      DI(2 downto 0) => \bias_reg[3]_i_687_0\(2 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1235_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias_reg[3]_i_687_1\(0),
      S(2) => \bias[3]_i_2027_n_0\,
      S(1) => \bias[3]_i_2028_n_0\,
      S(0) => \bias[3]_i_2029_n_0\
    );
\bias_reg[3]_i_124\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_124_n_0\,
      CO(2) => \bias_reg[3]_i_124_n_1\,
      CO(1) => \bias_reg[3]_i_124_n_2\,
      CO(0) => \bias_reg[3]_i_124_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_326_n_0\,
      DI(2) => \bias[3]_i_327_n_0\,
      DI(1) => \bias[3]_i_328_n_0\,
      DI(0) => \bias[3]_i_329_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_124_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_48_0\(3 downto 0)
    );
\bias_reg[3]_i_1247\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2041_n_0\,
      CO(3) => \gfx_inst/enemy_projectile2_2/sprite_hit_y11_in\,
      CO(2) => \bias_reg[3]_i_1247_n_1\,
      CO(1) => \bias_reg[3]_i_1247_n_2\,
      CO(0) => \bias_reg[3]_i_1247_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2042_n_0\,
      DI(2) => \bias[3]_i_2043_n_0\,
      DI(1) => \bias[3]_i_2044_n_0\,
      DI(0) => \bias[3]_i_2045_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1247_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[3]_i_689_0\(3 downto 0)
    );
\bias_reg[3]_i_1248\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2050_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_1248_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_1248_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bias_reg[3]_i_1248_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_2051_n_0\
    );
\bias_reg[3]_i_1249\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2052_n_0\,
      CO(3) => \gfx_inst/enemy_projectile2_2/sprite_hit_x12_in\,
      CO(2) => \bias_reg[3]_i_1249_n_1\,
      CO(1) => \bias_reg[3]_i_1249_n_2\,
      CO(0) => \bias_reg[3]_i_1249_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2053_n_0\,
      DI(2) => \bias[3]_i_2054_n_0\,
      DI(1) => \bias[3]_i_2055_n_0\,
      DI(0) => \bias[3]_i_2056_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1249_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[3]_i_689_1\(3 downto 0)
    );
\bias_reg[3]_i_1256\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1256_n_0\,
      CO(2) => \bias_reg[3]_i_1256_n_1\,
      CO(1) => \bias_reg[3]_i_1256_n_2\,
      CO(0) => \bias_reg[3]_i_1256_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_2061_n_0\,
      DI(2) => \bias_reg[3]_i_692_0\(0),
      DI(1) => \bias[3]_i_2063_n_0\,
      DI(0) => \bias[3]_i_2064_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1256_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias_reg[3]_i_692_1\(2),
      S(2) => \bias[3]_i_2066_n_0\,
      S(1 downto 0) => \bias_reg[3]_i_692_1\(1 downto 0)
    );
\bias_reg[3]_i_1265\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2069_n_0\,
      CO(3) => \bias_reg[3]_i_1265_n_0\,
      CO(2) => \bias_reg[3]_i_1265_n_1\,
      CO(1) => \bias_reg[3]_i_1265_n_2\,
      CO(0) => \bias_reg[3]_i_1265_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2070_n_0\,
      DI(2) => \bias[3]_i_2071_n_0\,
      DI(1) => \bias[3]_i_2072_n_0\,
      DI(0) => \bias[3]_i_2073_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1265_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_693_0\(3 downto 0)
    );
\bias_reg[3]_i_1267\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1267_n_0\,
      CO(2) => \bias_reg[3]_i_1267_n_1\,
      CO(1) => \bias_reg[3]_i_1267_n_2\,
      CO(0) => \bias_reg[3]_i_1267_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_2078_n_0\,
      DI(2 downto 0) => \bias_reg[3]_i_694_0\(2 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1267_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias_reg[3]_i_694_1\(0),
      S(2) => \bias[3]_i_2083_n_0\,
      S(1) => \bias[3]_i_2084_n_0\,
      S(0) => \bias[3]_i_2085_n_0\
    );
\bias_reg[3]_i_1282\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1282_n_0\,
      CO(2) => \bias_reg[3]_i_1282_n_1\,
      CO(1) => \bias_reg[3]_i_1282_n_2\,
      CO(0) => \bias_reg[3]_i_1282_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__0_0\,
      DI(0) => \^o_sy_reg[0]_rep_0\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1282_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2095_n_0\,
      S(2) => \bias[3]_i_2096_n_0\,
      S(1) => \bias[3]_i_2097_n_0\,
      S(0) => \bias[3]_i_2098_n_0\
    );
\bias_reg[3]_i_1293\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1293_n_0\,
      CO(2) => \bias_reg[3]_i_1293_n_1\,
      CO(1) => \bias_reg[3]_i_1293_n_2\,
      CO(0) => \bias_reg[3]_i_1293_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__0_0\,
      DI(0) => \^o_sy_reg[0]_rep_0\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1293_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2099_n_0\,
      S(2) => \bias[3]_i_2100_n_0\,
      S(1) => \bias[3]_i_2101_n_0\,
      S(0) => \bias[3]_i_2102_n_0\
    );
\bias_reg[3]_i_1308\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2103_n_0\,
      CO(3) => \bias_reg[3]_i_1308_n_0\,
      CO(2) => \bias_reg[3]_i_1308_n_1\,
      CO(1) => \bias_reg[3]_i_1308_n_2\,
      CO(0) => \bias_reg[3]_i_1308_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2104_n_0\,
      DI(2) => sprite_p1_x(6),
      DI(1) => \^o_sx_reg[5]_rep__0_0\,
      DI(0) => \^o_sx_reg[4]_rep__0_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1308_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \bias_reg[3]_i_794_0\(1 downto 0),
      S(1) => \bias[3]_i_2107_n_0\,
      S(0) => \bias[3]_i_2108_n_0\
    );
\bias_reg[3]_i_133\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_133_n_0\,
      CO(2) => \bias_reg[3]_i_133_n_1\,
      CO(1) => \bias_reg[3]_i_133_n_2\,
      CO(0) => \bias_reg[3]_i_133_n_3\,
      CYINIT => '1',
      DI(3) => \bias_reg[3]_i_49_0\(1),
      DI(2) => \^o_sy_reg[5]_rep_0\,
      DI(1) => \bias[3]_i_335_n_0\,
      DI(0) => \bias_reg[3]_i_49_0\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_133_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_337_n_0\,
      S(2) => \bias[3]_i_338_n_0\,
      S(1) => \bias[3]_i_339_n_0\,
      S(0) => \bias_reg[3]_i_49_1\(0)
    );
\bias_reg[3]_i_1399\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1399_n_0\,
      CO(2) => \bias_reg[3]_i_1399_n_1\,
      CO(1) => \bias_reg[3]_i_1399_n_2\,
      CO(0) => \bias_reg[3]_i_1399_n_3\,
      CYINIT => '1',
      DI(3) => \^o_sx_reg[3]_rep__1_0\(0),
      DI(2 downto 1) => \^o_sx_reg[15]_0\(2 downto 1),
      DI(0) => \^o_sx_reg[0]_rep_0\,
      O(3 downto 2) => \gfx_inst/stage2_enemy1/sel0\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[3]_i_1399_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_2121_n_0\,
      S(2) => \bias[3]_i_2122_n_0\,
      S(1) => \bias[3]_i_2123_n_0\,
      S(0) => \bias[3]_i_2124_n_0\
    );
\bias_reg[3]_i_1407\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2125_n_0\,
      CO(3) => \o_sx_reg[14]_5\(0),
      CO(2) => \bias_reg[3]_i_1407_n_1\,
      CO(1) => \bias_reg[3]_i_1407_n_2\,
      CO(0) => \bias_reg[3]_i_1407_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2126_n_0\,
      DI(2) => \bias[3]_i_2127_n_0\,
      DI(1) => \bias[3]_i_2128_n_0\,
      DI(0) => \bias[3]_i_2129_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1407_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2130_n_0\,
      S(2) => \bias[3]_i_2131_n_0\,
      S(1) => \bias[3]_i_2132_n_0\,
      S(0) => \bias[3]_i_2133_n_0\
    );
\bias_reg[3]_i_1409\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1409_n_0\,
      CO(2) => \bias_reg[3]_i_1409_n_1\,
      CO(1) => \bias_reg[3]_i_1409_n_2\,
      CO(0) => \bias_reg[3]_i_1409_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_2134_n_0\,
      DI(2) => \bias[3]_i_2135_n_0\,
      DI(1) => \bias[3]_i_2136_n_0\,
      DI(0) => \bias[3]_i_2137_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1409_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_934_8\(3 downto 0)
    );
\bias_reg[3]_i_1418\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1418_n_0\,
      CO(2) => \bias_reg[3]_i_1418_n_1\,
      CO(1) => \bias_reg[3]_i_1418_n_2\,
      CO(0) => \bias_reg[3]_i_1418_n_3\,
      CYINIT => '1',
      DI(3) => \bias_reg[3]_i_935_0\(1),
      DI(2) => \^o_sy_reg[5]_rep_0\,
      DI(1) => \bias[3]_i_2143_n_0\,
      DI(0) => \bias_reg[3]_i_935_0\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1418_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2145_n_0\,
      S(2) => \bias[3]_i_2146_n_0\,
      S(1) => \bias[3]_i_2147_n_0\,
      S(0) => \bias_reg[3]_i_935_1\(0)
    );
\bias_reg[3]_i_142\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_341_n_0\,
      CO(3) => \bias_reg[3]_i_142_n_0\,
      CO(2) => \bias_reg[3]_i_142_n_1\,
      CO(1) => \bias_reg[3]_i_142_n_2\,
      CO(0) => \bias_reg[3]_i_142_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"111",
      DI(0) => \^o_sy_reg[7]_rep_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_142_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_342_n_0\,
      S(2) => \bias[3]_i_343_n_0\,
      S(1) => \bias[3]_i_344_n_0\,
      S(0) => \bias_reg[3]_i_50_0\(0)
    );
\bias_reg[3]_i_1427\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2149_n_0\,
      CO(3) => \bias_reg[3]_i_1427_n_0\,
      CO(2) => \bias_reg[3]_i_1427_n_1\,
      CO(1) => \bias_reg[3]_i_1427_n_2\,
      CO(0) => \bias_reg[3]_i_1427_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"111",
      DI(0) => \^o_sy_reg[7]_rep_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1427_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2150_n_0\,
      S(2) => \bias[3]_i_2151_n_0\,
      S(1) => \bias[3]_i_2152_n_0\,
      S(0) => \bias_reg[3]_i_936_0\(0)
    );
\bias_reg[3]_i_1432\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2154_n_0\,
      CO(3) => \o_sx_reg[14]_6\(0),
      CO(2) => \bias_reg[3]_i_1432_n_1\,
      CO(1) => \bias_reg[3]_i_1432_n_2\,
      CO(0) => \bias_reg[3]_i_1432_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2155_n_0\,
      DI(2) => \bias[3]_i_2156_n_0\,
      DI(1) => \bias[3]_i_2157_n_0\,
      DI(0) => \bias[3]_i_2158_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1432_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2159_n_0\,
      S(2) => \bias[3]_i_2160_n_0\,
      S(1) => \bias[3]_i_2161_n_0\,
      S(0) => \bias[3]_i_2162_n_0\
    );
\bias_reg[3]_i_1434\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1434_n_0\,
      CO(2) => \bias_reg[3]_i_1434_n_1\,
      CO(1) => \bias_reg[3]_i_1434_n_2\,
      CO(0) => \bias_reg[3]_i_1434_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_2163_n_0\,
      DI(2) => \bias[3]_i_2164_n_0\,
      DI(1) => \bias[3]_i_2165_n_0\,
      DI(0) => \bias[3]_i_2166_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1434_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_938_0\(3 downto 0)
    );
\bias_reg[3]_i_1443\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1443_n_0\,
      CO(2) => \bias_reg[3]_i_1443_n_1\,
      CO(1) => \bias_reg[3]_i_1443_n_2\,
      CO(0) => \bias_reg[3]_i_1443_n_3\,
      CYINIT => '1',
      DI(3) => \bias_reg[3]_i_939_0\(1),
      DI(2) => \^o_sy_reg[5]_rep_0\,
      DI(1) => \bias[3]_i_2172_n_0\,
      DI(0) => \bias_reg[3]_i_939_0\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1443_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2174_n_0\,
      S(2) => \bias[3]_i_2175_n_0\,
      S(1) => \bias[3]_i_2176_n_0\,
      S(0) => \bias_reg[3]_i_939_1\(0)
    );
\bias_reg[3]_i_1452\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2178_n_0\,
      CO(3) => \bias_reg[3]_i_1452_n_0\,
      CO(2) => \bias_reg[3]_i_1452_n_1\,
      CO(1) => \bias_reg[3]_i_1452_n_2\,
      CO(0) => \bias_reg[3]_i_1452_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"111",
      DI(0) => \^o_sy_reg[7]_rep_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1452_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2179_n_0\,
      S(2) => \bias[3]_i_2180_n_0\,
      S(1) => \bias[3]_i_2181_n_0\,
      S(0) => \bias_reg[3]_i_940_0\(0)
    );
\bias_reg[3]_i_147\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_346_n_0\,
      CO(3) => \o_sx_reg[14]_2\(0),
      CO(2) => \bias_reg[3]_i_147_n_1\,
      CO(1) => \bias_reg[3]_i_147_n_2\,
      CO(0) => \bias_reg[3]_i_147_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_347_n_0\,
      DI(2) => \bias[3]_i_348_n_0\,
      DI(1) => \bias[3]_i_349_n_0\,
      DI(0) => \bias[3]_i_350_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_147_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_351_n_0\,
      S(2) => \bias[3]_i_352_n_0\,
      S(1) => \bias[3]_i_353_n_0\,
      S(0) => \bias[3]_i_354_n_0\
    );
\bias_reg[3]_i_1482\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1482_n_0\,
      CO(2) => \bias_reg[3]_i_1482_n_1\,
      CO(1) => \bias_reg[3]_i_1482_n_2\,
      CO(0) => \bias_reg[3]_i_1482_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep_0\,
      DI(0) => \^q\(0),
      O(3 downto 2) => \^sprite_render_y00_out_6\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[3]_i_1482_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_2188_n_0\,
      S(2) => \bias[3]_i_2189_n_0\,
      S(1) => \bias[3]_i_2190_n_0\,
      S(0) => \bias[3]_i_2191_n_0\
    );
\bias_reg[3]_i_1483\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1482_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_1483_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_1483_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW_bias_reg[3]_i_1483_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^sprite_render_y00_out_6\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_2192_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[3]_i_1494\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2193_n_0\,
      CO(3) => \o_sx_reg[14]_7\(0),
      CO(2) => \bias_reg[3]_i_1494_n_1\,
      CO(1) => \bias_reg[3]_i_1494_n_2\,
      CO(0) => \bias_reg[3]_i_1494_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2194_n_0\,
      DI(2) => \bias[3]_i_2195_n_0\,
      DI(1) => \bias[3]_i_2196_n_0\,
      DI(0) => \bias[3]_i_2197_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1494_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2198_n_0\,
      S(2) => \bias[3]_i_2199_n_0\,
      S(1) => \bias[3]_i_2200_n_0\,
      S(0) => \bias[3]_i_2201_n_0\
    );
\bias_reg[3]_i_1496\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1496_n_0\,
      CO(2) => \bias_reg[3]_i_1496_n_1\,
      CO(1) => \bias_reg[3]_i_1496_n_2\,
      CO(0) => \bias_reg[3]_i_1496_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_2202_n_0\,
      DI(2) => \bias[3]_i_2203_n_0\,
      DI(1) => \bias[3]_i_2204_n_0\,
      DI(0) => \bias[3]_i_2205_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1496_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_987_8\(3 downto 0)
    );
\bias_reg[3]_i_1505\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1505_n_0\,
      CO(2) => \bias_reg[3]_i_1505_n_1\,
      CO(1) => \bias_reg[3]_i_1505_n_2\,
      CO(0) => \bias_reg[3]_i_1505_n_3\,
      CYINIT => '1',
      DI(3) => \bias_reg[3]_i_988_0\(1),
      DI(2) => \^q\(4),
      DI(1) => \bias[3]_i_2211_n_0\,
      DI(0) => \bias_reg[3]_i_988_0\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1505_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2213_n_0\,
      S(2) => \bias[3]_i_2214_n_0\,
      S(1) => \bias[3]_i_2215_n_0\,
      S(0) => \bias_reg[3]_i_988_1\(0)
    );
\bias_reg[3]_i_1514\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2217_n_0\,
      CO(3) => \bias_reg[3]_i_1514_n_0\,
      CO(2) => \bias_reg[3]_i_1514_n_1\,
      CO(1) => \bias_reg[3]_i_1514_n_2\,
      CO(0) => \bias_reg[3]_i_1514_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"111",
      DI(0) => \^o_sy_reg[7]_rep_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1514_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2218_n_0\,
      S(2) => \bias[3]_i_2219_n_0\,
      S(1) => \bias[3]_i_2220_n_0\,
      S(0) => \bias_reg[3]_i_989_0\(0)
    );
\bias_reg[3]_i_1519\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2222_n_0\,
      CO(3) => \o_sx_reg[14]_9\(0),
      CO(2) => \bias_reg[3]_i_1519_n_1\,
      CO(1) => \bias_reg[3]_i_1519_n_2\,
      CO(0) => \bias_reg[3]_i_1519_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2223_n_0\,
      DI(2) => \bias[3]_i_2224_n_0\,
      DI(1) => \bias[3]_i_2225_n_0\,
      DI(0) => \bias[3]_i_2226_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1519_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2227_n_0\,
      S(2) => \bias[3]_i_2228_n_0\,
      S(1) => \bias[3]_i_2229_n_0\,
      S(0) => \bias[3]_i_2230_n_0\
    );
\bias_reg[3]_i_1521\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1521_n_0\,
      CO(2) => \bias_reg[3]_i_1521_n_1\,
      CO(1) => \bias_reg[3]_i_1521_n_2\,
      CO(0) => \bias_reg[3]_i_1521_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_2231_n_0\,
      DI(2) => \bias[3]_i_2232_n_0\,
      DI(1) => \bias[3]_i_2233_n_0\,
      DI(0) => \bias[3]_i_2234_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1521_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_991_8\(3 downto 0)
    );
\bias_reg[3]_i_1530\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1530_n_0\,
      CO(2) => \bias_reg[3]_i_1530_n_1\,
      CO(1) => \bias_reg[3]_i_1530_n_2\,
      CO(0) => \bias_reg[3]_i_1530_n_3\,
      CYINIT => '1',
      DI(3) => \bias_reg[3]_i_992_0\(1),
      DI(2) => \^q\(4),
      DI(1) => \bias[3]_i_2240_n_0\,
      DI(0) => \bias_reg[3]_i_992_0\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1530_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2242_n_0\,
      S(2) => \bias[3]_i_2243_n_0\,
      S(1) => \bias[3]_i_2244_n_0\,
      S(0) => \bias_reg[3]_i_992_1\(0)
    );
\bias_reg[3]_i_1539\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2246_n_0\,
      CO(3) => \bias_reg[3]_i_1539_n_0\,
      CO(2) => \bias_reg[3]_i_1539_n_1\,
      CO(1) => \bias_reg[3]_i_1539_n_2\,
      CO(0) => \bias_reg[3]_i_1539_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"111",
      DI(0) => \^o_sy_reg[7]_rep_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1539_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2247_n_0\,
      S(2) => \bias[3]_i_2248_n_0\,
      S(1) => \bias[3]_i_2249_n_0\,
      S(0) => \bias_reg[3]_i_993_0\(0)
    );
\bias_reg[3]_i_1544\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2251_n_0\,
      CO(3) => \o_sx_reg[14]_8\(0),
      CO(2) => \bias_reg[3]_i_1544_n_1\,
      CO(1) => \bias_reg[3]_i_1544_n_2\,
      CO(0) => \bias_reg[3]_i_1544_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2252_n_0\,
      DI(2) => \bias[3]_i_2253_n_0\,
      DI(1) => \bias[3]_i_2254_n_0\,
      DI(0) => \bias[3]_i_2255_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1544_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2256_n_0\,
      S(2) => \bias[3]_i_2257_n_0\,
      S(1) => \bias[3]_i_2258_n_0\,
      S(0) => \bias[3]_i_2259_n_0\
    );
\bias_reg[3]_i_1546\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1546_n_0\,
      CO(2) => \bias_reg[3]_i_1546_n_1\,
      CO(1) => \bias_reg[3]_i_1546_n_2\,
      CO(0) => \bias_reg[3]_i_1546_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_2260_n_0\,
      DI(2) => \bias[3]_i_2261_n_0\,
      DI(1) => \bias[3]_i_2262_n_0\,
      DI(0) => \bias[3]_i_2263_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1546_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_995_0\(3 downto 0)
    );
\bias_reg[3]_i_1555\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1555_n_0\,
      CO(2) => \bias_reg[3]_i_1555_n_1\,
      CO(1) => \bias_reg[3]_i_1555_n_2\,
      CO(0) => \bias_reg[3]_i_1555_n_3\,
      CYINIT => '1',
      DI(3) => \bias_reg[3]_i_996_0\(1),
      DI(2) => \^q\(4),
      DI(1) => \bias[3]_i_2269_n_0\,
      DI(0) => \bias_reg[3]_i_996_0\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1555_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2271_n_0\,
      S(2) => \bias[3]_i_2272_n_0\,
      S(1) => \bias[3]_i_2273_n_0\,
      S(0) => \bias_reg[3]_i_996_1\(0)
    );
\bias_reg[3]_i_1564\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2275_n_0\,
      CO(3) => \bias_reg[3]_i_1564_n_0\,
      CO(2) => \bias_reg[3]_i_1564_n_1\,
      CO(1) => \bias_reg[3]_i_1564_n_2\,
      CO(0) => \bias_reg[3]_i_1564_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"111",
      DI(0) => \^o_sy_reg[7]_rep_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1564_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2276_n_0\,
      S(2) => \bias[3]_i_2277_n_0\,
      S(1) => \bias[3]_i_2278_n_0\,
      S(0) => \bias_reg[3]_i_997_0\(0)
    );
\bias_reg[3]_i_157\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_168_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_157_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_157_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^o_sx_reg[4]_rep__0_0\,
      O(3 downto 2) => \NLW_bias_reg[3]_i_157_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \gfx_inst/enemy4/sel0\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_355_n_0\,
      S(0) => \bias[3]_i_356_n_0\
    );
\bias_reg[3]_i_160\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_161_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_160_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_160_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW_bias_reg[3]_i_160_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^sprite_render_y00_out_1\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_357_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[3]_i_1600\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2280_n_0\,
      CO(3) => \o_sx_reg[14]_13\(0),
      CO(2) => \bias_reg[3]_i_1600_n_1\,
      CO(1) => \bias_reg[3]_i_1600_n_2\,
      CO(0) => \bias_reg[3]_i_1600_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2281_n_0\,
      DI(2) => \bias[3]_i_2282_n_0\,
      DI(1) => \bias[3]_i_2283_n_0\,
      DI(0) => \bias[3]_i_2284_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1600_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2285_n_0\,
      S(2) => \bias[3]_i_2286_n_0\,
      S(1) => \bias[3]_i_2287_n_0\,
      S(0) => \bias[3]_i_2288_n_0\
    );
\bias_reg[3]_i_1602\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1602_n_0\,
      CO(2) => \bias_reg[3]_i_1602_n_1\,
      CO(1) => \bias_reg[3]_i_1602_n_2\,
      CO(0) => \bias_reg[3]_i_1602_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_2289_n_0\,
      DI(2) => \bias[3]_i_2290_n_0\,
      DI(1) => \bias[3]_i_2291_n_0\,
      DI(0) => \bias[3]_i_2292_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1602_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_1027_8\(3 downto 0)
    );
\bias_reg[3]_i_161\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_161_n_0\,
      CO(2) => \bias_reg[3]_i_161_n_1\,
      CO(1) => \bias_reg[3]_i_161_n_2\,
      CO(0) => \bias_reg[3]_i_161_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => sy(1),
      DI(0) => \^o_sy_reg[0]_rep_0\(0),
      O(3 downto 2) => \^sprite_render_y00_out_1\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[3]_i_161_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_358_n_0\,
      S(2) => \bias[3]_i_359_n_0\,
      S(1) => \bias[3]_i_360_n_0\,
      S(0) => \bias[3]_i_361_n_0\
    );
\bias_reg[3]_i_1611\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1611_n_0\,
      CO(2) => \bias_reg[3]_i_1611_n_1\,
      CO(1) => \bias_reg[3]_i_1611_n_2\,
      CO(0) => \bias_reg[3]_i_1611_n_3\,
      CYINIT => '1',
      DI(3) => \bias_reg[3]_i_1028_0\(1),
      DI(2) => \^q\(4),
      DI(1) => \bias[3]_i_2298_n_0\,
      DI(0) => \bias_reg[3]_i_1028_0\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1611_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2300_n_0\,
      S(2) => \bias[3]_i_2301_n_0\,
      S(1) => \bias[3]_i_2302_n_0\,
      S(0) => \bias_reg[3]_i_1028_1\(0)
    );
\bias_reg[3]_i_162\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_362_n_0\,
      CO(3) => \gfx_inst/enemy4/sprite_hit_x17_in\,
      CO(2) => \bias_reg[3]_i_162_n_1\,
      CO(1) => \bias_reg[3]_i_162_n_2\,
      CO(0) => \bias_reg[3]_i_162_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_363_n_0\,
      DI(2) => \bias[3]_i_364_n_0\,
      DI(1) => \bias[3]_i_365_n_0\,
      DI(0) => \bias[3]_i_366_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_162_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[3]_i_57_0\(3 downto 0)
    );
\bias_reg[3]_i_1620\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2304_n_0\,
      CO(3) => \bias_reg[3]_i_1620_n_0\,
      CO(2) => \bias_reg[3]_i_1620_n_1\,
      CO(1) => \bias_reg[3]_i_1620_n_2\,
      CO(0) => \bias_reg[3]_i_1620_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"111",
      DI(0) => \^o_sy_reg[7]_rep_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1620_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2305_n_0\,
      S(2) => \bias[3]_i_2306_n_0\,
      S(1) => \bias[3]_i_2307_n_0\,
      S(0) => \bias_reg[3]_i_1029_0\(0)
    );
\bias_reg[3]_i_1625\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2309_n_0\,
      CO(3) => \bias_reg[3]_i_1625_n_0\,
      CO(2) => \bias_reg[3]_i_1625_n_1\,
      CO(1) => \bias_reg[3]_i_1625_n_2\,
      CO(0) => \bias_reg[3]_i_1625_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"111",
      DI(0) => \^o_sy_reg[7]_rep_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1625_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2310_n_0\,
      S(2) => \bias[3]_i_2311_n_0\,
      S(1) => \bias[3]_i_2312_n_0\,
      S(0) => \bias_reg[3]_i_1031_0\(0)
    );
\bias_reg[3]_i_163\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_371_n_0\,
      CO(3) => \gfx_inst/enemy4/sprite_hit_y16_in\,
      CO(2) => \bias_reg[3]_i_163_n_1\,
      CO(1) => \bias_reg[3]_i_163_n_2\,
      CO(0) => \bias_reg[3]_i_163_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_372_n_0\,
      DI(2) => \bias[3]_i_373_n_0\,
      DI(1) => \bias[3]_i_374_n_0\,
      DI(0) => \bias[3]_i_375_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_163_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_376_n_0\,
      S(2) => \bias[3]_i_377_n_0\,
      S(1) => \bias[3]_i_378_n_0\,
      S(0) => \bias[3]_i_379_n_0\
    );
\bias_reg[3]_i_1630\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1630_n_0\,
      CO(2) => \bias_reg[3]_i_1630_n_1\,
      CO(1) => \bias_reg[3]_i_1630_n_2\,
      CO(0) => \bias_reg[3]_i_1630_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \bias_reg[3]_i_1032_8\(1 downto 0),
      DI(1) => \bias[3]_i_2316_n_0\,
      DI(0) => \bias[3]_i_2317_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1630_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2318_n_0\,
      S(2) => \bias[3]_i_2319_n_0\,
      S(1) => \bias[3]_i_2320_n_0\,
      S(0) => \bias[3]_i_2321_n_0\
    );
\bias_reg[3]_i_1639\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2322_n_0\,
      CO(3) => \o_sx_reg[15]_3\(0),
      CO(2) => \bias_reg[3]_i_1639_n_1\,
      CO(1) => \bias_reg[3]_i_1639_n_2\,
      CO(0) => \bias_reg[3]_i_1639_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2323_n_0\,
      DI(2) => \bias[3]_i_2324_n_0\,
      DI(1) => \bias[3]_i_2325_n_0\,
      DI(0) => \bias[3]_i_2326_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1639_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2327_n_0\,
      S(2) => \bias[3]_i_2328_n_0\,
      S(1) => \bias[3]_i_2329_n_0\,
      S(0) => \bias[3]_i_2330_n_0\
    );
\bias_reg[3]_i_164\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_380_n_0\,
      CO(3) => \bias_reg[3]_i_164_n_0\,
      CO(2) => \bias_reg[3]_i_164_n_1\,
      CO(1) => \bias_reg[3]_i_164_n_2\,
      CO(0) => \bias_reg[3]_i_164_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_bias_reg[3]_i_164_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_381_n_0\,
      S(2) => \bias[3]_i_382_n_0\,
      S(1) => \bias[3]_i_383_n_0\,
      S(0) => \bias[3]_i_384_n_0\
    );
\bias_reg[3]_i_1641\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1641_n_0\,
      CO(2) => \bias_reg[3]_i_1641_n_1\,
      CO(1) => \bias_reg[3]_i_1641_n_2\,
      CO(0) => \bias_reg[3]_i_1641_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_2331_n_0\,
      DI(2) => \^q\(4),
      DI(1) => \bias_reg[3]_i_1034_0\(0),
      DI(0) => \bias[3]_i_2333_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1641_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2334_n_0\,
      S(2) => \bias[3]_i_2335_n_0\,
      S(1) => \bias[3]_i_2336_n_0\,
      S(0) => \bias[3]_i_2337_n_0\
    );
\bias_reg[3]_i_1650\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2338_n_0\,
      CO(3) => \bias_reg[3]_i_1650_n_0\,
      CO(2) => \bias_reg[3]_i_1650_n_1\,
      CO(1) => \bias_reg[3]_i_1650_n_2\,
      CO(0) => \bias_reg[3]_i_1650_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"111",
      DI(0) => \^o_sy_reg[7]_rep_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1650_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2339_n_0\,
      S(2) => \bias[3]_i_2340_n_0\,
      S(1) => \bias[3]_i_2341_n_0\,
      S(0) => \bias_reg[3]_i_1036_0\(0)
    );
\bias_reg[3]_i_1655\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1655_n_0\,
      CO(2) => \bias_reg[3]_i_1655_n_1\,
      CO(1) => \bias_reg[3]_i_1655_n_2\,
      CO(0) => \bias_reg[3]_i_1655_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \bias_reg[3]_i_1037_0\(1 downto 0),
      DI(1) => \bias[3]_i_2345_n_0\,
      DI(0) => \bias[3]_i_2346_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1655_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2347_n_0\,
      S(2) => \bias[3]_i_2348_n_0\,
      S(1) => \bias[3]_i_2349_n_0\,
      S(0) => \bias[3]_i_2350_n_0\
    );
\bias_reg[3]_i_1664\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2351_n_0\,
      CO(3) => \o_sx_reg[15]_2\(0),
      CO(2) => \bias_reg[3]_i_1664_n_1\,
      CO(1) => \bias_reg[3]_i_1664_n_2\,
      CO(0) => \bias_reg[3]_i_1664_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2352_n_0\,
      DI(2) => \bias[3]_i_2353_n_0\,
      DI(1) => \bias[3]_i_2354_n_0\,
      DI(0) => \bias[3]_i_2355_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1664_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2356_n_0\,
      S(2) => \bias[3]_i_2357_n_0\,
      S(1) => \bias[3]_i_2358_n_0\,
      S(0) => \bias[3]_i_2359_n_0\
    );
\bias_reg[3]_i_1666\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1666_n_0\,
      CO(2) => \bias_reg[3]_i_1666_n_1\,
      CO(1) => \bias_reg[3]_i_1666_n_2\,
      CO(0) => \bias_reg[3]_i_1666_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_2360_n_0\,
      DI(2) => \^q\(4),
      DI(1) => \bias_reg[3]_i_1039_0\(0),
      DI(0) => \bias[3]_i_2362_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1666_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2363_n_0\,
      S(2) => \bias[3]_i_2364_n_0\,
      S(1) => \bias[3]_i_2365_n_0\,
      S(0) => \bias[3]_i_2366_n_0\
    );
\bias_reg[3]_i_1677\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1677_n_0\,
      CO(2) => \bias_reg[3]_i_1677_n_1\,
      CO(1) => \bias_reg[3]_i_1677_n_2\,
      CO(0) => \bias_reg[3]_i_1677_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep_0\,
      DI(0) => \^q\(0),
      O(3 downto 2) => \^sprite_render_y00_out_9\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[3]_i_1677_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_2367_n_0\,
      S(2) => \bias[3]_i_2368_n_0\,
      S(1) => \bias[3]_i_2369_n_0\,
      S(0) => \bias[3]_i_2370_n_0\
    );
\bias_reg[3]_i_1678\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1677_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_1678_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_1678_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW_bias_reg[3]_i_1678_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^sprite_render_y00_out_9\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_2371_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[3]_i_168\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_168_n_0\,
      CO(2) => \bias_reg[3]_i_168_n_1\,
      CO(1) => \bias_reg[3]_i_168_n_2\,
      CO(0) => \bias_reg[3]_i_168_n_3\,
      CYINIT => '1',
      DI(3) => \^o_sx_reg[3]_rep__1_0\(0),
      DI(2 downto 1) => \^o_sx_reg[15]_0\(2 downto 1),
      DI(0) => \^o_sx_reg[0]_rep_0\,
      O(3 downto 2) => \gfx_inst/enemy4/sel0\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[3]_i_168_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_389_n_0\,
      S(2) => \bias[3]_i_390_n_0\,
      S(1) => \bias[3]_i_391_n_0\,
      S(0) => \bias[3]_i_392_n_0\
    );
\bias_reg[3]_i_1687\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2372_n_0\,
      CO(3) => \o_sx_reg[14]_11\(0),
      CO(2) => \bias_reg[3]_i_1687_n_1\,
      CO(1) => \bias_reg[3]_i_1687_n_2\,
      CO(0) => \bias_reg[3]_i_1687_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2373_n_0\,
      DI(2) => \bias[3]_i_2374_n_0\,
      DI(1) => \bias[3]_i_2375_n_0\,
      DI(0) => \bias[3]_i_2376_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1687_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2377_n_0\,
      S(2) => \bias[3]_i_2378_n_0\,
      S(1) => \bias[3]_i_2379_n_0\,
      S(0) => \bias[3]_i_2380_n_0\
    );
\bias_reg[3]_i_1689\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1689_n_0\,
      CO(2) => \bias_reg[3]_i_1689_n_1\,
      CO(1) => \bias_reg[3]_i_1689_n_2\,
      CO(0) => \bias_reg[3]_i_1689_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_2381_n_0\,
      DI(2) => \bias[3]_i_2382_n_0\,
      DI(1) => \bias[3]_i_2383_n_0\,
      DI(0) => \bias[3]_i_2384_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1689_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_1048_8\(3 downto 0)
    );
\bias_reg[3]_i_169\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_393_n_0\,
      CO(3) => \gfx_inst/enemy2/sprite_hit_x17_in\,
      CO(2) => \bias_reg[3]_i_169_n_1\,
      CO(1) => \bias_reg[3]_i_169_n_2\,
      CO(0) => \bias_reg[3]_i_169_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_394_n_0\,
      DI(2) => \bias[3]_i_395_n_0\,
      DI(1) => \bias[3]_i_396_n_0\,
      DI(0) => \bias[3]_i_397_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_169_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[3]_i_59_0\(3 downto 0)
    );
\bias_reg[3]_i_1698\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1698_n_0\,
      CO(2) => \bias_reg[3]_i_1698_n_1\,
      CO(1) => \bias_reg[3]_i_1698_n_2\,
      CO(0) => \bias_reg[3]_i_1698_n_3\,
      CYINIT => '1',
      DI(3) => \bias_reg[3]_i_1049_0\(1),
      DI(2) => \^q\(4),
      DI(1) => \bias[3]_i_2390_n_0\,
      DI(0) => \bias_reg[3]_i_1049_0\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1698_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2392_n_0\,
      S(2) => \bias[3]_i_2393_n_0\,
      S(1) => \bias[3]_i_2394_n_0\,
      S(0) => \bias_reg[3]_i_1049_1\(0)
    );
\bias_reg[3]_i_170\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_402_n_0\,
      CO(3) => \gfx_inst/enemy2/sprite_hit_y16_in\,
      CO(2) => \bias_reg[3]_i_170_n_1\,
      CO(1) => \bias_reg[3]_i_170_n_2\,
      CO(0) => \bias_reg[3]_i_170_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_403_n_0\,
      DI(2) => \bias[3]_i_404_n_0\,
      DI(1) => \bias[3]_i_405_n_0\,
      DI(0) => \bias[3]_i_406_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_170_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_407_n_0\,
      S(2) => \bias[3]_i_408_n_0\,
      S(1) => \bias[3]_i_409_n_0\,
      S(0) => \bias[3]_i_410_n_0\
    );
\bias_reg[3]_i_1707\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2396_n_0\,
      CO(3) => \bias_reg[3]_i_1707_n_0\,
      CO(2) => \bias_reg[3]_i_1707_n_1\,
      CO(1) => \bias_reg[3]_i_1707_n_2\,
      CO(0) => \bias_reg[3]_i_1707_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"111",
      DI(0) => \^o_sy_reg[7]_rep_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1707_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2397_n_0\,
      S(2) => \bias[3]_i_2398_n_0\,
      S(1) => \bias[3]_i_2399_n_0\,
      S(0) => \bias_reg[3]_i_1050_0\(0)
    );
\bias_reg[3]_i_171\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_411_n_0\,
      CO(3) => \bias_reg[3]_i_171_n_0\,
      CO(2) => \bias_reg[3]_i_171_n_1\,
      CO(1) => \bias_reg[3]_i_171_n_2\,
      CO(0) => \bias_reg[3]_i_171_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_bias_reg[3]_i_171_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_412_n_0\,
      S(2) => \bias[3]_i_413_n_0\,
      S(1) => \bias[3]_i_414_n_0\,
      S(0) => \bias[3]_i_415_n_0\
    );
\bias_reg[3]_i_1725\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2401_n_0\,
      CO(3) => \o_sx_reg[14]_12\(0),
      CO(2) => \bias_reg[3]_i_1725_n_1\,
      CO(1) => \bias_reg[3]_i_1725_n_2\,
      CO(0) => \bias_reg[3]_i_1725_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2402_n_0\,
      DI(2) => \bias[3]_i_2403_n_0\,
      DI(1) => \bias[3]_i_2404_n_0\,
      DI(0) => \bias[3]_i_2405_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1725_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2406_n_0\,
      S(2) => \bias[3]_i_2407_n_0\,
      S(1) => \bias[3]_i_2408_n_0\,
      S(0) => \bias[3]_i_2409_n_0\
    );
\bias_reg[3]_i_1727\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1727_n_0\,
      CO(2) => \bias_reg[3]_i_1727_n_1\,
      CO(1) => \bias_reg[3]_i_1727_n_2\,
      CO(0) => \bias_reg[3]_i_1727_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_2410_n_0\,
      DI(2) => \bias[3]_i_2411_n_0\,
      DI(1) => \bias[3]_i_2412_n_0\,
      DI(0) => \bias[3]_i_2413_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1727_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_1062_0\(3 downto 0)
    );
\bias_reg[3]_i_1736\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1736_n_0\,
      CO(2) => \bias_reg[3]_i_1736_n_1\,
      CO(1) => \bias_reg[3]_i_1736_n_2\,
      CO(0) => \bias_reg[3]_i_1736_n_3\,
      CYINIT => '1',
      DI(3) => \bias_reg[3]_i_1063_0\(1),
      DI(2) => \^q\(4),
      DI(1) => \bias[3]_i_2419_n_0\,
      DI(0) => \bias_reg[3]_i_1063_0\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1736_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2421_n_0\,
      S(2) => \bias[3]_i_2422_n_0\,
      S(1) => \bias[3]_i_2423_n_0\,
      S(0) => \bias_reg[3]_i_1063_1\(0)
    );
\bias_reg[3]_i_1745\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2425_n_0\,
      CO(3) => \bias_reg[3]_i_1745_n_0\,
      CO(2) => \bias_reg[3]_i_1745_n_1\,
      CO(1) => \bias_reg[3]_i_1745_n_2\,
      CO(0) => \bias_reg[3]_i_1745_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"111",
      DI(0) => \^o_sy_reg[7]_rep_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1745_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2426_n_0\,
      S(2) => \bias[3]_i_2427_n_0\,
      S(1) => \bias[3]_i_2428_n_0\,
      S(0) => \bias_reg[3]_i_1064_0\(0)
    );
\bias_reg[3]_i_175\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_179_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_175_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_175_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^o_sx_reg[4]_rep__0_0\,
      O(3 downto 2) => \NLW_bias_reg[3]_i_175_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \gfx_inst/enemy2/sel0\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_420_n_0\,
      S(0) => \bias[3]_i_421_n_0\
    );
\bias_reg[3]_i_1750\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2430_n_0\,
      CO(3) => \o_sx_reg[14]_10\(0),
      CO(2) => \bias_reg[3]_i_1750_n_1\,
      CO(1) => \bias_reg[3]_i_1750_n_2\,
      CO(0) => \bias_reg[3]_i_1750_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2431_n_0\,
      DI(2) => \bias[3]_i_2432_n_0\,
      DI(1) => \bias[3]_i_2433_n_0\,
      DI(0) => \bias[3]_i_2434_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1750_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2435_n_0\,
      S(2) => \bias[3]_i_2436_n_0\,
      S(1) => \bias[3]_i_2437_n_0\,
      S(0) => \bias[3]_i_2438_n_0\
    );
\bias_reg[3]_i_1752\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1752_n_0\,
      CO(2) => \bias_reg[3]_i_1752_n_1\,
      CO(1) => \bias_reg[3]_i_1752_n_2\,
      CO(0) => \bias_reg[3]_i_1752_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_2439_n_0\,
      DI(2) => \bias[3]_i_2440_n_0\,
      DI(1) => \bias[3]_i_2441_n_0\,
      DI(0) => \bias[3]_i_2442_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1752_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_1066_0\(3 downto 0)
    );
\bias_reg[3]_i_1761\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1761_n_0\,
      CO(2) => \bias_reg[3]_i_1761_n_1\,
      CO(1) => \bias_reg[3]_i_1761_n_2\,
      CO(0) => \bias_reg[3]_i_1761_n_3\,
      CYINIT => '1',
      DI(3) => \bias_reg[3]_i_1067_0\(1),
      DI(2) => \^q\(4),
      DI(1) => \bias[3]_i_2448_n_0\,
      DI(0) => \bias_reg[3]_i_1067_0\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1761_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2450_n_0\,
      S(2) => \bias[3]_i_2451_n_0\,
      S(1) => \bias[3]_i_2452_n_0\,
      S(0) => \bias_reg[3]_i_1067_1\(0)
    );
\bias_reg[3]_i_1770\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2454_n_0\,
      CO(3) => \bias_reg[3]_i_1770_n_0\,
      CO(2) => \bias_reg[3]_i_1770_n_1\,
      CO(1) => \bias_reg[3]_i_1770_n_2\,
      CO(0) => \bias_reg[3]_i_1770_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"111",
      DI(0) => \^o_sy_reg[7]_rep_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1770_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2455_n_0\,
      S(2) => \bias[3]_i_2456_n_0\,
      S(1) => \bias[3]_i_2457_n_0\,
      S(0) => \bias_reg[3]_i_1068_0\(0)
    );
\bias_reg[3]_i_179\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_179_n_0\,
      CO(2) => \bias_reg[3]_i_179_n_1\,
      CO(1) => \bias_reg[3]_i_179_n_2\,
      CO(0) => \bias_reg[3]_i_179_n_3\,
      CYINIT => '1',
      DI(3) => \^o_sx_reg[3]_rep__1_0\(0),
      DI(2 downto 1) => \^o_sx_reg[15]_0\(2 downto 1),
      DI(0) => \^o_sx_reg[0]_rep_0\,
      O(3 downto 2) => \gfx_inst/enemy2/sel0\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[3]_i_179_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_426_n_0\,
      S(2) => \bias[3]_i_427_n_0\,
      S(1) => \bias[3]_i_428_n_0\,
      S(0) => \bias[3]_i_429_n_0\
    );
\bias_reg[3]_i_1792\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2462_n_0\,
      CO(3) => \bias_reg[3]_i_1792_n_0\,
      CO(2) => \bias_reg[3]_i_1792_n_1\,
      CO(1) => \bias_reg[3]_i_1792_n_2\,
      CO(0) => \bias_reg[3]_i_1792_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2463_n_0\,
      DI(2) => \bias[3]_i_2464_n_0\,
      DI(1) => \bias[3]_i_2465_n_0\,
      DI(0) => \bias[3]_i_2466_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1792_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_1104_0\(3 downto 0)
    );
\bias_reg[3]_i_1834\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2480_n_0\,
      CO(3) => \bias_reg[3]_i_1834_n_0\,
      CO(2) => \bias_reg[3]_i_1834_n_1\,
      CO(1) => \bias_reg[3]_i_1834_n_2\,
      CO(0) => \bias_reg[3]_i_1834_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2481_n_0\,
      DI(2) => \bias[3]_i_2482_n_0\,
      DI(1) => \bias[3]_i_2483_n_0\,
      DI(0) => \bias[3]_i_2484_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1834_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_1135_0\(3 downto 0)
    );
\bias_reg[3]_i_187\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_187_n_0\,
      CO(2) => \bias_reg[3]_i_187_n_1\,
      CO(1) => \bias_reg[3]_i_187_n_2\,
      CO(0) => \bias_reg[3]_i_187_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_430_n_0\,
      DI(2) => \bias[3]_i_431_n_0\,
      DI(1) => \bias[3]_i_432_n_0\,
      DI(0) => \bias[3]_i_433_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_187_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_69_0\(3 downto 0)
    );
\bias_reg[3]_i_1875\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1875_n_0\,
      CO(2) => \bias_reg[3]_i_1875_n_1\,
      CO(1) => \bias_reg[3]_i_1875_n_2\,
      CO(0) => \bias_reg[3]_i_1875_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_2507_n_0\,
      DI(2 downto 0) => \bias_reg[3]_i_1165_0\(2 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1875_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias_reg[3]_i_1165_1\(0),
      S(2) => \bias[3]_i_2512_n_0\,
      S(1) => \bias[3]_i_2513_n_0\,
      S(0) => \bias[3]_i_2514_n_0\
    );
\bias_reg[3]_i_1884\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2515_n_0\,
      CO(3) => \bias_reg[3]_i_1884_n_0\,
      CO(2) => \bias_reg[3]_i_1884_n_1\,
      CO(1) => \bias_reg[3]_i_1884_n_2\,
      CO(0) => \bias_reg[3]_i_1884_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2516_n_0\,
      DI(2) => \bias[3]_i_2517_n_0\,
      DI(1) => \bias[3]_i_2518_n_0\,
      DI(0) => \bias[3]_i_2519_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1884_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_1166_0\(3 downto 0)
    );
\bias_reg[3]_i_1886\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1886_n_0\,
      CO(2) => \bias_reg[3]_i_1886_n_1\,
      CO(1) => \bias_reg[3]_i_1886_n_2\,
      CO(0) => \bias_reg[3]_i_1886_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_2524_n_0\,
      DI(2) => \bias_reg[3]_i_1167_0\(0),
      DI(1) => \bias[3]_i_2526_n_0\,
      DI(0) => \bias[3]_i_2527_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1886_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias_reg[3]_i_1167_1\(2),
      S(2) => \bias[3]_i_2529_n_0\,
      S(1 downto 0) => \bias_reg[3]_i_1167_1\(1 downto 0)
    );
\bias_reg[3]_i_1897\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1897_n_0\,
      CO(2) => \bias_reg[3]_i_1897_n_1\,
      CO(1) => \bias_reg[3]_i_1897_n_2\,
      CO(0) => \bias_reg[3]_i_1897_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_2541_n_0\,
      DI(2 downto 0) => \bias_reg[3]_i_1175_0\(2 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1897_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias_reg[3]_i_1175_1\(0),
      S(2) => \bias[3]_i_2546_n_0\,
      S(1) => \bias[3]_i_2547_n_0\,
      S(0) => \bias[3]_i_2548_n_0\
    );
\bias_reg[3]_i_1906\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2549_n_0\,
      CO(3) => \bias_reg[3]_i_1906_n_0\,
      CO(2) => \bias_reg[3]_i_1906_n_1\,
      CO(1) => \bias_reg[3]_i_1906_n_2\,
      CO(0) => \bias_reg[3]_i_1906_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2550_n_0\,
      DI(2) => \bias[3]_i_2551_n_0\,
      DI(1) => \bias[3]_i_2552_n_0\,
      DI(0) => \bias[3]_i_2553_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1906_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_1176_0\(3 downto 0)
    );
\bias_reg[3]_i_1908\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1908_n_0\,
      CO(2) => \bias_reg[3]_i_1908_n_1\,
      CO(1) => \bias_reg[3]_i_1908_n_2\,
      CO(0) => \bias_reg[3]_i_1908_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_2558_n_0\,
      DI(2) => \bias_reg[3]_i_1177_0\(0),
      DI(1) => \bias[3]_i_2560_n_0\,
      DI(0) => \bias[3]_i_2561_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1908_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias_reg[3]_i_1177_1\(2),
      S(2) => \bias[3]_i_2563_n_0\,
      S(1 downto 0) => \bias_reg[3]_i_1177_1\(1 downto 0)
    );
\bias_reg[3]_i_1919\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1919_n_0\,
      CO(2) => \bias_reg[3]_i_1919_n_1\,
      CO(1) => \bias_reg[3]_i_1919_n_2\,
      CO(0) => \bias_reg[3]_i_1919_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_2575_n_0\,
      DI(2 downto 0) => \bias_reg[3]_i_1185_0\(2 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1919_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias_reg[3]_i_1185_1\(0),
      S(2) => \bias[3]_i_2580_n_0\,
      S(1) => \bias[3]_i_2581_n_0\,
      S(0) => \bias[3]_i_2582_n_0\
    );
\bias_reg[3]_i_1928\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2583_n_0\,
      CO(3) => \bias_reg[3]_i_1928_n_0\,
      CO(2) => \bias_reg[3]_i_1928_n_1\,
      CO(1) => \bias_reg[3]_i_1928_n_2\,
      CO(0) => \bias_reg[3]_i_1928_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2584_n_0\,
      DI(2) => \bias[3]_i_2585_n_0\,
      DI(1) => \bias[3]_i_2586_n_0\,
      DI(0) => \bias[3]_i_2587_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1928_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_1186_0\(3 downto 0)
    );
\bias_reg[3]_i_1930\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1930_n_0\,
      CO(2) => \bias_reg[3]_i_1930_n_1\,
      CO(1) => \bias_reg[3]_i_1930_n_2\,
      CO(0) => \bias_reg[3]_i_1930_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_2592_n_0\,
      DI(2) => \bias_reg[3]_i_1187_0\(0),
      DI(1) => \bias[3]_i_2594_n_0\,
      DI(0) => \bias[3]_i_2595_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1930_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias_reg[3]_i_1187_1\(2),
      S(2) => \bias[3]_i_2597_n_0\,
      S(1 downto 0) => \bias_reg[3]_i_1187_1\(1 downto 0)
    );
\bias_reg[3]_i_1941\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1941_n_0\,
      CO(2) => \bias_reg[3]_i_1941_n_1\,
      CO(1) => \bias_reg[3]_i_1941_n_2\,
      CO(0) => \bias_reg[3]_i_1941_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_2609_n_0\,
      DI(2 downto 0) => \bias_reg[3]_i_1195_0\(2 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1941_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias_reg[3]_i_1195_1\(0),
      S(2) => \bias[3]_i_2614_n_0\,
      S(1) => \bias[3]_i_2615_n_0\,
      S(0) => \bias[3]_i_2616_n_0\
    );
\bias_reg[3]_i_1950\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2617_n_0\,
      CO(3) => \bias_reg[3]_i_1950_n_0\,
      CO(2) => \bias_reg[3]_i_1950_n_1\,
      CO(1) => \bias_reg[3]_i_1950_n_2\,
      CO(0) => \bias_reg[3]_i_1950_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2618_n_0\,
      DI(2) => \bias[3]_i_2619_n_0\,
      DI(1) => \bias[3]_i_2620_n_0\,
      DI(0) => \bias[3]_i_2621_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1950_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_1196_0\(3 downto 0)
    );
\bias_reg[3]_i_1952\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1952_n_0\,
      CO(2) => \bias_reg[3]_i_1952_n_1\,
      CO(1) => \bias_reg[3]_i_1952_n_2\,
      CO(0) => \bias_reg[3]_i_1952_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_2626_n_0\,
      DI(2) => \bias_reg[3]_i_1197_0\(0),
      DI(1) => \bias[3]_i_2628_n_0\,
      DI(0) => \bias[3]_i_2629_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1952_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias_reg[3]_i_1197_1\(2),
      S(2) => \bias[3]_i_2631_n_0\,
      S(1 downto 0) => \bias_reg[3]_i_1197_1\(1 downto 0)
    );
\bias_reg[3]_i_196\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_196_n_0\,
      CO(2) => \bias_reg[3]_i_196_n_1\,
      CO(1) => \bias_reg[3]_i_196_n_2\,
      CO(0) => \bias_reg[3]_i_196_n_3\,
      CYINIT => '1',
      DI(3) => \bias_reg[3]_i_70_0\(1),
      DI(2) => \^o_sy_reg[5]_rep_0\,
      DI(1) => \bias[3]_i_439_n_0\,
      DI(0) => \bias_reg[3]_i_70_0\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_196_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_441_n_0\,
      S(2) => \bias[3]_i_442_n_0\,
      S(1) => \bias[3]_i_443_n_0\,
      S(0) => \bias_reg[3]_i_70_1\(0)
    );
\bias_reg[3]_i_1963\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1963_n_0\,
      CO(2) => \bias_reg[3]_i_1963_n_1\,
      CO(1) => \bias_reg[3]_i_1963_n_2\,
      CO(0) => \bias_reg[3]_i_1963_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_2643_n_0\,
      DI(2 downto 0) => \bias_reg[3]_i_1205_0\(2 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1963_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias_reg[3]_i_1205_1\(0),
      S(2) => \bias[3]_i_2648_n_0\,
      S(1) => \bias[3]_i_2649_n_0\,
      S(0) => \bias[3]_i_2650_n_0\
    );
\bias_reg[3]_i_1972\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2651_n_0\,
      CO(3) => \bias_reg[3]_i_1972_n_0\,
      CO(2) => \bias_reg[3]_i_1972_n_1\,
      CO(1) => \bias_reg[3]_i_1972_n_2\,
      CO(0) => \bias_reg[3]_i_1972_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2652_n_0\,
      DI(2) => \bias[3]_i_2653_n_0\,
      DI(1) => \bias[3]_i_2654_n_0\,
      DI(0) => \bias[3]_i_2655_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1972_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_1206_0\(3 downto 0)
    );
\bias_reg[3]_i_1974\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1974_n_0\,
      CO(2) => \bias_reg[3]_i_1974_n_1\,
      CO(1) => \bias_reg[3]_i_1974_n_2\,
      CO(0) => \bias_reg[3]_i_1974_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_2660_n_0\,
      DI(2) => \bias_reg[3]_i_1207_0\(0),
      DI(1) => \bias[3]_i_2662_n_0\,
      DI(0) => \bias[3]_i_2663_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1974_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias_reg[3]_i_1207_1\(2),
      S(2) => \bias[3]_i_2665_n_0\,
      S(1 downto 0) => \bias_reg[3]_i_1207_1\(1 downto 0)
    );
\bias_reg[3]_i_1985\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1985_n_0\,
      CO(2) => \bias_reg[3]_i_1985_n_1\,
      CO(1) => \bias_reg[3]_i_1985_n_2\,
      CO(0) => \bias_reg[3]_i_1985_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_2677_n_0\,
      DI(2 downto 0) => \bias_reg[3]_i_1215_0\(2 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1985_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias_reg[3]_i_1215_1\(0),
      S(2) => \bias[3]_i_2682_n_0\,
      S(1) => \bias[3]_i_2683_n_0\,
      S(0) => \bias[3]_i_2684_n_0\
    );
\bias_reg[3]_i_1994\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2685_n_0\,
      CO(3) => \bias_reg[3]_i_1994_n_0\,
      CO(2) => \bias_reg[3]_i_1994_n_1\,
      CO(1) => \bias_reg[3]_i_1994_n_2\,
      CO(0) => \bias_reg[3]_i_1994_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2686_n_0\,
      DI(2) => \bias[3]_i_2687_n_0\,
      DI(1) => \bias[3]_i_2688_n_0\,
      DI(0) => \bias[3]_i_2689_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1994_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_1216_0\(3 downto 0)
    );
\bias_reg[3]_i_1996\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_1996_n_0\,
      CO(2) => \bias_reg[3]_i_1996_n_1\,
      CO(1) => \bias_reg[3]_i_1996_n_2\,
      CO(0) => \bias_reg[3]_i_1996_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_2694_n_0\,
      DI(2) => \bias_reg[3]_i_1217_0\(0),
      DI(1) => \bias[3]_i_2696_n_0\,
      DI(0) => \bias[3]_i_2697_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1996_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias_reg[3]_i_1217_1\(2),
      S(2) => \bias[3]_i_2699_n_0\,
      S(1 downto 0) => \bias_reg[3]_i_1217_1\(1 downto 0)
    );
\bias_reg[3]_i_2013\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2702_n_0\,
      CO(3) => \bias_reg[3]_i_2013_n_0\,
      CO(2) => \bias_reg[3]_i_2013_n_1\,
      CO(1) => \bias_reg[3]_i_2013_n_2\,
      CO(0) => \bias_reg[3]_i_2013_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2703_n_0\,
      DI(2) => \bias[3]_i_2704_n_0\,
      DI(1) => \bias[3]_i_2705_n_0\,
      DI(0) => \bias[3]_i_2706_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_2013_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_1233_0\(3 downto 0)
    );
\bias_reg[3]_i_2041\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_2041_n_0\,
      CO(2) => \bias_reg[3]_i_2041_n_1\,
      CO(1) => \bias_reg[3]_i_2041_n_2\,
      CO(0) => \bias_reg[3]_i_2041_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_2729_n_0\,
      DI(2 downto 0) => \bias_reg[3]_i_1247_0\(2 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2041_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias_reg[3]_i_1247_1\(0),
      S(2) => \bias[3]_i_2734_n_0\,
      S(1) => \bias[3]_i_2735_n_0\,
      S(0) => \bias[3]_i_2736_n_0\
    );
\bias_reg[3]_i_205\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_445_n_0\,
      CO(3) => \bias_reg[3]_i_205_n_0\,
      CO(2) => \bias_reg[3]_i_205_n_1\,
      CO(1) => \bias_reg[3]_i_205_n_2\,
      CO(0) => \bias_reg[3]_i_205_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"111",
      DI(0) => \^o_sy_reg[7]_rep_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_205_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_446_n_0\,
      S(2) => \bias[3]_i_447_n_0\,
      S(1) => \bias[3]_i_448_n_0\,
      S(0) => \bias_reg[3]_i_71_0\(0)
    );
\bias_reg[3]_i_2050\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2737_n_0\,
      CO(3) => \bias_reg[3]_i_2050_n_0\,
      CO(2) => \bias_reg[3]_i_2050_n_1\,
      CO(1) => \bias_reg[3]_i_2050_n_2\,
      CO(0) => \bias_reg[3]_i_2050_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2738_n_0\,
      DI(2) => \bias[3]_i_2739_n_0\,
      DI(1) => \bias[3]_i_2740_n_0\,
      DI(0) => \bias[3]_i_2741_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_2050_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_1248_0\(3 downto 0)
    );
\bias_reg[3]_i_2052\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_2052_n_0\,
      CO(2) => \bias_reg[3]_i_2052_n_1\,
      CO(1) => \bias_reg[3]_i_2052_n_2\,
      CO(0) => \bias_reg[3]_i_2052_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_2746_n_0\,
      DI(2) => \bias_reg[3]_i_1249_0\(0),
      DI(1) => \bias[3]_i_2748_n_0\,
      DI(0) => \bias[3]_i_2749_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_2052_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias_reg[3]_i_1249_1\(2),
      S(2) => \bias[3]_i_2751_n_0\,
      S(1 downto 0) => \bias_reg[3]_i_1249_1\(1 downto 0)
    );
\bias_reg[3]_i_2069\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2754_n_0\,
      CO(3) => \bias_reg[3]_i_2069_n_0\,
      CO(2) => \bias_reg[3]_i_2069_n_1\,
      CO(1) => \bias_reg[3]_i_2069_n_2\,
      CO(0) => \bias_reg[3]_i_2069_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2755_n_0\,
      DI(2) => \bias[3]_i_2756_n_0\,
      DI(1) => \bias[3]_i_2757_n_0\,
      DI(0) => \bias[3]_i_2758_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_2069_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_1265_0\(3 downto 0)
    );
\bias_reg[3]_i_210\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_450_n_0\,
      CO(3) => \o_sx_reg[14]_0\(0),
      CO(2) => \bias_reg[3]_i_210_n_1\,
      CO(1) => \bias_reg[3]_i_210_n_2\,
      CO(0) => \bias_reg[3]_i_210_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_451_n_0\,
      DI(2) => \bias[3]_i_452_n_0\,
      DI(1) => \bias[3]_i_453_n_0\,
      DI(0) => \bias[3]_i_454_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_210_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_455_n_0\,
      S(2) => \bias[3]_i_456_n_0\,
      S(1) => \bias[3]_i_457_n_0\,
      S(0) => \bias[3]_i_458_n_0\
    );
\bias_reg[3]_i_2103\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_2103_n_0\,
      CO(2) => \bias_reg[3]_i_2103_n_1\,
      CO(1) => \bias_reg[3]_i_2103_n_2\,
      CO(0) => \bias_reg[3]_i_2103_n_3\,
      CYINIT => '1',
      DI(3) => \^o_sx_reg[3]_rep__1_0\(0),
      DI(2 downto 1) => \^o_sx_reg[15]_0\(2 downto 1),
      DI(0) => \^o_sx_reg[0]_rep_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_2103_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2772_n_0\,
      S(2) => \bias[3]_i_2773_n_0\,
      S(1) => \bias[3]_i_2774_n_0\,
      S(0) => \bias[3]_i_2775_n_0\
    );
\bias_reg[3]_i_2125\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_2125_n_0\,
      CO(2) => \bias_reg[3]_i_2125_n_1\,
      CO(1) => \bias_reg[3]_i_2125_n_2\,
      CO(0) => \bias_reg[3]_i_2125_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2782_n_0\,
      DI(2) => \bias[3]_i_2783_n_0\,
      DI(1 downto 0) => \bias_reg[3]_i_1407_2\(1 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2125_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2786_n_0\,
      S(2) => \bias[3]_i_2787_n_0\,
      S(1 downto 0) => \bias_reg[3]_i_1407_3\(1 downto 0)
    );
\bias_reg[3]_i_2149\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2790_n_0\,
      CO(3) => \bias_reg[3]_i_2149_n_0\,
      CO(2) => \bias_reg[3]_i_2149_n_1\,
      CO(1) => \bias_reg[3]_i_2149_n_2\,
      CO(0) => \bias_reg[3]_i_2149_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2791_n_0\,
      DI(2) => '0',
      DI(1) => \^o_sy_reg[5]_rep_0\,
      DI(0) => \^q\(3),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2149_O_UNCONNECTED\(3 downto 0),
      S(3) => \^o_sy_reg[7]_rep_0\,
      S(2) => \^q\(5),
      S(1) => \bias[3]_i_2792_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[3]_i_2154\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_2154_n_0\,
      CO(2) => \bias_reg[3]_i_2154_n_1\,
      CO(1) => \bias_reg[3]_i_2154_n_2\,
      CO(0) => \bias_reg[3]_i_2154_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2793_n_0\,
      DI(2) => \bias[3]_i_2794_n_0\,
      DI(1 downto 0) => \bias_reg[3]_i_1432_3\(1 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2154_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2797_n_0\,
      S(2) => \bias[3]_i_2798_n_0\,
      S(1 downto 0) => \bias_reg[3]_i_1432_4\(1 downto 0)
    );
\bias_reg[3]_i_2178\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2801_n_0\,
      CO(3) => \bias_reg[3]_i_2178_n_0\,
      CO(2) => \bias_reg[3]_i_2178_n_1\,
      CO(1) => \bias_reg[3]_i_2178_n_2\,
      CO(0) => \bias_reg[3]_i_2178_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2802_n_0\,
      DI(2) => '0',
      DI(1) => \^o_sy_reg[5]_rep_0\,
      DI(0) => \^q\(3),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2178_O_UNCONNECTED\(3 downto 0),
      S(3) => \^o_sy_reg[7]_rep_0\,
      S(2) => \^q\(5),
      S(1) => \bias[3]_i_2803_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[3]_i_2193\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_2193_n_0\,
      CO(2) => \bias_reg[3]_i_2193_n_1\,
      CO(1) => \bias_reg[3]_i_2193_n_2\,
      CO(0) => \bias_reg[3]_i_2193_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2804_n_0\,
      DI(2) => \bias[3]_i_2805_n_0\,
      DI(1 downto 0) => \bias_reg[3]_i_1494_3\(1 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2193_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2808_n_0\,
      S(2) => \bias[3]_i_2809_n_0\,
      S(1 downto 0) => \bias_reg[3]_i_1494_4\(1 downto 0)
    );
\bias_reg[3]_i_220\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_468_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_220_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_220_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bias_reg[3]_i_220_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_469_n_0\
    );
\bias_reg[3]_i_2217\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2812_n_0\,
      CO(3) => \bias_reg[3]_i_2217_n_0\,
      CO(2) => \bias_reg[3]_i_2217_n_1\,
      CO(1) => \bias_reg[3]_i_2217_n_2\,
      CO(0) => \bias_reg[3]_i_2217_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2813_n_0\,
      DI(2) => '0',
      DI(1) => \^o_sy_reg[5]_rep_0\,
      DI(0) => \^q\(3),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2217_O_UNCONNECTED\(3 downto 0),
      S(3) => \^o_sy_reg[7]_rep_0\,
      S(2) => \^q\(5),
      S(1) => \bias[3]_i_2814_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[3]_i_2222\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_2222_n_0\,
      CO(2) => \bias_reg[3]_i_2222_n_1\,
      CO(1) => \bias_reg[3]_i_2222_n_2\,
      CO(0) => \bias_reg[3]_i_2222_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2815_n_0\,
      DI(2) => \bias[3]_i_2816_n_0\,
      DI(1 downto 0) => \bias_reg[3]_i_1519_3\(1 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2222_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2819_n_0\,
      S(2) => \bias[3]_i_2820_n_0\,
      S(1 downto 0) => \bias_reg[3]_i_1519_4\(1 downto 0)
    );
\bias_reg[3]_i_2246\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2823_n_0\,
      CO(3) => \bias_reg[3]_i_2246_n_0\,
      CO(2) => \bias_reg[3]_i_2246_n_1\,
      CO(1) => \bias_reg[3]_i_2246_n_2\,
      CO(0) => \bias_reg[3]_i_2246_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2824_n_0\,
      DI(2) => '0',
      DI(1) => \^o_sy_reg[5]_rep_0\,
      DI(0) => \^q\(3),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2246_O_UNCONNECTED\(3 downto 0),
      S(3) => \^o_sy_reg[7]_rep_0\,
      S(2) => \^q\(5),
      S(1) => \bias[3]_i_2825_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[3]_i_2251\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_2251_n_0\,
      CO(2) => \bias_reg[3]_i_2251_n_1\,
      CO(1) => \bias_reg[3]_i_2251_n_2\,
      CO(0) => \bias_reg[3]_i_2251_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2826_n_0\,
      DI(2) => \bias[3]_i_2827_n_0\,
      DI(1 downto 0) => \bias_reg[3]_i_1544_3\(1 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2251_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2830_n_0\,
      S(2) => \bias[3]_i_2831_n_0\,
      S(1 downto 0) => \bias_reg[3]_i_1544_4\(1 downto 0)
    );
\bias_reg[3]_i_2275\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2834_n_0\,
      CO(3) => \bias_reg[3]_i_2275_n_0\,
      CO(2) => \bias_reg[3]_i_2275_n_1\,
      CO(1) => \bias_reg[3]_i_2275_n_2\,
      CO(0) => \bias_reg[3]_i_2275_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2835_n_0\,
      DI(2) => '0',
      DI(1) => \^o_sy_reg[5]_rep_0\,
      DI(0) => \^q\(3),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2275_O_UNCONNECTED\(3 downto 0),
      S(3) => \^o_sy_reg[7]_rep_0\,
      S(2) => \^q\(5),
      S(1) => \bias[3]_i_2836_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[3]_i_2280\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_2280_n_0\,
      CO(2) => \bias_reg[3]_i_2280_n_1\,
      CO(1) => \bias_reg[3]_i_2280_n_2\,
      CO(0) => \bias_reg[3]_i_2280_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2837_n_0\,
      DI(2) => \bias[3]_i_2838_n_0\,
      DI(1 downto 0) => \bias_reg[3]_i_1600_3\(1 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2280_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2841_n_0\,
      S(2) => \bias[3]_i_2842_n_0\,
      S(1 downto 0) => \bias_reg[3]_i_1600_4\(1 downto 0)
    );
\bias_reg[3]_i_2304\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2845_n_0\,
      CO(3) => \bias_reg[3]_i_2304_n_0\,
      CO(2) => \bias_reg[3]_i_2304_n_1\,
      CO(1) => \bias_reg[3]_i_2304_n_2\,
      CO(0) => \bias_reg[3]_i_2304_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2846_n_0\,
      DI(2) => '0',
      DI(1) => \^o_sy_reg[5]_rep_0\,
      DI(0) => \^q\(3),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2304_O_UNCONNECTED\(3 downto 0),
      S(3) => \^o_sy_reg[7]_rep_0\,
      S(2) => \^q\(5),
      S(1) => \bias[3]_i_2847_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[3]_i_2309\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2848_n_0\,
      CO(3) => \bias_reg[3]_i_2309_n_0\,
      CO(2) => \bias_reg[3]_i_2309_n_1\,
      CO(1) => \bias_reg[3]_i_2309_n_2\,
      CO(0) => \bias_reg[3]_i_2309_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2849_n_0\,
      DI(2) => '0',
      DI(1) => \^o_sy_reg[5]_rep_0\,
      DI(0) => \^q\(3),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2309_O_UNCONNECTED\(3 downto 0),
      S(3) => \^o_sy_reg[7]_rep_0\,
      S(2) => \^q\(5),
      S(1) => \bias[3]_i_2850_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[3]_i_2322\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_2322_n_0\,
      CO(2) => \bias_reg[3]_i_2322_n_1\,
      CO(1) => \bias_reg[3]_i_2322_n_2\,
      CO(0) => \bias_reg[3]_i_2322_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2851_n_0\,
      DI(2) => \bias[3]_i_2852_n_0\,
      DI(1 downto 0) => \bias_reg[3]_i_1639_3\(1 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2322_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2855_n_0\,
      S(2) => \bias[3]_i_2856_n_0\,
      S(1) => \bias[3]_i_2857_n_0\,
      S(0) => \bias[3]_i_2858_n_0\
    );
\bias_reg[3]_i_2338\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2859_n_0\,
      CO(3) => \bias_reg[3]_i_2338_n_0\,
      CO(2) => \bias_reg[3]_i_2338_n_1\,
      CO(1) => \bias_reg[3]_i_2338_n_2\,
      CO(0) => \bias_reg[3]_i_2338_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2860_n_0\,
      DI(2) => '0',
      DI(1) => \^o_sy_reg[5]_rep_0\,
      DI(0) => \^q\(3),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2338_O_UNCONNECTED\(3 downto 0),
      S(3) => \^o_sy_reg[7]_rep_0\,
      S(2) => \^q\(5),
      S(1) => \bias[3]_i_2861_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[3]_i_2351\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_2351_n_0\,
      CO(2) => \bias_reg[3]_i_2351_n_1\,
      CO(1) => \bias_reg[3]_i_2351_n_2\,
      CO(0) => \bias_reg[3]_i_2351_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2862_n_0\,
      DI(2) => \bias[3]_i_2863_n_0\,
      DI(1 downto 0) => \bias_reg[3]_i_1664_3\(1 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2351_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2866_n_0\,
      S(2) => \bias[3]_i_2867_n_0\,
      S(1) => \bias[3]_i_2868_n_0\,
      S(0) => \bias[3]_i_2869_n_0\
    );
\bias_reg[3]_i_2372\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_2372_n_0\,
      CO(2) => \bias_reg[3]_i_2372_n_1\,
      CO(1) => \bias_reg[3]_i_2372_n_2\,
      CO(0) => \bias_reg[3]_i_2372_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2870_n_0\,
      DI(2) => \bias[3]_i_2871_n_0\,
      DI(1 downto 0) => \bias_reg[3]_i_1687_3\(1 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2372_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2874_n_0\,
      S(2) => \bias[3]_i_2875_n_0\,
      S(1 downto 0) => \bias_reg[3]_i_1687_4\(1 downto 0)
    );
\bias_reg[3]_i_2396\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2878_n_0\,
      CO(3) => \bias_reg[3]_i_2396_n_0\,
      CO(2) => \bias_reg[3]_i_2396_n_1\,
      CO(1) => \bias_reg[3]_i_2396_n_2\,
      CO(0) => \bias_reg[3]_i_2396_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2879_n_0\,
      DI(2) => '0',
      DI(1) => \^o_sy_reg[5]_rep_0\,
      DI(0) => \^q\(3),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2396_O_UNCONNECTED\(3 downto 0),
      S(3) => \^o_sy_reg[7]_rep_0\,
      S(2) => \^q\(5),
      S(1) => \bias[3]_i_2880_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[3]_i_2401\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_2401_n_0\,
      CO(2) => \bias_reg[3]_i_2401_n_1\,
      CO(1) => \bias_reg[3]_i_2401_n_2\,
      CO(0) => \bias_reg[3]_i_2401_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2881_n_0\,
      DI(2) => \bias[3]_i_2882_n_0\,
      DI(1 downto 0) => \bias_reg[3]_i_1725_3\(1 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2401_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2885_n_0\,
      S(2) => \bias[3]_i_2886_n_0\,
      S(1 downto 0) => \bias_reg[3]_i_1725_4\(1 downto 0)
    );
\bias_reg[3]_i_2425\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2889_n_0\,
      CO(3) => \bias_reg[3]_i_2425_n_0\,
      CO(2) => \bias_reg[3]_i_2425_n_1\,
      CO(1) => \bias_reg[3]_i_2425_n_2\,
      CO(0) => \bias_reg[3]_i_2425_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2890_n_0\,
      DI(2) => '0',
      DI(1) => \^o_sy_reg[5]_rep_0\,
      DI(0) => \^q\(3),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2425_O_UNCONNECTED\(3 downto 0),
      S(3) => \^o_sy_reg[7]_rep_0\,
      S(2) => \^q\(5),
      S(1) => \bias[3]_i_2891_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[3]_i_2430\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_2430_n_0\,
      CO(2) => \bias_reg[3]_i_2430_n_1\,
      CO(1) => \bias_reg[3]_i_2430_n_2\,
      CO(0) => \bias_reg[3]_i_2430_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2892_n_0\,
      DI(2) => \bias[3]_i_2893_n_0\,
      DI(1 downto 0) => \bias_reg[3]_i_1750_3\(1 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2430_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2896_n_0\,
      S(2) => \bias[3]_i_2897_n_0\,
      S(1 downto 0) => \bias_reg[3]_i_1750_4\(1 downto 0)
    );
\bias_reg[3]_i_2454\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2900_n_0\,
      CO(3) => \bias_reg[3]_i_2454_n_0\,
      CO(2) => \bias_reg[3]_i_2454_n_1\,
      CO(1) => \bias_reg[3]_i_2454_n_2\,
      CO(0) => \bias_reg[3]_i_2454_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2901_n_0\,
      DI(2) => '0',
      DI(1) => \^o_sy_reg[5]_rep_0\,
      DI(0) => \^q\(3),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2454_O_UNCONNECTED\(3 downto 0),
      S(3) => \^o_sy_reg[7]_rep_0\,
      S(2) => \^q\(5),
      S(1) => \bias[3]_i_2902_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[3]_i_2462\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2903_n_0\,
      CO(3) => \bias_reg[3]_i_2462_n_0\,
      CO(2) => \bias_reg[3]_i_2462_n_1\,
      CO(1) => \bias_reg[3]_i_2462_n_2\,
      CO(0) => \bias_reg[3]_i_2462_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2904_n_0\,
      DI(2) => \bias[3]_i_2905_n_0\,
      DI(1) => shoot_e1_y(5),
      DI(0) => \^q\(3),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2462_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \bias_reg[3]_i_1792_0\(2 downto 0),
      S(0) => \bias[3]_i_2909_n_0\
    );
\bias_reg[3]_i_2480\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2918_n_0\,
      CO(3) => \bias_reg[3]_i_2480_n_0\,
      CO(2) => \bias_reg[3]_i_2480_n_1\,
      CO(1) => \bias_reg[3]_i_2480_n_2\,
      CO(0) => \bias_reg[3]_i_2480_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2919_n_0\,
      DI(2) => \bias[3]_i_2920_n_0\,
      DI(1) => sprite_shoot_y_e1(5),
      DI(0) => \^q\(3),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2480_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \bias_reg[3]_i_1834_0\(2 downto 0),
      S(0) => \bias[3]_i_2924_n_0\
    );
\bias_reg[3]_i_2515\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2942_n_0\,
      CO(3) => \bias_reg[3]_i_2515_n_0\,
      CO(2) => \bias_reg[3]_i_2515_n_1\,
      CO(1) => \bias_reg[3]_i_2515_n_2\,
      CO(0) => \bias_reg[3]_i_2515_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2943_n_0\,
      DI(2) => \bias[3]_i_2944_n_0\,
      DI(1) => \bias[3]_i_2945_n_0\,
      DI(0) => \bias[3]_i_2946_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_2515_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_1884_0\(3 downto 0)
    );
\bias_reg[3]_i_2549\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2960_n_0\,
      CO(3) => \bias_reg[3]_i_2549_n_0\,
      CO(2) => \bias_reg[3]_i_2549_n_1\,
      CO(1) => \bias_reg[3]_i_2549_n_2\,
      CO(0) => \bias_reg[3]_i_2549_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2961_n_0\,
      DI(2) => \bias[3]_i_2962_n_0\,
      DI(1) => \bias[3]_i_2963_n_0\,
      DI(0) => \bias[3]_i_2964_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_2549_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_1906_0\(3 downto 0)
    );
\bias_reg[3]_i_2583\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2978_n_0\,
      CO(3) => \bias_reg[3]_i_2583_n_0\,
      CO(2) => \bias_reg[3]_i_2583_n_1\,
      CO(1) => \bias_reg[3]_i_2583_n_2\,
      CO(0) => \bias_reg[3]_i_2583_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2979_n_0\,
      DI(2) => \bias[3]_i_2980_n_0\,
      DI(1) => \bias[3]_i_2981_n_0\,
      DI(0) => \bias[3]_i_2982_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_2583_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_1928_0\(3 downto 0)
    );
\bias_reg[3]_i_2617\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2996_n_0\,
      CO(3) => \bias_reg[3]_i_2617_n_0\,
      CO(2) => \bias_reg[3]_i_2617_n_1\,
      CO(1) => \bias_reg[3]_i_2617_n_2\,
      CO(0) => \bias_reg[3]_i_2617_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_2997_n_0\,
      DI(2) => \bias[3]_i_2998_n_0\,
      DI(1) => \bias[3]_i_2999_n_0\,
      DI(0) => \bias[3]_i_3000_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_2617_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_1950_0\(3 downto 0)
    );
\bias_reg[3]_i_2651\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_3014_n_0\,
      CO(3) => \bias_reg[3]_i_2651_n_0\,
      CO(2) => \bias_reg[3]_i_2651_n_1\,
      CO(1) => \bias_reg[3]_i_2651_n_2\,
      CO(0) => \bias_reg[3]_i_2651_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_3015_n_0\,
      DI(2) => \bias[3]_i_3016_n_0\,
      DI(1) => \bias[3]_i_3017_n_0\,
      DI(0) => \bias[3]_i_3018_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_2651_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_1972_0\(3 downto 0)
    );
\bias_reg[3]_i_2685\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_3032_n_0\,
      CO(3) => \bias_reg[3]_i_2685_n_0\,
      CO(2) => \bias_reg[3]_i_2685_n_1\,
      CO(1) => \bias_reg[3]_i_2685_n_2\,
      CO(0) => \bias_reg[3]_i_2685_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_3033_n_0\,
      DI(2) => \bias[3]_i_3034_n_0\,
      DI(1) => \bias[3]_i_3035_n_0\,
      DI(0) => \bias[3]_i_3036_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_2685_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_1994_0\(3 downto 0)
    );
\bias_reg[3]_i_2702\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_3041_n_0\,
      CO(3) => \bias_reg[3]_i_2702_n_0\,
      CO(2) => \bias_reg[3]_i_2702_n_1\,
      CO(1) => \bias_reg[3]_i_2702_n_2\,
      CO(0) => \bias_reg[3]_i_2702_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_3042_n_0\,
      DI(2) => \bias[3]_i_3043_n_0\,
      DI(1) => sprite_shoot_y_e5(5),
      DI(0) => \^q\(3),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2702_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \bias_reg[3]_i_2013_0\(2 downto 0),
      S(0) => \bias[3]_i_3047_n_0\
    );
\bias_reg[3]_i_2737\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_3065_n_0\,
      CO(3) => \bias_reg[3]_i_2737_n_0\,
      CO(2) => \bias_reg[3]_i_2737_n_1\,
      CO(1) => \bias_reg[3]_i_2737_n_2\,
      CO(0) => \bias_reg[3]_i_2737_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_3066_n_0\,
      DI(2) => \bias[3]_i_3067_n_0\,
      DI(1) => \bias[3]_i_3068_n_0\,
      DI(0) => \bias[3]_i_3069_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_2737_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_2050_0\(3 downto 0)
    );
\bias_reg[3]_i_2754\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_3074_n_0\,
      CO(3) => \bias_reg[3]_i_2754_n_0\,
      CO(2) => \bias_reg[3]_i_2754_n_1\,
      CO(1) => \bias_reg[3]_i_2754_n_2\,
      CO(0) => \bias_reg[3]_i_2754_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_3075_n_0\,
      DI(2) => \bias[3]_i_3076_n_0\,
      DI(1) => sprite_shoot_y_e3(5),
      DI(0) => \^q\(3),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2754_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \bias_reg[3]_i_2069_0\(2 downto 0),
      S(0) => \bias[3]_i_3080_n_0\
    );
\bias_reg[3]_i_2790\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_2790_n_0\,
      CO(2) => \bias_reg[3]_i_2790_n_1\,
      CO(1) => \bias_reg[3]_i_2790_n_2\,
      CO(0) => \bias_reg[3]_i_2790_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__0_0\,
      DI(0) => \^o_sy_reg[0]_rep_0\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2790_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3090_n_0\,
      S(2) => \bias[3]_i_3091_n_0\,
      S(1) => \bias[3]_i_3092_n_0\,
      S(0) => \bias[3]_i_3093_n_0\
    );
\bias_reg[3]_i_2801\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_2801_n_0\,
      CO(2) => \bias_reg[3]_i_2801_n_1\,
      CO(1) => \bias_reg[3]_i_2801_n_2\,
      CO(0) => \bias_reg[3]_i_2801_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__0_0\,
      DI(0) => \^o_sy_reg[0]_rep_0\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2801_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3094_n_0\,
      S(2) => \bias[3]_i_3095_n_0\,
      S(1) => \bias[3]_i_3096_n_0\,
      S(0) => \bias[3]_i_3097_n_0\
    );
\bias_reg[3]_i_2812\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_2812_n_0\,
      CO(2) => \bias_reg[3]_i_2812_n_1\,
      CO(1) => \bias_reg[3]_i_2812_n_2\,
      CO(0) => \bias_reg[3]_i_2812_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__0_0\,
      DI(0) => \^o_sy_reg[0]_rep_0\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2812_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3098_n_0\,
      S(2) => \bias[3]_i_3099_n_0\,
      S(1) => \bias[3]_i_3100_n_0\,
      S(0) => \bias[3]_i_3101_n_0\
    );
\bias_reg[3]_i_2823\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_2823_n_0\,
      CO(2) => \bias_reg[3]_i_2823_n_1\,
      CO(1) => \bias_reg[3]_i_2823_n_2\,
      CO(0) => \bias_reg[3]_i_2823_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__0_0\,
      DI(0) => \^o_sy_reg[0]_rep_0\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2823_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3102_n_0\,
      S(2) => \bias[3]_i_3103_n_0\,
      S(1) => \bias[3]_i_3104_n_0\,
      S(0) => \bias[3]_i_3105_n_0\
    );
\bias_reg[3]_i_2834\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_2834_n_0\,
      CO(2) => \bias_reg[3]_i_2834_n_1\,
      CO(1) => \bias_reg[3]_i_2834_n_2\,
      CO(0) => \bias_reg[3]_i_2834_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__0_0\,
      DI(0) => \^o_sy_reg[0]_rep_0\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2834_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3106_n_0\,
      S(2) => \bias[3]_i_3107_n_0\,
      S(1) => \bias[3]_i_3108_n_0\,
      S(0) => \bias[3]_i_3109_n_0\
    );
\bias_reg[3]_i_2845\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_2845_n_0\,
      CO(2) => \bias_reg[3]_i_2845_n_1\,
      CO(1) => \bias_reg[3]_i_2845_n_2\,
      CO(0) => \bias_reg[3]_i_2845_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__0_0\,
      DI(0) => \^o_sy_reg[0]_rep_0\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2845_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3110_n_0\,
      S(2) => \bias[3]_i_3111_n_0\,
      S(1) => \bias[3]_i_3112_n_0\,
      S(0) => \bias[3]_i_3113_n_0\
    );
\bias_reg[3]_i_2848\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_2848_n_0\,
      CO(2) => \bias_reg[3]_i_2848_n_1\,
      CO(1) => \bias_reg[3]_i_2848_n_2\,
      CO(0) => \bias_reg[3]_i_2848_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__0_0\,
      DI(0) => \^o_sy_reg[0]_rep_0\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2848_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3114_n_0\,
      S(2) => \bias[3]_i_3115_n_0\,
      S(1) => \bias[3]_i_3116_n_0\,
      S(0) => \bias[3]_i_3117_n_0\
    );
\bias_reg[3]_i_2859\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_2859_n_0\,
      CO(2) => \bias_reg[3]_i_2859_n_1\,
      CO(1) => \bias_reg[3]_i_2859_n_2\,
      CO(0) => \bias_reg[3]_i_2859_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__0_0\,
      DI(0) => \^o_sy_reg[0]_rep_0\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2859_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3118_n_0\,
      S(2) => \bias[3]_i_3119_n_0\,
      S(1) => \bias[3]_i_3120_n_0\,
      S(0) => \bias[3]_i_3121_n_0\
    );
\bias_reg[3]_i_2878\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_2878_n_0\,
      CO(2) => \bias_reg[3]_i_2878_n_1\,
      CO(1) => \bias_reg[3]_i_2878_n_2\,
      CO(0) => \bias_reg[3]_i_2878_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__0_0\,
      DI(0) => \^o_sy_reg[0]_rep_0\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2878_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3122_n_0\,
      S(2) => \bias[3]_i_3123_n_0\,
      S(1) => \bias[3]_i_3124_n_0\,
      S(0) => \bias[3]_i_3125_n_0\
    );
\bias_reg[3]_i_2889\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_2889_n_0\,
      CO(2) => \bias_reg[3]_i_2889_n_1\,
      CO(1) => \bias_reg[3]_i_2889_n_2\,
      CO(0) => \bias_reg[3]_i_2889_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__0_0\,
      DI(0) => \^o_sy_reg[0]_rep_0\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2889_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3126_n_0\,
      S(2) => \bias[3]_i_3127_n_0\,
      S(1) => \bias[3]_i_3128_n_0\,
      S(0) => \bias[3]_i_3129_n_0\
    );
\bias_reg[3]_i_2900\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_2900_n_0\,
      CO(2) => \bias_reg[3]_i_2900_n_1\,
      CO(1) => \bias_reg[3]_i_2900_n_2\,
      CO(0) => \bias_reg[3]_i_2900_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__0_0\,
      DI(0) => \^o_sy_reg[0]_rep_0\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2900_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3130_n_0\,
      S(2) => \bias[3]_i_3131_n_0\,
      S(1) => \bias[3]_i_3132_n_0\,
      S(0) => \bias[3]_i_3133_n_0\
    );
\bias_reg[3]_i_2903\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_2903_n_0\,
      CO(2) => \bias_reg[3]_i_2903_n_1\,
      CO(1) => \bias_reg[3]_i_2903_n_2\,
      CO(0) => \bias_reg[3]_i_2903_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__1_0\(0),
      DI(0) => \^q\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2903_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3134_n_0\,
      S(2) => \bias[3]_i_3135_n_0\,
      S(1) => \bias[3]_i_3136_n_0\,
      S(0) => \bias[3]_i_3137_n_0\
    );
\bias_reg[3]_i_2910\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_sx_reg[3]_rep__1_1\(0),
      CO(2) => \bias_reg[3]_i_2910_n_1\,
      CO(1) => \bias_reg[3]_i_2910_n_2\,
      CO(0) => \bias_reg[3]_i_2910_n_3\,
      CYINIT => '1',
      DI(3) => \^o_sx_reg[3]_rep__1_0\(0),
      DI(2 downto 0) => \^o_sx_reg[15]_0\(2 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2910_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3138_n_0\,
      S(2) => \bias[3]_i_3139_n_0\,
      S(1) => \bias[3]_i_3140_n_0\,
      S(0) => \bias[3]_i_3141_n_0\
    );
\bias_reg[3]_i_2918\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_2918_n_0\,
      CO(2) => \bias_reg[3]_i_2918_n_1\,
      CO(1) => \bias_reg[3]_i_2918_n_2\,
      CO(0) => \bias_reg[3]_i_2918_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__1_0\(0),
      DI(0) => \^q\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2918_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3142_n_0\,
      S(2) => \bias[3]_i_3143_n_0\,
      S(1) => \bias[3]_i_3144_n_0\,
      S(0) => \bias[3]_i_3145_n_0\
    );
\bias_reg[3]_i_2925\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_sx_reg[3]_rep__1_2\(0),
      CO(2) => \bias_reg[3]_i_2925_n_1\,
      CO(1) => \bias_reg[3]_i_2925_n_2\,
      CO(0) => \bias_reg[3]_i_2925_n_3\,
      CYINIT => '1',
      DI(3) => \^o_sx_reg[3]_rep__1_0\(0),
      DI(2 downto 0) => \^o_sx_reg[15]_0\(2 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2925_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_2489\(3 downto 0)
    );
\bias_reg[3]_i_2942\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_3158_n_0\,
      CO(3) => \bias_reg[3]_i_2942_n_0\,
      CO(2) => \bias_reg[3]_i_2942_n_1\,
      CO(1) => \bias_reg[3]_i_2942_n_2\,
      CO(0) => \bias_reg[3]_i_2942_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_3159_n_0\,
      DI(2) => \bias[3]_i_3160_n_0\,
      DI(1) => sprite_shoot_y_stage2_e6(5),
      DI(0) => \^q\(3),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2942_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \bias_reg[3]_i_2515_0\(2 downto 0),
      S(0) => \bias[3]_i_3164_n_0\
    );
\bias_reg[3]_i_2960\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_3173_n_0\,
      CO(3) => \bias_reg[3]_i_2960_n_0\,
      CO(2) => \bias_reg[3]_i_2960_n_1\,
      CO(1) => \bias_reg[3]_i_2960_n_2\,
      CO(0) => \bias_reg[3]_i_2960_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_3174_n_0\,
      DI(2) => \bias[3]_i_3175_n_0\,
      DI(1) => sprite_shoot_y_stage2_e8(5),
      DI(0) => \^q\(3),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2960_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \bias_reg[3]_i_2549_0\(2 downto 0),
      S(0) => \bias[3]_i_3179_n_0\
    );
\bias_reg[3]_i_2978\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_3188_n_0\,
      CO(3) => \bias_reg[3]_i_2978_n_0\,
      CO(2) => \bias_reg[3]_i_2978_n_1\,
      CO(1) => \bias_reg[3]_i_2978_n_2\,
      CO(0) => \bias_reg[3]_i_2978_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_3189_n_0\,
      DI(2) => \bias[3]_i_3190_n_0\,
      DI(1) => sprite_shoot_y_stage2_e4(5),
      DI(0) => \^q\(3),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2978_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \bias_reg[3]_i_2583_0\(2 downto 0),
      S(0) => \bias[3]_i_3194_n_0\
    );
\bias_reg[3]_i_2996\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_3203_n_0\,
      CO(3) => \bias_reg[3]_i_2996_n_0\,
      CO(2) => \bias_reg[3]_i_2996_n_1\,
      CO(1) => \bias_reg[3]_i_2996_n_2\,
      CO(0) => \bias_reg[3]_i_2996_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_3204_n_0\,
      DI(2) => \bias[3]_i_3205_n_0\,
      DI(1) => sprite_shoot_y_stage3_e3(5),
      DI(0) => \^q\(3),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2996_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \bias_reg[3]_i_2617_0\(2 downto 0),
      S(0) => \bias[3]_i_3209_n_0\
    );
\bias_reg[3]_i_3014\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_3218_n_0\,
      CO(3) => \bias_reg[3]_i_3014_n_0\,
      CO(2) => \bias_reg[3]_i_3014_n_1\,
      CO(1) => \bias_reg[3]_i_3014_n_2\,
      CO(0) => \bias_reg[3]_i_3014_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_3219_n_0\,
      DI(2) => \bias[3]_i_3220_n_0\,
      DI(1) => sprite_shoot_y_stage3_e5(5),
      DI(0) => \^q\(3),
      O(3 downto 0) => \NLW_bias_reg[3]_i_3014_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \bias_reg[3]_i_2651_0\(2 downto 0),
      S(0) => \bias[3]_i_3224_n_0\
    );
\bias_reg[3]_i_3032\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_3233_n_0\,
      CO(3) => \bias_reg[3]_i_3032_n_0\,
      CO(2) => \bias_reg[3]_i_3032_n_1\,
      CO(1) => \bias_reg[3]_i_3032_n_2\,
      CO(0) => \bias_reg[3]_i_3032_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_3234_n_0\,
      DI(2) => \bias[3]_i_3235_n_0\,
      DI(1) => sprite_shoot_y_stage3_e1(5),
      DI(0) => \^q\(3),
      O(3 downto 0) => \NLW_bias_reg[3]_i_3032_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \bias_reg[3]_i_2685_0\(2 downto 0),
      S(0) => \bias[3]_i_3239_n_0\
    );
\bias_reg[3]_i_3041\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_3041_n_0\,
      CO(2) => \bias_reg[3]_i_3041_n_1\,
      CO(1) => \bias_reg[3]_i_3041_n_2\,
      CO(0) => \bias_reg[3]_i_3041_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__1_0\(0),
      DI(0) => \^q\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_3041_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3240_n_0\,
      S(2) => \bias[3]_i_3241_n_0\,
      S(1) => \bias[3]_i_3242_n_0\,
      S(0) => \bias[3]_i_3243_n_0\
    );
\bias_reg[3]_i_3048\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_sx_reg[3]_rep__1_4\(0),
      CO(2) => \bias_reg[3]_i_3048_n_1\,
      CO(1) => \bias_reg[3]_i_3048_n_2\,
      CO(0) => \bias_reg[3]_i_3048_n_3\,
      CYINIT => '1',
      DI(3) => \^o_sx_reg[3]_rep__1_0\(0),
      DI(2 downto 0) => \^o_sx_reg[15]_0\(2 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_3048_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_2711\(3 downto 0)
    );
\bias_reg[3]_i_3065\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_3256_n_0\,
      CO(3) => \bias_reg[3]_i_3065_n_0\,
      CO(2) => \bias_reg[3]_i_3065_n_1\,
      CO(1) => \bias_reg[3]_i_3065_n_2\,
      CO(0) => \bias_reg[3]_i_3065_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_3257_n_0\,
      DI(2) => \bias[3]_i_3258_n_0\,
      DI(1) => sprite_shoot_y_stage2_e2(5),
      DI(0) => \^q\(3),
      O(3 downto 0) => \NLW_bias_reg[3]_i_3065_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \bias_reg[3]_i_2737_0\(2 downto 0),
      S(0) => \bias[3]_i_3262_n_0\
    );
\bias_reg[3]_i_3074\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_3074_n_0\,
      CO(2) => \bias_reg[3]_i_3074_n_1\,
      CO(1) => \bias_reg[3]_i_3074_n_2\,
      CO(0) => \bias_reg[3]_i_3074_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__1_0\(0),
      DI(0) => \^q\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_3074_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3263_n_0\,
      S(2) => \bias[3]_i_3264_n_0\,
      S(1) => \bias[3]_i_3265_n_0\,
      S(0) => \bias[3]_i_3266_n_0\
    );
\bias_reg[3]_i_3081\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_sx_reg[3]_rep__1_3\(0),
      CO(2) => \bias_reg[3]_i_3081_n_1\,
      CO(1) => \bias_reg[3]_i_3081_n_2\,
      CO(0) => \bias_reg[3]_i_3081_n_3\,
      CYINIT => '1',
      DI(3) => \^o_sx_reg[3]_rep__1_0\(0),
      DI(2 downto 0) => \^o_sx_reg[15]_0\(2 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_3081_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_2763\(3 downto 0)
    );
\bias_reg[3]_i_3150\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_sx_reg[3]_rep__1_7\(0),
      CO(2) => \bias_reg[3]_i_3150_n_1\,
      CO(1) => \bias_reg[3]_i_3150_n_2\,
      CO(0) => \bias_reg[3]_i_3150_n_3\,
      CYINIT => '1',
      DI(3) => \^o_sx_reg[3]_rep__1_0\(0),
      DI(2 downto 0) => \^o_sx_reg[15]_0\(2 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_3150_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_2933\(3 downto 0)
    );
\bias_reg[3]_i_3158\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_3158_n_0\,
      CO(2) => \bias_reg[3]_i_3158_n_1\,
      CO(1) => \bias_reg[3]_i_3158_n_2\,
      CO(0) => \bias_reg[3]_i_3158_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__1_0\(0),
      DI(0) => \^q\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_3158_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3275_n_0\,
      S(2) => \bias[3]_i_3276_n_0\,
      S(1) => \bias[3]_i_3277_n_0\,
      S(0) => \bias[3]_i_3278_n_0\
    );
\bias_reg[3]_i_3165\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_sx_reg[3]_rep__1_8\(0),
      CO(2) => \bias_reg[3]_i_3165_n_1\,
      CO(1) => \bias_reg[3]_i_3165_n_2\,
      CO(0) => \bias_reg[3]_i_3165_n_3\,
      CYINIT => '1',
      DI(3) => \^o_sx_reg[3]_rep__1_0\(0),
      DI(2 downto 0) => \^o_sx_reg[15]_0\(2 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_3165_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_2951\(3 downto 0)
    );
\bias_reg[3]_i_3173\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_3173_n_0\,
      CO(2) => \bias_reg[3]_i_3173_n_1\,
      CO(1) => \bias_reg[3]_i_3173_n_2\,
      CO(0) => \bias_reg[3]_i_3173_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__1_0\(0),
      DI(0) => \^q\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_3173_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3283_n_0\,
      S(2) => \bias[3]_i_3284_n_0\,
      S(1) => \bias[3]_i_3285_n_0\,
      S(0) => \bias[3]_i_3286_n_0\
    );
\bias_reg[3]_i_3180\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_sx_reg[3]_rep__1_6\(0),
      CO(2) => \bias_reg[3]_i_3180_n_1\,
      CO(1) => \bias_reg[3]_i_3180_n_2\,
      CO(0) => \bias_reg[3]_i_3180_n_3\,
      CYINIT => '1',
      DI(3) => \^o_sx_reg[3]_rep__1_0\(0),
      DI(2 downto 0) => \^o_sx_reg[15]_0\(2 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_3180_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_2969\(3 downto 0)
    );
\bias_reg[3]_i_3188\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_3188_n_0\,
      CO(2) => \bias_reg[3]_i_3188_n_1\,
      CO(1) => \bias_reg[3]_i_3188_n_2\,
      CO(0) => \bias_reg[3]_i_3188_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__1_0\(0),
      DI(0) => \^q\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_3188_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3291_n_0\,
      S(2) => \bias[3]_i_3292_n_0\,
      S(1) => \bias[3]_i_3293_n_0\,
      S(0) => \bias[3]_i_3294_n_0\
    );
\bias_reg[3]_i_3195\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_sx_reg[3]_rep__1_10\(0),
      CO(2) => \bias_reg[3]_i_3195_n_1\,
      CO(1) => \bias_reg[3]_i_3195_n_2\,
      CO(0) => \bias_reg[3]_i_3195_n_3\,
      CYINIT => '1',
      DI(3) => \^o_sx_reg[3]_rep__1_0\(0),
      DI(2 downto 0) => \^o_sx_reg[15]_0\(2 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_3195_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_2987\(3 downto 0)
    );
\bias_reg[3]_i_3203\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_3203_n_0\,
      CO(2) => \bias_reg[3]_i_3203_n_1\,
      CO(1) => \bias_reg[3]_i_3203_n_2\,
      CO(0) => \bias_reg[3]_i_3203_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__1_0\(0),
      DI(0) => \^q\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_3203_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3299_n_0\,
      S(2) => \bias[3]_i_3300_n_0\,
      S(1) => \bias[3]_i_3301_n_0\,
      S(0) => \bias[3]_i_3302_n_0\
    );
\bias_reg[3]_i_3210\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_sx_reg[3]_rep__1_11\(0),
      CO(2) => \bias_reg[3]_i_3210_n_1\,
      CO(1) => \bias_reg[3]_i_3210_n_2\,
      CO(0) => \bias_reg[3]_i_3210_n_3\,
      CYINIT => '1',
      DI(3) => \^o_sx_reg[3]_rep__1_0\(0),
      DI(2 downto 0) => \^o_sx_reg[15]_0\(2 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_3210_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_3005\(3 downto 0)
    );
\bias_reg[3]_i_3218\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_3218_n_0\,
      CO(2) => \bias_reg[3]_i_3218_n_1\,
      CO(1) => \bias_reg[3]_i_3218_n_2\,
      CO(0) => \bias_reg[3]_i_3218_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep_0\,
      DI(0) => \^q\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_3218_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3307_n_0\,
      S(2) => \bias[3]_i_3308_n_0\,
      S(1) => \bias[3]_i_3309_n_0\,
      S(0) => \bias[3]_i_3310_n_0\
    );
\bias_reg[3]_i_3225\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_sx_reg[3]_rep__1_9\(0),
      CO(2) => \bias_reg[3]_i_3225_n_1\,
      CO(1) => \bias_reg[3]_i_3225_n_2\,
      CO(0) => \bias_reg[3]_i_3225_n_3\,
      CYINIT => '1',
      DI(3) => \^o_sx_reg[3]_rep__1_0\(0),
      DI(2 downto 0) => \^o_sx_reg[15]_0\(2 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_3225_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_3023\(3 downto 0)
    );
\bias_reg[3]_i_3233\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_3233_n_0\,
      CO(2) => \bias_reg[3]_i_3233_n_1\,
      CO(1) => \bias_reg[3]_i_3233_n_2\,
      CO(0) => \bias_reg[3]_i_3233_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__1_0\(0),
      DI(0) => \^q\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_3233_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3315_n_0\,
      S(2) => \bias[3]_i_3316_n_0\,
      S(1) => \bias[3]_i_3317_n_0\,
      S(0) => \bias[3]_i_3318_n_0\
    );
\bias_reg[3]_i_3248\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_sx_reg[3]_rep__1_5\(0),
      CO(2) => \bias_reg[3]_i_3248_n_1\,
      CO(1) => \bias_reg[3]_i_3248_n_2\,
      CO(0) => \bias_reg[3]_i_3248_n_3\,
      CYINIT => '1',
      DI(3) => \^o_sx_reg[3]_rep__1_0\(0),
      DI(2 downto 0) => \^o_sx_reg[15]_0\(2 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_3248_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_3056\(3 downto 0)
    );
\bias_reg[3]_i_3256\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_3256_n_0\,
      CO(2) => \bias_reg[3]_i_3256_n_1\,
      CO(1) => \bias_reg[3]_i_3256_n_2\,
      CO(0) => \bias_reg[3]_i_3256_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__1_0\(0),
      DI(0) => \^q\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_3256_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3323_n_0\,
      S(2) => \bias[3]_i_3324_n_0\,
      S(1) => \bias[3]_i_3325_n_0\,
      S(0) => \bias[3]_i_3326_n_0\
    );
\bias_reg[3]_i_341\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_701_n_0\,
      CO(3) => \bias_reg[3]_i_341_n_0\,
      CO(2) => \bias_reg[3]_i_341_n_1\,
      CO(1) => \bias_reg[3]_i_341_n_2\,
      CO(0) => \bias_reg[3]_i_341_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_702_n_0\,
      DI(2) => '0',
      DI(1) => \^o_sy_reg[5]_rep_0\,
      DI(0) => \^q\(3),
      O(3 downto 0) => \NLW_bias_reg[3]_i_341_O_UNCONNECTED\(3 downto 0),
      S(3) => \^o_sy_reg[7]_rep_0\,
      S(2) => \^q\(5),
      S(1) => \bias[3]_i_703_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[3]_i_346\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_346_n_0\,
      CO(2) => \bias_reg[3]_i_346_n_1\,
      CO(1) => \bias_reg[3]_i_346_n_2\,
      CO(0) => \bias_reg[3]_i_346_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_704_n_0\,
      DI(2) => \bias[3]_i_705_n_0\,
      DI(1 downto 0) => \bias_reg[3]_i_147_0\(1 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_346_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_708_n_0\,
      S(2) => \bias[3]_i_709_n_0\,
      S(1 downto 0) => \bias_reg[3]_i_147_1\(1 downto 0)
    );
\bias_reg[3]_i_362\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_362_n_0\,
      CO(2) => \bias_reg[3]_i_362_n_1\,
      CO(1) => \bias_reg[3]_i_362_n_2\,
      CO(0) => \bias_reg[3]_i_362_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_712_n_0\,
      DI(2) => \bias[3]_i_713_n_0\,
      DI(1) => \bias[3]_i_714_n_0\,
      DI(0) => \bias[3]_i_715_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_362_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_162_8\(3 downto 0)
    );
\bias_reg[3]_i_371\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_371_n_0\,
      CO(2) => \bias_reg[3]_i_371_n_1\,
      CO(1) => \bias_reg[3]_i_371_n_2\,
      CO(0) => \bias_reg[3]_i_371_n_3\,
      CYINIT => '1',
      DI(3) => \bias_reg[3]_i_163_0\(1),
      DI(2) => \^o_sy_reg[5]_rep_0\,
      DI(1) => \bias[3]_i_721_n_0\,
      DI(0) => \bias_reg[3]_i_163_0\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_371_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_723_n_0\,
      S(2) => \bias[3]_i_724_n_0\,
      S(1) => \bias[3]_i_725_n_0\,
      S(0) => \bias_reg[3]_i_163_1\(0)
    );
\bias_reg[3]_i_380\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_727_n_0\,
      CO(3) => \bias_reg[3]_i_380_n_0\,
      CO(2) => \bias_reg[3]_i_380_n_1\,
      CO(1) => \bias_reg[3]_i_380_n_2\,
      CO(0) => \bias_reg[3]_i_380_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"111",
      DI(0) => \^o_sy_reg[7]_rep_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_380_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_728_n_0\,
      S(2) => \bias[3]_i_729_n_0\,
      S(1) => \bias[3]_i_730_n_0\,
      S(0) => \bias_reg[3]_i_164_0\(0)
    );
\bias_reg[3]_i_385\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_732_n_0\,
      CO(3) => \o_sx_reg[14]_3\(0),
      CO(2) => \bias_reg[3]_i_385_n_1\,
      CO(1) => \bias_reg[3]_i_385_n_2\,
      CO(0) => \bias_reg[3]_i_385_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_733_n_0\,
      DI(2) => \bias[3]_i_734_n_0\,
      DI(1) => \bias[3]_i_735_n_0\,
      DI(0) => \bias[3]_i_736_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_385_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_737_n_0\,
      S(2) => \bias[3]_i_738_n_0\,
      S(1) => \bias[3]_i_739_n_0\,
      S(0) => \bias[3]_i_740_n_0\
    );
\bias_reg[3]_i_393\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_393_n_0\,
      CO(2) => \bias_reg[3]_i_393_n_1\,
      CO(1) => \bias_reg[3]_i_393_n_2\,
      CO(0) => \bias_reg[3]_i_393_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_741_n_0\,
      DI(2) => \bias[3]_i_742_n_0\,
      DI(1) => \bias[3]_i_743_n_0\,
      DI(0) => \bias[3]_i_744_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_393_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_169_8\(3 downto 0)
    );
\bias_reg[3]_i_402\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_402_n_0\,
      CO(2) => \bias_reg[3]_i_402_n_1\,
      CO(1) => \bias_reg[3]_i_402_n_2\,
      CO(0) => \bias_reg[3]_i_402_n_3\,
      CYINIT => '1',
      DI(3) => \bias_reg[3]_i_170_0\(1),
      DI(2) => \^o_sy_reg[5]_rep_0\,
      DI(1) => \bias[3]_i_750_n_0\,
      DI(0) => \bias_reg[3]_i_170_0\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_402_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_752_n_0\,
      S(2) => \bias[3]_i_753_n_0\,
      S(1) => \bias[3]_i_754_n_0\,
      S(0) => \bias_reg[3]_i_170_1\(0)
    );
\bias_reg[3]_i_411\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_756_n_0\,
      CO(3) => \bias_reg[3]_i_411_n_0\,
      CO(2) => \bias_reg[3]_i_411_n_1\,
      CO(1) => \bias_reg[3]_i_411_n_2\,
      CO(0) => \bias_reg[3]_i_411_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"111",
      DI(0) => \^o_sy_reg[7]_rep_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_411_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_757_n_0\,
      S(2) => \bias[3]_i_758_n_0\,
      S(1) => \bias[3]_i_759_n_0\,
      S(0) => \bias_reg[3]_i_171_0\(0)
    );
\bias_reg[3]_i_416\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_761_n_0\,
      CO(3) => \o_sx_reg[14]_1\(0),
      CO(2) => \bias_reg[3]_i_416_n_1\,
      CO(1) => \bias_reg[3]_i_416_n_2\,
      CO(0) => \bias_reg[3]_i_416_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_762_n_0\,
      DI(2) => \bias[3]_i_763_n_0\,
      DI(1) => \bias[3]_i_764_n_0\,
      DI(0) => \bias[3]_i_765_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_416_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_766_n_0\,
      S(2) => \bias[3]_i_767_n_0\,
      S(1) => \bias[3]_i_768_n_0\,
      S(0) => \bias[3]_i_769_n_0\
    );
\bias_reg[3]_i_418\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_418_n_0\,
      CO(2) => \bias_reg[3]_i_418_n_1\,
      CO(1) => \bias_reg[3]_i_418_n_2\,
      CO(0) => \bias_reg[3]_i_418_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => sy(1),
      DI(0) => \^o_sy_reg[0]_rep_0\(0),
      O(3 downto 2) => \^sprite_render_y00_out\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[3]_i_418_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_770_n_0\,
      S(2) => \bias[3]_i_771_n_0\,
      S(1) => \bias[3]_i_772_n_0\,
      S(0) => \bias[3]_i_773_n_0\
    );
\bias_reg[3]_i_419\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_418_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_419_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_419_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW_bias_reg[3]_i_419_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^sprite_render_y00_out\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_774_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[3]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_54_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_43_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_43_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^o_sx_reg[4]_rep__0_0\,
      O(3 downto 2) => \NLW_bias_reg[3]_i_43_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \gfx_inst/enemy3/sel0\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_117_n_0\,
      S(0) => \bias[3]_i_118_n_0\
    );
\bias_reg[3]_i_445\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_775_n_0\,
      CO(3) => \bias_reg[3]_i_445_n_0\,
      CO(2) => \bias_reg[3]_i_445_n_1\,
      CO(1) => \bias_reg[3]_i_445_n_2\,
      CO(0) => \bias_reg[3]_i_445_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_776_n_0\,
      DI(2) => '0',
      DI(1) => \^o_sy_reg[5]_rep_0\,
      DI(0) => \^q\(3),
      O(3 downto 0) => \NLW_bias_reg[3]_i_445_O_UNCONNECTED\(3 downto 0),
      S(3) => \^o_sy_reg[7]_rep_0\,
      S(2) => \^q\(5),
      S(1) => \bias[3]_i_777_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[3]_i_450\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_450_n_0\,
      CO(2) => \bias_reg[3]_i_450_n_1\,
      CO(1) => \bias_reg[3]_i_450_n_2\,
      CO(0) => \bias_reg[3]_i_450_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_778_n_0\,
      DI(2) => \bias[3]_i_779_n_0\,
      DI(1 downto 0) => \bias_reg[3]_i_210_0\(1 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_450_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_782_n_0\,
      S(2) => \bias[3]_i_783_n_0\,
      S(1 downto 0) => \bias_reg[3]_i_210_1\(1 downto 0)
    );
\bias_reg[3]_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_47_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_46_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_46_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW_bias_reg[3]_i_46_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^sprite_render_y00_out_0\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_119_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[3]_i_468\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_794_n_0\,
      CO(3) => \bias_reg[3]_i_468_n_0\,
      CO(2) => \bias_reg[3]_i_468_n_1\,
      CO(1) => \bias_reg[3]_i_468_n_2\,
      CO(0) => \bias_reg[3]_i_468_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_795_n_0\,
      DI(2) => \bias[3]_i_796_n_0\,
      DI(1) => \bias[3]_i_797_n_0\,
      DI(0) => \bias[3]_i_798_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_468_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_220_0\(3 downto 0)
    );
\bias_reg[3]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_47_n_0\,
      CO(2) => \bias_reg[3]_i_47_n_1\,
      CO(1) => \bias_reg[3]_i_47_n_2\,
      CO(0) => \bias_reg[3]_i_47_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => sy(1),
      DI(0) => \^o_sy_reg[0]_rep_0\(0),
      O(3 downto 2) => \^sprite_render_y00_out_0\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[3]_i_47_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_120_n_0\,
      S(2) => \bias[3]_i_121_n_0\,
      S(1) => \bias[3]_i_122_n_0\,
      S(0) => \bias[3]_i_123_n_0\
    );
\bias_reg[3]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_124_n_0\,
      CO(3) => \gfx_inst/enemy3/sprite_hit_x17_in\,
      CO(2) => \bias_reg[3]_i_48_n_1\,
      CO(1) => \bias_reg[3]_i_48_n_2\,
      CO(0) => \bias_reg[3]_i_48_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_125_n_0\,
      DI(2) => \bias[3]_i_126_n_0\,
      DI(1) => \bias[3]_i_127_n_0\,
      DI(0) => \bias[3]_i_128_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_48_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[3]_i_16_0\(3 downto 0)
    );
\bias_reg[3]_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_133_n_0\,
      CO(3) => \gfx_inst/enemy3/sprite_hit_y16_in\,
      CO(2) => \bias_reg[3]_i_49_n_1\,
      CO(1) => \bias_reg[3]_i_49_n_2\,
      CO(0) => \bias_reg[3]_i_49_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_134_n_0\,
      DI(2) => \bias[3]_i_135_n_0\,
      DI(1) => \bias[3]_i_136_n_0\,
      DI(0) => \bias[3]_i_137_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_49_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_138_n_0\,
      S(2) => \bias[3]_i_139_n_0\,
      S(1) => \bias[3]_i_140_n_0\,
      S(0) => \bias[3]_i_141_n_0\
    );
\bias_reg[3]_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_142_n_0\,
      CO(3) => \bias_reg[3]_i_50_n_0\,
      CO(2) => \bias_reg[3]_i_50_n_1\,
      CO(1) => \bias_reg[3]_i_50_n_2\,
      CO(0) => \bias_reg[3]_i_50_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_bias_reg[3]_i_50_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_143_n_0\,
      S(2) => \bias[3]_i_144_n_0\,
      S(1) => \bias[3]_i_145_n_0\,
      S(0) => \bias[3]_i_146_n_0\
    );
\bias_reg[3]_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_54_n_0\,
      CO(2) => \bias_reg[3]_i_54_n_1\,
      CO(1) => \bias_reg[3]_i_54_n_2\,
      CO(0) => \bias_reg[3]_i_54_n_3\,
      CYINIT => '1',
      DI(3) => \^o_sx_reg[3]_rep__1_0\(0),
      DI(2 downto 1) => \^o_sx_reg[15]_0\(2 downto 1),
      DI(0) => \^o_sx_reg[0]_rep_0\,
      O(3 downto 2) => \gfx_inst/enemy3/sel0\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[3]_i_54_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_151_n_0\,
      S(2) => \bias[3]_i_152_n_0\,
      S(1) => \bias[3]_i_153_n_0\,
      S(0) => \bias[3]_i_154_n_0\
    );
\bias_reg[3]_i_568\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bias[3]_i_948_n_0\,
      I1 => \bias[3]_i_949_n_0\,
      O => \bias_reg[3]_i_568_n_0\,
      S => \bias[3]_i_947_n_0\
    );
\bias_reg[3]_i_594\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1008_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_594_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_594_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^di\(0),
      O(3 downto 2) => \NLW_bias_reg[3]_i_594_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \gfx_inst/stage3_enemy2/sel0\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[4]_i_59_2\(0),
      S(0) => \bias[3]_i_1012_n_0\
    );
\bias_reg[3]_i_599\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1017_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_599_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_599_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^di\(0),
      O(3 downto 2) => \NLW_bias_reg[3]_i_599_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \gfx_inst/stage3_enemy1/sel0\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[4]_i_60_2\(0),
      S(0) => \bias[3]_i_1021_n_0\
    );
\bias_reg[3]_i_617\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_621_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_617_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_617_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^di\(0),
      O(3 downto 2) => \NLW_bias_reg[3]_i_617_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \gfx_inst/stage2_enemy6/sel0\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_1071_n_0\,
      S(0) => \bias[3]_i_1072_n_0\
    );
\bias_reg[3]_i_621\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_621_n_0\,
      CO(2) => \bias_reg[3]_i_621_n_1\,
      CO(1) => \bias_reg[3]_i_621_n_2\,
      CO(0) => \bias_reg[3]_i_621_n_3\,
      CYINIT => '1',
      DI(3) => \^o_sx_reg[3]_rep__1_0\(0),
      DI(2 downto 1) => \^o_sx_reg[15]_0\(2 downto 1),
      DI(0) => \^o_sx_reg[0]_rep_0\,
      O(3 downto 2) => \gfx_inst/stage2_enemy6/sel0\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[3]_i_621_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_1077_n_0\,
      S(2) => \bias[3]_i_1078_n_0\,
      S(1) => \bias[3]_i_1079_n_0\,
      S(0) => \bias[3]_i_1080_n_0\
    );
\bias_reg[3]_i_631\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1104_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_631_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_631_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bias_reg[3]_i_631_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_1105_n_0\
    );
\bias_reg[3]_i_633\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1108_n_0\,
      CO(3) => \gfx_inst/player_projectile/sprite_hit_y11_in\,
      CO(2) => \bias_reg[3]_i_633_n_1\,
      CO(1) => \bias_reg[3]_i_633_n_2\,
      CO(0) => \bias_reg[3]_i_633_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1109_n_0\,
      DI(2) => \bias[3]_i_1110_n_0\,
      DI(1) => \bias[3]_i_1111_n_0\,
      DI(0) => \bias[3]_i_1112_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_633_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_1113_n_0\,
      S(2) => \bias[3]_i_1114_n_0\,
      S(1) => \bias[3]_i_1115_n_0\,
      S(0) => \bias[3]_i_1116_n_0\
    );
\bias_reg[3]_i_634\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1117_n_0\,
      CO(3) => \gfx_inst/player_projectile/sprite_hit_x12_in\,
      CO(2) => \bias_reg[3]_i_634_n_1\,
      CO(1) => \bias_reg[3]_i_634_n_2\,
      CO(0) => \bias_reg[3]_i_634_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1118_n_0\,
      DI(2) => \bias[3]_i_1119_n_0\,
      DI(1) => \bias[3]_i_1120_n_0\,
      DI(0) => \bias[3]_i_1121_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_634_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[3]_i_301_0\(3 downto 0)
    );
\bias_reg[3]_i_635\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1126_n_0\,
      CO(3) => \gfx_inst/enemy_projectile1/sprite_hit_x12_in\,
      CO(2) => \bias_reg[3]_i_635_n_1\,
      CO(1) => \bias_reg[3]_i_635_n_2\,
      CO(0) => \bias_reg[3]_i_635_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1127_n_0\,
      DI(2) => \bias[3]_i_1128_n_0\,
      DI(1) => \bias[3]_i_1129_n_0\,
      DI(0) => \bias[3]_i_1130_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_635_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[3]_i_302_1\(3 downto 0)
    );
\bias_reg[3]_i_636\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1135_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_636_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_636_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bias_reg[3]_i_636_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_1136_n_0\
    );
\bias_reg[3]_i_637\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1137_n_0\,
      CO(3) => \gfx_inst/enemy_projectile1/sprite_hit_y11_in\,
      CO(2) => \bias_reg[3]_i_637_n_1\,
      CO(1) => \bias_reg[3]_i_637_n_2\,
      CO(0) => \bias_reg[3]_i_637_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1138_n_0\,
      DI(2) => \bias[3]_i_1139_n_0\,
      DI(1) => \bias[3]_i_1140_n_0\,
      DI(0) => \bias[3]_i_1141_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_637_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[3]_i_302_0\(3 downto 0)
    );
\bias_reg[3]_i_64\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_75_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_64_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_64_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^o_sx_reg[4]_rep__0_0\,
      O(3 downto 2) => \NLW_bias_reg[3]_i_64_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \gfx_inst/enemy1/sel0\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_180_n_0\,
      S(0) => \bias[3]_i_181_n_0\
    );
\bias_reg[3]_i_652\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_159_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_652_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_652_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW_bias_reg[3]_i_652_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^sprite_render_y00_out_14\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_1156_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[3]_i_662\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_175_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_662_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_662_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW_bias_reg[3]_i_662_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^sprite_render_y00_out_15\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_1162_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[3]_i_668\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_669_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_668_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_668_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW_bias_reg[3]_i_668_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \gfx_inst/enemy_projectile2_6/sprite_render_y\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_1168_n_0\,
      S(0) => \bias[3]_i_1169_n_0\
    );
\bias_reg[3]_i_669\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_669_n_0\,
      CO(2) => \bias_reg[3]_i_669_n_1\,
      CO(1) => \bias_reg[3]_i_669_n_2\,
      CO(0) => \bias_reg[3]_i_669_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep_0\,
      DI(0) => \^q\(0),
      O(3 downto 2) => \gfx_inst/enemy_projectile2_6/sprite_render_y\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[3]_i_669_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_1170_n_0\,
      S(2) => \bias[3]_i_1171_n_0\,
      S(1) => \bias[3]_i_1172_n_0\,
      S(0) => \bias[3]_i_1173_n_0\
    );
\bias_reg[3]_i_67\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_68_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_67_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_67_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW_bias_reg[3]_i_67_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \gfx_inst/enemy1/sprite_render_y00_out\(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_182_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[3]_i_671\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_672_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_671_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_671_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW_bias_reg[3]_i_671_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \gfx_inst/enemy_projectile2_8/sprite_render_y\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_1178_n_0\,
      S(0) => \bias[3]_i_1179_n_0\
    );
\bias_reg[3]_i_672\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_672_n_0\,
      CO(2) => \bias_reg[3]_i_672_n_1\,
      CO(1) => \bias_reg[3]_i_672_n_2\,
      CO(0) => \bias_reg[3]_i_672_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep_0\,
      DI(0) => \^q\(0),
      O(3 downto 2) => \gfx_inst/enemy_projectile2_8/sprite_render_y\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[3]_i_672_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_1180_n_0\,
      S(2) => \bias[3]_i_1181_n_0\,
      S(1) => \bias[3]_i_1182_n_0\,
      S(0) => \bias[3]_i_1183_n_0\
    );
\bias_reg[3]_i_674\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_675_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_674_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_674_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW_bias_reg[3]_i_674_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \gfx_inst/enemy_projectile2_4/sprite_render_y\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_1188_n_0\,
      S(0) => \bias[3]_i_1189_n_0\
    );
\bias_reg[3]_i_675\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_675_n_0\,
      CO(2) => \bias_reg[3]_i_675_n_1\,
      CO(1) => \bias_reg[3]_i_675_n_2\,
      CO(0) => \bias_reg[3]_i_675_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep_0\,
      DI(0) => \^q\(0),
      O(3 downto 2) => \gfx_inst/enemy_projectile2_4/sprite_render_y\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[3]_i_675_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_1190_n_0\,
      S(2) => \bias[3]_i_1191_n_0\,
      S(1) => \bias[3]_i_1192_n_0\,
      S(0) => \bias[3]_i_1193_n_0\
    );
\bias_reg[3]_i_677\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_678_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_677_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_677_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW_bias_reg[3]_i_677_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \gfx_inst/enemy_projectile3_3/sprite_render_y\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_1198_n_0\,
      S(0) => \bias[3]_i_1199_n_0\
    );
\bias_reg[3]_i_678\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_678_n_0\,
      CO(2) => \bias_reg[3]_i_678_n_1\,
      CO(1) => \bias_reg[3]_i_678_n_2\,
      CO(0) => \bias_reg[3]_i_678_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep_0\,
      DI(0) => \^q\(0),
      O(3 downto 2) => \gfx_inst/enemy_projectile3_3/sprite_render_y\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[3]_i_678_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_1200_n_0\,
      S(2) => \bias[3]_i_1201_n_0\,
      S(1) => \bias[3]_i_1202_n_0\,
      S(0) => \bias[3]_i_1203_n_0\
    );
\bias_reg[3]_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_68_n_0\,
      CO(2) => \bias_reg[3]_i_68_n_1\,
      CO(1) => \bias_reg[3]_i_68_n_2\,
      CO(0) => \bias_reg[3]_i_68_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => sy(1),
      DI(0) => \^o_sy_reg[0]_rep_0\(0),
      O(3 downto 2) => \gfx_inst/enemy1/sprite_render_y00_out\(3 downto 2),
      O(1 downto 0) => \NLW_bias_reg[3]_i_68_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_183_n_0\,
      S(2) => \bias[3]_i_184_n_0\,
      S(1) => \bias[3]_i_185_n_0\,
      S(0) => \bias[3]_i_186_n_0\
    );
\bias_reg[3]_i_680\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_681_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_680_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_680_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW_bias_reg[3]_i_680_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \gfx_inst/enemy_projectile3_5/sprite_render_y\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_1208_n_0\,
      S(0) => \bias[3]_i_1209_n_0\
    );
\bias_reg[3]_i_681\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_681_n_0\,
      CO(2) => \bias_reg[3]_i_681_n_1\,
      CO(1) => \bias_reg[3]_i_681_n_2\,
      CO(0) => \bias_reg[3]_i_681_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep_0\,
      DI(0) => \^q\(0),
      O(3 downto 2) => \gfx_inst/enemy_projectile3_5/sprite_render_y\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[3]_i_681_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_1210_n_0\,
      S(2) => \bias[3]_i_1211_n_0\,
      S(1) => \bias[3]_i_1212_n_0\,
      S(0) => \bias[3]_i_1213_n_0\
    );
\bias_reg[3]_i_683\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_684_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_683_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_683_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW_bias_reg[3]_i_683_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \gfx_inst/enemy_projectile3_1/sprite_render_y\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_1218_n_0\,
      S(0) => \bias[3]_i_1219_n_0\
    );
\bias_reg[3]_i_684\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_684_n_0\,
      CO(2) => \bias_reg[3]_i_684_n_1\,
      CO(1) => \bias_reg[3]_i_684_n_2\,
      CO(0) => \bias_reg[3]_i_684_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep_0\,
      DI(0) => \^q\(0),
      O(3 downto 2) => \gfx_inst/enemy_projectile3_1/sprite_render_y\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[3]_i_684_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_1220_n_0\,
      S(2) => \bias[3]_i_1221_n_0\,
      S(1) => \bias[3]_i_1222_n_0\,
      S(0) => \bias[3]_i_1223_n_0\
    );
\bias_reg[3]_i_685\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1224_n_0\,
      CO(3) => \gfx_inst/enemy_projectile5/sprite_hit_x12_in\,
      CO(2) => \bias_reg[3]_i_685_n_1\,
      CO(1) => \bias_reg[3]_i_685_n_2\,
      CO(0) => \bias_reg[3]_i_685_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1225_n_0\,
      DI(2) => \bias[3]_i_1226_n_0\,
      DI(1) => \bias[3]_i_1227_n_0\,
      DI(0) => \bias[3]_i_1228_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_685_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[3]_i_317_1\(3 downto 0)
    );
\bias_reg[3]_i_686\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1233_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_686_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_686_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bias_reg[3]_i_686_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_1234_n_0\
    );
\bias_reg[3]_i_687\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1235_n_0\,
      CO(3) => \gfx_inst/enemy_projectile5/sprite_hit_y11_in\,
      CO(2) => \bias_reg[3]_i_687_n_1\,
      CO(1) => \bias_reg[3]_i_687_n_2\,
      CO(0) => \bias_reg[3]_i_687_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1236_n_0\,
      DI(2) => \bias[3]_i_1237_n_0\,
      DI(1) => \bias[3]_i_1238_n_0\,
      DI(0) => \bias[3]_i_1239_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_687_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[3]_i_317_0\(3 downto 0)
    );
\bias_reg[3]_i_69\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_187_n_0\,
      CO(3) => \gfx_inst/enemy1/sprite_hit_x17_in\,
      CO(2) => \bias_reg[3]_i_69_n_1\,
      CO(1) => \bias_reg[3]_i_69_n_2\,
      CO(0) => \bias_reg[3]_i_69_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_188_n_0\,
      DI(2) => \bias[3]_i_189_n_0\,
      DI(1) => \bias[3]_i_190_n_0\,
      DI(0) => \bias[3]_i_191_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_69_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[3]_i_22_0\(3 downto 0)
    );
\bias_reg[3]_i_690\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_691_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_690_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_690_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW_bias_reg[3]_i_690_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \gfx_inst/enemy_projectile2_2/sprite_render_y\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_1250_n_0\,
      S(0) => \bias[3]_i_1251_n_0\
    );
\bias_reg[3]_i_691\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_691_n_0\,
      CO(2) => \bias_reg[3]_i_691_n_1\,
      CO(1) => \bias_reg[3]_i_691_n_2\,
      CO(0) => \bias_reg[3]_i_691_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__1_0\(0),
      DI(0) => \^q\(0),
      O(3 downto 2) => \gfx_inst/enemy_projectile2_2/sprite_render_y\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[3]_i_691_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_1252_n_0\,
      S(2) => \bias[3]_i_1253_n_0\,
      S(1) => \bias[3]_i_1254_n_0\,
      S(0) => \bias[3]_i_1255_n_0\
    );
\bias_reg[3]_i_692\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1256_n_0\,
      CO(3) => \gfx_inst/enemy_projectile3/sprite_hit_x12_in\,
      CO(2) => \bias_reg[3]_i_692_n_1\,
      CO(1) => \bias_reg[3]_i_692_n_2\,
      CO(0) => \bias_reg[3]_i_692_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1257_n_0\,
      DI(2) => \bias[3]_i_1258_n_0\,
      DI(1) => \bias[3]_i_1259_n_0\,
      DI(0) => \bias[3]_i_1260_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_692_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[3]_i_319_1\(3 downto 0)
    );
\bias_reg[3]_i_693\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1265_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_693_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_693_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bias_reg[3]_i_693_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_1266_n_0\
    );
\bias_reg[3]_i_694\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1267_n_0\,
      CO(3) => \gfx_inst/enemy_projectile3/sprite_hit_y11_in\,
      CO(2) => \bias_reg[3]_i_694_n_1\,
      CO(1) => \bias_reg[3]_i_694_n_2\,
      CO(0) => \bias_reg[3]_i_694_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1268_n_0\,
      DI(2) => \bias[3]_i_1269_n_0\,
      DI(1) => \bias[3]_i_1270_n_0\,
      DI(0) => \bias[3]_i_1271_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_694_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[3]_i_319_0\(3 downto 0)
    );
\bias_reg[3]_i_70\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_196_n_0\,
      CO(3) => \gfx_inst/enemy1/sprite_hit_y16_in\,
      CO(2) => \bias_reg[3]_i_70_n_1\,
      CO(1) => \bias_reg[3]_i_70_n_2\,
      CO(0) => \bias_reg[3]_i_70_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_197_n_0\,
      DI(2) => \bias[3]_i_198_n_0\,
      DI(1) => \bias[3]_i_199_n_0\,
      DI(0) => \bias[3]_i_200_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_70_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_201_n_0\,
      S(2) => \bias[3]_i_202_n_0\,
      S(1) => \bias[3]_i_203_n_0\,
      S(0) => \bias[3]_i_204_n_0\
    );
\bias_reg[3]_i_701\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_701_n_0\,
      CO(2) => \bias_reg[3]_i_701_n_1\,
      CO(1) => \bias_reg[3]_i_701_n_2\,
      CO(0) => \bias_reg[3]_i_701_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__0_0\,
      DI(0) => \^o_sy_reg[0]_rep_0\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_701_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_1278_n_0\,
      S(2) => \bias[3]_i_1279_n_0\,
      S(1) => \bias[3]_i_1280_n_0\,
      S(0) => \bias[3]_i_1281_n_0\
    );
\bias_reg[3]_i_71\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_205_n_0\,
      CO(3) => \bias_reg[3]_i_71_n_0\,
      CO(2) => \bias_reg[3]_i_71_n_1\,
      CO(1) => \bias_reg[3]_i_71_n_2\,
      CO(0) => \bias_reg[3]_i_71_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_bias_reg[3]_i_71_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_206_n_0\,
      S(2) => \bias[3]_i_207_n_0\,
      S(1) => \bias[3]_i_208_n_0\,
      S(0) => \bias[3]_i_209_n_0\
    );
\bias_reg[3]_i_727\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1282_n_0\,
      CO(3) => \bias_reg[3]_i_727_n_0\,
      CO(2) => \bias_reg[3]_i_727_n_1\,
      CO(1) => \bias_reg[3]_i_727_n_2\,
      CO(0) => \bias_reg[3]_i_727_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1283_n_0\,
      DI(2) => '0',
      DI(1) => \^o_sy_reg[5]_rep_0\,
      DI(0) => \^q\(3),
      O(3 downto 0) => \NLW_bias_reg[3]_i_727_O_UNCONNECTED\(3 downto 0),
      S(3) => \^o_sy_reg[7]_rep_0\,
      S(2) => \^q\(5),
      S(1) => \bias[3]_i_1284_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[3]_i_732\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_732_n_0\,
      CO(2) => \bias_reg[3]_i_732_n_1\,
      CO(1) => \bias_reg[3]_i_732_n_2\,
      CO(0) => \bias_reg[3]_i_732_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1285_n_0\,
      DI(2) => \bias[3]_i_1286_n_0\,
      DI(1 downto 0) => \bias_reg[3]_i_385_0\(1 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_732_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_1289_n_0\,
      S(2) => \bias[3]_i_1290_n_0\,
      S(1 downto 0) => \bias_reg[3]_i_385_1\(1 downto 0)
    );
\bias_reg[3]_i_75\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_75_n_0\,
      CO(2) => \bias_reg[3]_i_75_n_1\,
      CO(1) => \bias_reg[3]_i_75_n_2\,
      CO(0) => \bias_reg[3]_i_75_n_3\,
      CYINIT => '1',
      DI(3) => \^o_sx_reg[3]_rep__1_0\(0),
      DI(2 downto 1) => \^o_sx_reg[15]_0\(2 downto 1),
      DI(0) => \^o_sx_reg[0]_rep_0\,
      O(3 downto 2) => \gfx_inst/enemy1/sel0\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[3]_i_75_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_214_n_0\,
      S(2) => \bias[3]_i_215_n_0\,
      S(1) => \bias[3]_i_216_n_0\,
      S(0) => \bias[3]_i_217_n_0\
    );
\bias_reg[3]_i_756\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1293_n_0\,
      CO(3) => \bias_reg[3]_i_756_n_0\,
      CO(2) => \bias_reg[3]_i_756_n_1\,
      CO(1) => \bias_reg[3]_i_756_n_2\,
      CO(0) => \bias_reg[3]_i_756_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1294_n_0\,
      DI(2) => '0',
      DI(1) => \^o_sy_reg[5]_rep_0\,
      DI(0) => \^q\(3),
      O(3 downto 0) => \NLW_bias_reg[3]_i_756_O_UNCONNECTED\(3 downto 0),
      S(3) => \^o_sy_reg[7]_rep_0\,
      S(2) => \^q\(5),
      S(1) => \bias[3]_i_1295_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[3]_i_761\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_761_n_0\,
      CO(2) => \bias_reg[3]_i_761_n_1\,
      CO(1) => \bias_reg[3]_i_761_n_2\,
      CO(0) => \bias_reg[3]_i_761_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1296_n_0\,
      DI(2) => \bias[3]_i_1297_n_0\,
      DI(1 downto 0) => \bias_reg[3]_i_416_0\(1 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_761_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_1300_n_0\,
      S(2) => \bias[3]_i_1301_n_0\,
      S(1 downto 0) => \bias_reg[3]_i_416_1\(1 downto 0)
    );
\bias_reg[3]_i_775\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_775_n_0\,
      CO(2) => \bias_reg[3]_i_775_n_1\,
      CO(1) => \bias_reg[3]_i_775_n_2\,
      CO(0) => \bias_reg[3]_i_775_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__0_0\,
      DI(0) => \^o_sy_reg[0]_rep_0\(0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_775_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_1304_n_0\,
      S(2) => \bias[3]_i_1305_n_0\,
      S(1) => \bias[3]_i_1306_n_0\,
      S(0) => \bias[3]_i_1307_n_0\
    );
\bias_reg[3]_i_794\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1308_n_0\,
      CO(3) => \bias_reg[3]_i_794_n_0\,
      CO(2) => \bias_reg[3]_i_794_n_1\,
      CO(1) => \bias_reg[3]_i_794_n_2\,
      CO(0) => \bias_reg[3]_i_794_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1309_n_0\,
      DI(2) => \bias[3]_i_1310_n_0\,
      DI(1) => \bias[3]_i_1311_n_0\,
      DI(0) => \bias[3]_i_1312_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_794_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_468_0\(3 downto 0)
    );
\bias_reg[3]_i_928\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_929_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_928_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_928_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW_bias_reg[3]_i_928_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^sprite_render_y00_out_3\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_1400_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[3]_i_929\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_929_n_0\,
      CO(2) => \bias_reg[3]_i_929_n_1\,
      CO(1) => \bias_reg[3]_i_929_n_2\,
      CO(0) => \bias_reg[3]_i_929_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep_0\,
      DI(0) => \^q\(0),
      O(3 downto 2) => \^sprite_render_y00_out_3\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[3]_i_929_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_1401_n_0\,
      S(2) => \bias[3]_i_1402_n_0\,
      S(1) => \bias[3]_i_1403_n_0\,
      S(0) => \bias[3]_i_1404_n_0\
    );
\bias_reg[3]_i_932\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1399_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_932_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_932_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^o_sx_reg[4]_rep__0_0\,
      O(3 downto 2) => \NLW_bias_reg[3]_i_932_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \gfx_inst/stage2_enemy1/sel0\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_1405_n_0\,
      S(0) => \bias[3]_i_1406_n_0\
    );
\bias_reg[3]_i_934\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1409_n_0\,
      CO(3) => \gfx_inst/stage2_enemy1/sprite_hit_x21_in\,
      CO(2) => \bias_reg[3]_i_934_n_1\,
      CO(1) => \bias_reg[3]_i_934_n_2\,
      CO(0) => \bias_reg[3]_i_934_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1410_n_0\,
      DI(2) => \bias[3]_i_1411_n_0\,
      DI(1) => \bias[3]_i_1412_n_0\,
      DI(0) => \bias[3]_i_1413_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_934_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[3]_i_564_0\(3 downto 0)
    );
\bias_reg[3]_i_935\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1418_n_0\,
      CO(3) => \gfx_inst/stage2_enemy1/sprite_hit_y20_in\,
      CO(2) => \bias_reg[3]_i_935_n_1\,
      CO(1) => \bias_reg[3]_i_935_n_2\,
      CO(0) => \bias_reg[3]_i_935_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1419_n_0\,
      DI(2) => \bias[3]_i_1420_n_0\,
      DI(1) => \bias[3]_i_1421_n_0\,
      DI(0) => \bias[3]_i_1422_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_935_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_1423_n_0\,
      S(2) => \bias[3]_i_1424_n_0\,
      S(1) => \bias[3]_i_1425_n_0\,
      S(0) => \bias[3]_i_1426_n_0\
    );
\bias_reg[3]_i_936\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1427_n_0\,
      CO(3) => \bias_reg[3]_i_936_n_0\,
      CO(2) => \bias_reg[3]_i_936_n_1\,
      CO(1) => \bias_reg[3]_i_936_n_2\,
      CO(0) => \bias_reg[3]_i_936_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_bias_reg[3]_i_936_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_1428_n_0\,
      S(2) => \bias[3]_i_1429_n_0\,
      S(1) => \bias[3]_i_1430_n_0\,
      S(0) => \bias[3]_i_1431_n_0\
    );
\bias_reg[3]_i_938\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1434_n_0\,
      CO(3) => \gfx_inst/stage2_enemy2/sprite_hit_x26_in\,
      CO(2) => \bias_reg[3]_i_938_n_1\,
      CO(1) => \bias_reg[3]_i_938_n_2\,
      CO(0) => \bias_reg[3]_i_938_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1435_n_0\,
      DI(2) => \bias[3]_i_1436_n_0\,
      DI(1) => \bias[3]_i_1437_n_0\,
      DI(0) => \bias[3]_i_1438_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_938_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[3]_i_565_0\(3 downto 0)
    );
\bias_reg[3]_i_939\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1443_n_0\,
      CO(3) => \gfx_inst/stage2_enemy2/sprite_hit_y25_in\,
      CO(2) => \bias_reg[3]_i_939_n_1\,
      CO(1) => \bias_reg[3]_i_939_n_2\,
      CO(0) => \bias_reg[3]_i_939_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1444_n_0\,
      DI(2) => \bias[3]_i_1445_n_0\,
      DI(1) => \bias[3]_i_1446_n_0\,
      DI(0) => \bias[3]_i_1447_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_939_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_1448_n_0\,
      S(2) => \bias[3]_i_1449_n_0\,
      S(1) => \bias[3]_i_1450_n_0\,
      S(0) => \bias[3]_i_1451_n_0\
    );
\bias_reg[3]_i_940\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1452_n_0\,
      CO(3) => \bias_reg[3]_i_940_n_0\,
      CO(2) => \bias_reg[3]_i_940_n_1\,
      CO(1) => \bias_reg[3]_i_940_n_2\,
      CO(0) => \bias_reg[3]_i_940_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_bias_reg[3]_i_940_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_1453_n_0\,
      S(2) => \bias[3]_i_1454_n_0\,
      S(1) => \bias[3]_i_1455_n_0\,
      S(0) => \bias[3]_i_1456_n_0\
    );
\bias_reg[3]_i_945\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bias[3]_i_1462_n_0\,
      I1 => \bias[3]_i_1463_n_0\,
      O => \bias_reg[3]_i_945_n_0\,
      S => \bias[3]_i_943_1\
    );
\bias_reg[3]_i_971\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_978_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_971_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_971_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^di\(0),
      O(3 downto 2) => \NLW_bias_reg[3]_i_971_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \gfx_inst/stage2_enemy5/sel0\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_1469_n_0\,
      S(0) => \bias[3]_i_1470_n_0\
    );
\bias_reg[3]_i_974\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_975_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_974_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_974_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW_bias_reg[3]_i_974_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^sprite_render_y00_out_7\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_1471_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[3]_i_975\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_975_n_0\,
      CO(2) => \bias_reg[3]_i_975_n_1\,
      CO(1) => \bias_reg[3]_i_975_n_2\,
      CO(0) => \bias_reg[3]_i_975_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep_0\,
      DI(0) => \^q\(0),
      O(3 downto 2) => \^sprite_render_y00_out_7\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[3]_i_975_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_1472_n_0\,
      S(2) => \bias[3]_i_1473_n_0\,
      S(1) => \bias[3]_i_1474_n_0\,
      S(0) => \bias[3]_i_1475_n_0\
    );
\bias_reg[3]_i_978\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_978_n_0\,
      CO(2) => \bias_reg[3]_i_978_n_1\,
      CO(1) => \bias_reg[3]_i_978_n_2\,
      CO(0) => \bias_reg[3]_i_978_n_3\,
      CYINIT => '1',
      DI(3) => \^o_sx_reg[3]_rep__1_0\(0),
      DI(2 downto 1) => \^o_sx_reg[15]_0\(2 downto 1),
      DI(0) => \^o_sx_reg[0]_rep_0\,
      O(3 downto 2) => \gfx_inst/stage2_enemy5/sel0\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[3]_i_978_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_1478_n_0\,
      S(2) => \bias[3]_i_1479_n_0\,
      S(1) => \bias[3]_i_1480_n_0\,
      S(0) => \bias[3]_i_1481_n_0\
    );
\bias_reg[3]_i_981\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_985_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_981_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[3]_i_981_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^di\(0),
      O(3 downto 2) => \NLW_bias_reg[3]_i_981_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \gfx_inst/stage2_enemy4/sel0\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[3]_i_1484_n_0\,
      S(0) => \bias[3]_i_1485_n_0\
    );
\bias_reg[3]_i_985\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_985_n_0\,
      CO(2) => \bias_reg[3]_i_985_n_1\,
      CO(1) => \bias_reg[3]_i_985_n_2\,
      CO(0) => \bias_reg[3]_i_985_n_3\,
      CYINIT => '1',
      DI(3) => \^o_sx_reg[3]_rep__1_0\(0),
      DI(2 downto 1) => \^o_sx_reg[15]_0\(2 downto 1),
      DI(0) => \^o_sx_reg[0]_rep_0\,
      O(3 downto 2) => \gfx_inst/stage2_enemy4/sel0\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[3]_i_985_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[3]_i_1490_n_0\,
      S(2) => \bias[3]_i_1491_n_0\,
      S(1) => \bias[3]_i_1492_n_0\,
      S(0) => \bias[3]_i_1493_n_0\
    );
\bias_reg[3]_i_987\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1496_n_0\,
      CO(3) => \gfx_inst/stage2_enemy3/sprite_hit_x21_in\,
      CO(2) => \bias_reg[3]_i_987_n_1\,
      CO(1) => \bias_reg[3]_i_987_n_2\,
      CO(0) => \bias_reg[3]_i_987_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1497_n_0\,
      DI(2) => \bias[3]_i_1498_n_0\,
      DI(1) => \bias[3]_i_1499_n_0\,
      DI(0) => \bias[3]_i_1500_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_987_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[3]_i_587_0\(3 downto 0)
    );
\bias_reg[3]_i_988\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1505_n_0\,
      CO(3) => \gfx_inst/stage2_enemy3/sprite_hit_y20_in\,
      CO(2) => \bias_reg[3]_i_988_n_1\,
      CO(1) => \bias_reg[3]_i_988_n_2\,
      CO(0) => \bias_reg[3]_i_988_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1506_n_0\,
      DI(2) => \bias[3]_i_1507_n_0\,
      DI(1) => \bias[3]_i_1508_n_0\,
      DI(0) => \bias[3]_i_1509_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_988_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_1510_n_0\,
      S(2) => \bias[3]_i_1511_n_0\,
      S(1) => \bias[3]_i_1512_n_0\,
      S(0) => \bias[3]_i_1513_n_0\
    );
\bias_reg[3]_i_989\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1514_n_0\,
      CO(3) => \bias_reg[3]_i_989_n_0\,
      CO(2) => \bias_reg[3]_i_989_n_1\,
      CO(1) => \bias_reg[3]_i_989_n_2\,
      CO(0) => \bias_reg[3]_i_989_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_bias_reg[3]_i_989_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_1515_n_0\,
      S(2) => \bias[3]_i_1516_n_0\,
      S(1) => \bias[3]_i_1517_n_0\,
      S(0) => \bias[3]_i_1518_n_0\
    );
\bias_reg[3]_i_991\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1521_n_0\,
      CO(3) => \gfx_inst/stage2_enemy5/sprite_hit_x21_in\,
      CO(2) => \bias_reg[3]_i_991_n_1\,
      CO(1) => \bias_reg[3]_i_991_n_2\,
      CO(0) => \bias_reg[3]_i_991_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1522_n_0\,
      DI(2) => \bias[3]_i_1523_n_0\,
      DI(1) => \bias[3]_i_1524_n_0\,
      DI(0) => \bias[3]_i_1525_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_991_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[3]_i_588_0\(3 downto 0)
    );
\bias_reg[3]_i_992\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1530_n_0\,
      CO(3) => \gfx_inst/stage2_enemy5/sprite_hit_y20_in\,
      CO(2) => \bias_reg[3]_i_992_n_1\,
      CO(1) => \bias_reg[3]_i_992_n_2\,
      CO(0) => \bias_reg[3]_i_992_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1531_n_0\,
      DI(2) => \bias[3]_i_1532_n_0\,
      DI(1) => \bias[3]_i_1533_n_0\,
      DI(0) => \bias[3]_i_1534_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_992_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_1535_n_0\,
      S(2) => \bias[3]_i_1536_n_0\,
      S(1) => \bias[3]_i_1537_n_0\,
      S(0) => \bias[3]_i_1538_n_0\
    );
\bias_reg[3]_i_993\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1539_n_0\,
      CO(3) => \bias_reg[3]_i_993_n_0\,
      CO(2) => \bias_reg[3]_i_993_n_1\,
      CO(1) => \bias_reg[3]_i_993_n_2\,
      CO(0) => \bias_reg[3]_i_993_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_bias_reg[3]_i_993_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_1540_n_0\,
      S(2) => \bias[3]_i_1541_n_0\,
      S(1) => \bias[3]_i_1542_n_0\,
      S(0) => \bias[3]_i_1543_n_0\
    );
\bias_reg[3]_i_995\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1546_n_0\,
      CO(3) => \gfx_inst/stage2_enemy4/sprite_hit_x26_in\,
      CO(2) => \bias_reg[3]_i_995_n_1\,
      CO(1) => \bias_reg[3]_i_995_n_2\,
      CO(0) => \bias_reg[3]_i_995_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1547_n_0\,
      DI(2) => \bias[3]_i_1548_n_0\,
      DI(1) => \bias[3]_i_1549_n_0\,
      DI(0) => \bias[3]_i_1550_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_995_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[3]_i_589_0\(3 downto 0)
    );
\bias_reg[3]_i_996\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1555_n_0\,
      CO(3) => \gfx_inst/stage2_enemy4/sprite_hit_y25_in\,
      CO(2) => \bias_reg[3]_i_996_n_1\,
      CO(1) => \bias_reg[3]_i_996_n_2\,
      CO(0) => \bias_reg[3]_i_996_n_3\,
      CYINIT => '0',
      DI(3) => \bias[3]_i_1556_n_0\,
      DI(2) => \bias[3]_i_1557_n_0\,
      DI(1) => \bias[3]_i_1558_n_0\,
      DI(0) => \bias[3]_i_1559_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_996_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_1560_n_0\,
      S(2) => \bias[3]_i_1561_n_0\,
      S(1) => \bias[3]_i_1562_n_0\,
      S(0) => \bias[3]_i_1563_n_0\
    );
\bias_reg[3]_i_997\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1564_n_0\,
      CO(3) => \bias_reg[3]_i_997_n_0\,
      CO(2) => \bias_reg[3]_i_997_n_1\,
      CO(1) => \bias_reg[3]_i_997_n_2\,
      CO(0) => \bias_reg[3]_i_997_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_bias_reg[3]_i_997_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_1565_n_0\,
      S(2) => \bias[3]_i_1566_n_0\,
      S(1) => \bias[3]_i_1567_n_0\,
      S(0) => \bias[3]_i_1568_n_0\
    );
\bias_reg[4]_i_112\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_119_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[4]_i_112_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[4]_i_112_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^o_sx_reg[15]_0\(4),
      O(3 downto 2) => \NLW_bias_reg[4]_i_112_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \gfx_inst/enemy5/sel0\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[4]_i_209_n_0\,
      S(0) => \bias[4]_i_210_n_0\
    );
\bias_reg[4]_i_115\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_116_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[4]_i_115_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[4]_i_115_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW_bias_reg[4]_i_115_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^sprite_render_y00_out_2\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[4]_i_211_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[4]_i_116\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[4]_i_116_n_0\,
      CO(2) => \bias_reg[4]_i_116_n_1\,
      CO(1) => \bias_reg[4]_i_116_n_2\,
      CO(0) => \bias_reg[4]_i_116_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__0_0\,
      DI(0) => \^o_sy_reg[0]_rep_0\(0),
      O(3 downto 2) => \^sprite_render_y00_out_2\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[4]_i_116_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[4]_i_212_n_0\,
      S(2) => \bias[4]_i_213_n_0\,
      S(1) => \bias[4]_i_214_n_0\,
      S(0) => \bias[4]_i_215_n_0\
    );
\bias_reg[4]_i_119\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[4]_i_119_n_0\,
      CO(2) => \bias_reg[4]_i_119_n_1\,
      CO(1) => \bias_reg[4]_i_119_n_2\,
      CO(0) => \bias_reg[4]_i_119_n_3\,
      CYINIT => '1',
      DI(3) => \^o_sx_reg[3]_rep__0_0\,
      DI(2 downto 1) => \^o_sx_reg[15]_0\(2 downto 1),
      DI(0) => \^o_sx_reg[0]_rep_0\,
      O(3 downto 2) => \gfx_inst/enemy5/sel0\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[4]_i_119_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[4]_i_218_n_0\,
      S(2) => \bias[4]_i_219_n_0\,
      S(1) => \bias[4]_i_220_n_0\,
      S(0) => \bias[4]_i_221_n_0\
    );
\bias_reg[4]_i_120\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_222_n_0\,
      CO(3) => \gfx_inst/enemy5/sprite_hit_x17_in\,
      CO(2) => \bias_reg[4]_i_120_n_1\,
      CO(1) => \bias_reg[4]_i_120_n_2\,
      CO(0) => \bias_reg[4]_i_120_n_3\,
      CYINIT => '0',
      DI(3) => \bias[4]_i_223_n_0\,
      DI(2) => \bias[4]_i_224_n_0\,
      DI(1) => \bias[4]_i_225_n_0\,
      DI(0) => \bias[4]_i_226_n_0\,
      O(3 downto 0) => \NLW_bias_reg[4]_i_120_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias[4]_i_53_0\(3 downto 0)
    );
\bias_reg[4]_i_121\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_231_n_0\,
      CO(3) => \gfx_inst/enemy5/sprite_hit_y16_in\,
      CO(2) => \bias_reg[4]_i_121_n_1\,
      CO(1) => \bias_reg[4]_i_121_n_2\,
      CO(0) => \bias_reg[4]_i_121_n_3\,
      CYINIT => '0',
      DI(3) => \bias[4]_i_232_n_0\,
      DI(2) => \bias[4]_i_233_n_0\,
      DI(1) => \bias[4]_i_234_n_0\,
      DI(0) => \bias[4]_i_235_n_0\,
      O(3 downto 0) => \NLW_bias_reg[4]_i_121_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[4]_i_236_n_0\,
      S(2) => \bias[4]_i_237_n_0\,
      S(1) => \bias[4]_i_238_n_0\,
      S(0) => \bias[4]_i_239_n_0\
    );
\bias_reg[4]_i_122\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_240_n_0\,
      CO(3) => \bias_reg[4]_i_122_n_0\,
      CO(2) => \bias_reg[4]_i_122_n_1\,
      CO(1) => \bias_reg[4]_i_122_n_2\,
      CO(0) => \bias_reg[4]_i_122_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_bias_reg[4]_i_122_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[4]_i_241_n_0\,
      S(2) => \bias[4]_i_242_n_0\,
      S(1) => \bias[4]_i_243_n_0\,
      S(0) => \bias[4]_i_244_n_0\
    );
\bias_reg[4]_i_135\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_142_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[4]_i_135_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[4]_i_135_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^di\(0),
      O(3 downto 2) => \NLW_bias_reg[4]_i_135_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \gfx_inst/stage2_enemy3/sel0\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[4]_i_251_n_0\,
      S(0) => \bias[4]_i_252_n_0\
    );
\bias_reg[4]_i_138\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_139_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[4]_i_138_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[4]_i_138_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW_bias_reg[4]_i_138_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^sprite_render_y00_out_5\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[4]_i_253_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[4]_i_139\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[4]_i_139_n_0\,
      CO(2) => \bias_reg[4]_i_139_n_1\,
      CO(1) => \bias_reg[4]_i_139_n_2\,
      CO(0) => \bias_reg[4]_i_139_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep_0\,
      DI(0) => \^q\(0),
      O(3 downto 2) => \^sprite_render_y00_out_5\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[4]_i_139_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[4]_i_254_n_0\,
      S(2) => \bias[4]_i_255_n_0\,
      S(1) => \bias[4]_i_256_n_0\,
      S(0) => \bias[4]_i_257_n_0\
    );
\bias_reg[4]_i_142\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[4]_i_142_n_0\,
      CO(2) => \bias_reg[4]_i_142_n_1\,
      CO(1) => \bias_reg[4]_i_142_n_2\,
      CO(0) => \bias_reg[4]_i_142_n_3\,
      CYINIT => '1',
      DI(3) => \^o_sx_reg[3]_rep__1_0\(0),
      DI(2 downto 1) => \^o_sx_reg[15]_0\(2 downto 1),
      DI(0) => \^o_sx_reg[0]_rep_0\,
      O(3 downto 2) => \gfx_inst/stage2_enemy3/sel0\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[4]_i_142_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[4]_i_260_n_0\,
      S(2) => \bias[4]_i_261_n_0\,
      S(1) => \bias[4]_i_262_n_0\,
      S(0) => \bias[4]_i_263_n_0\
    );
\bias_reg[4]_i_145\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bias[4]_i_271_n_0\,
      I1 => \bias[4]_i_272_n_0\,
      O => \bias_reg[4]_i_145_n_0\,
      S => \bias[4]_i_270_n_0\
    );
\bias_reg[4]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bias[4]_i_25_n_0\,
      I1 => \bias[4]_i_26_n_0\,
      O => \gfx_inst/sprite_green_life3\(0),
      S => \bias[4]_i_24_n_0\
    );
\bias_reg[4]_i_157\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[4]_i_157_n_0\,
      CO(2) => \bias_reg[4]_i_157_n_1\,
      CO(1) => \bias_reg[4]_i_157_n_2\,
      CO(0) => \bias_reg[4]_i_157_n_3\,
      CYINIT => '1',
      DI(3) => \^o_sx_reg[3]_rep__1_0\(0),
      DI(2 downto 1) => \^o_sx_reg[15]_0\(2 downto 1),
      DI(0) => \^o_sx_reg[0]_rep_0\,
      O(3 downto 2) => \gfx_inst/stage3_enemy3/sel0\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[4]_i_157_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[4]_i_276_n_0\,
      S(2) => \bias[4]_i_277_n_0\,
      S(1) => \bias[4]_i_278_n_0\,
      S(0) => \bias[4]_i_279_n_0\
    );
\bias_reg[4]_i_158\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_157_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[4]_i_158_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[4]_i_158_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^di\(0),
      O(3 downto 2) => \NLW_bias_reg[4]_i_158_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \gfx_inst/stage3_enemy3/sel0\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[4]_i_280_n_0\,
      S(0) => \bias[4]_i_281_n_0\
    );
\bias_reg[4]_i_159\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[4]_i_159_n_0\,
      CO(2) => \bias_reg[4]_i_159_n_1\,
      CO(1) => \bias_reg[4]_i_159_n_2\,
      CO(0) => \bias_reg[4]_i_159_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep_0\,
      DI(0) => \^q\(0),
      O(3 downto 2) => \^sprite_render_y00_out_14\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[4]_i_159_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[4]_i_282_n_0\,
      S(2) => \bias[4]_i_283_n_0\,
      S(1) => \bias[4]_i_284_n_0\,
      S(0) => \bias[4]_i_285_n_0\
    );
\bias_reg[4]_i_166\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[4]_i_166_n_0\,
      CO(2) => \bias_reg[4]_i_166_n_1\,
      CO(1) => \bias_reg[4]_i_166_n_2\,
      CO(0) => \bias_reg[4]_i_166_n_3\,
      CYINIT => '1',
      DI(3) => \^o_sx_reg[3]_rep__1_0\(0),
      DI(2 downto 1) => \^o_sx_reg[15]_0\(2 downto 1),
      DI(0) => \^o_sx_reg[0]_rep_0\,
      O(3 downto 2) => \gfx_inst/stage3_enemy5/sel0\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[4]_i_166_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[4]_i_286_n_0\,
      S(2) => \bias[4]_i_287_n_0\,
      S(1) => \bias[4]_i_288_n_0\,
      S(0) => \bias[4]_i_289_n_0\
    );
\bias_reg[4]_i_169\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_170_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[4]_i_169_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[4]_i_169_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW_bias_reg[4]_i_169_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^sprite_render_y00_out_16\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[4]_i_290_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[4]_i_170\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[4]_i_170_n_0\,
      CO(2) => \bias_reg[4]_i_170_n_1\,
      CO(1) => \bias_reg[4]_i_170_n_2\,
      CO(0) => \bias_reg[4]_i_170_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep_0\,
      DI(0) => \^q\(0),
      O(3 downto 2) => \^sprite_render_y00_out_16\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[4]_i_170_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[4]_i_291_n_0\,
      S(2) => \bias[4]_i_292_n_0\,
      S(1) => \bias[4]_i_293_n_0\,
      S(0) => \bias[4]_i_294_n_0\
    );
\bias_reg[4]_i_173\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[4]_i_173_n_0\,
      CO(2) => \bias_reg[4]_i_173_n_1\,
      CO(1) => \bias_reg[4]_i_173_n_2\,
      CO(0) => \bias_reg[4]_i_173_n_3\,
      CYINIT => '1',
      DI(3) => \^o_sx_reg[3]_rep__1_0\(0),
      DI(2 downto 1) => \^o_sx_reg[15]_0\(2 downto 1),
      DI(0) => \^o_sx_reg[0]_rep_0\,
      O(3 downto 2) => \gfx_inst/stage3_enemy4/sel0\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[4]_i_173_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[4]_i_295_n_0\,
      S(2) => \bias[4]_i_296_n_0\,
      S(1) => \bias[4]_i_297_n_0\,
      S(0) => \bias[4]_i_298_n_0\
    );
\bias_reg[4]_i_174\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_173_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[4]_i_174_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[4]_i_174_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^di\(0),
      O(3 downto 2) => \NLW_bias_reg[4]_i_174_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \gfx_inst/stage3_enemy4/sel0\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[4]_i_299_n_0\,
      S(0) => \bias[4]_i_300_n_0\
    );
\bias_reg[4]_i_175\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[4]_i_175_n_0\,
      CO(2) => \bias_reg[4]_i_175_n_1\,
      CO(1) => \bias_reg[4]_i_175_n_2\,
      CO(0) => \bias_reg[4]_i_175_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep_0\,
      DI(0) => \^q\(0),
      O(3 downto 2) => \^sprite_render_y00_out_15\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[4]_i_175_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[4]_i_301_n_0\,
      S(2) => \bias[4]_i_302_n_0\,
      S(1) => \bias[4]_i_303_n_0\,
      S(0) => \bias[4]_i_304_n_0\
    );
\bias_reg[4]_i_188\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_307_n_0\,
      CO(3) => \o_sy_reg[7]_rep_1\(0),
      CO(2) => \bias_reg[4]_i_188_n_1\,
      CO(1) => \bias_reg[4]_i_188_n_2\,
      CO(0) => \bias_reg[4]_i_188_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_bias_reg[4]_i_188_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[4]_i_308_n_0\,
      S(2) => \bias[4]_i_309_n_0\,
      S(1) => \bias[4]_i_310_n_0\,
      S(0) => \bias[4]_i_311_n_0\
    );
\bias_reg[4]_i_190\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_321_n_0\,
      CO(3) => \o_sy_reg[5]_rep_1\(0),
      CO(2) => \bias_reg[4]_i_190_n_1\,
      CO(1) => \bias_reg[4]_i_190_n_2\,
      CO(0) => \bias_reg[4]_i_190_n_3\,
      CYINIT => '0',
      DI(3) => \bias[4]_i_322_n_0\,
      DI(2) => \bias[4]_i_323_n_0\,
      DI(1) => \bias[4]_i_324_n_0\,
      DI(0) => \bias[4]_i_325_n_0\,
      O(3 downto 0) => \NLW_bias_reg[4]_i_190_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[4]_i_326_n_0\,
      S(2) => \bias[4]_i_327_n_0\,
      S(1) => \bias[4]_i_328_n_0\,
      S(0) => \bias[4]_i_329_n_0\
    );
\bias_reg[4]_i_192\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_330_n_0\,
      CO(3) => \bias_reg[4]_i_192_n_0\,
      CO(2) => \bias_reg[4]_i_192_n_1\,
      CO(1) => \bias_reg[4]_i_192_n_2\,
      CO(0) => \bias_reg[4]_i_192_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_bias_reg[4]_i_192_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[4]_i_331_n_0\,
      S(2) => \bias[4]_i_332_n_0\,
      S(1) => \bias[4]_i_333_n_0\,
      S(0) => \bias[4]_i_334_n_0\
    );
\bias_reg[4]_i_193\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_335_n_0\,
      CO(3) => \gfx_inst/stage3_enemy5/sprite_hit_x35_in\,
      CO(2) => \bias_reg[4]_i_193_n_1\,
      CO(1) => \bias_reg[4]_i_193_n_2\,
      CO(0) => \bias_reg[4]_i_193_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bias[4]_i_89_1\(3 downto 0),
      O(3 downto 0) => \NLW_bias_reg[4]_i_193_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[4]_i_340_n_0\,
      S(2) => \bias[4]_i_341_n_0\,
      S(1) => \bias[4]_i_342_n_0\,
      S(0) => \bias[4]_i_343_n_0\
    );
\bias_reg[4]_i_195\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_346_n_0\,
      CO(3) => \gfx_inst/stage3_enemy5/sprite_hit_y34_in\,
      CO(2) => \bias_reg[4]_i_195_n_1\,
      CO(1) => \bias_reg[4]_i_195_n_2\,
      CO(0) => \bias_reg[4]_i_195_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bias[4]_i_89_0\(3 downto 0),
      O(3 downto 0) => \NLW_bias_reg[4]_i_195_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[4]_i_351_n_0\,
      S(2) => \bias[4]_i_352_n_0\,
      S(1) => \bias[4]_i_353_n_0\,
      S(0) => \bias[4]_i_354_n_0\
    );
\bias_reg[4]_i_202\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_357_n_0\,
      CO(3) => \bias_reg[4]_i_202_n_0\,
      CO(2) => \bias_reg[4]_i_202_n_1\,
      CO(1) => \bias_reg[4]_i_202_n_2\,
      CO(0) => \bias_reg[4]_i_202_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_bias_reg[4]_i_202_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[4]_i_358_n_0\,
      S(2) => \bias[4]_i_359_n_0\,
      S(1) => \bias[4]_i_360_n_0\,
      S(0) => \bias[4]_i_361_n_0\
    );
\bias_reg[4]_i_203\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_362_n_0\,
      CO(3) => \gfx_inst/stage3_enemy4/sprite_hit_x31_in\,
      CO(2) => \bias_reg[4]_i_203_n_1\,
      CO(1) => \bias_reg[4]_i_203_n_2\,
      CO(0) => \bias_reg[4]_i_203_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \bias[4]_i_94_0\(2 downto 0),
      DI(0) => \bias[4]_i_366_n_0\,
      O(3 downto 0) => \NLW_bias_reg[4]_i_203_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[4]_i_367_n_0\,
      S(2) => \bias[4]_i_368_n_0\,
      S(1) => \bias[4]_i_369_n_0\,
      S(0) => \bias[4]_i_370_n_0\
    );
\bias_reg[4]_i_204\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_371_n_0\,
      CO(3) => \gfx_inst/stage3_enemy4/sprite_hit_y30_in\,
      CO(2) => \bias_reg[4]_i_204_n_1\,
      CO(1) => \bias_reg[4]_i_204_n_2\,
      CO(0) => \bias_reg[4]_i_204_n_3\,
      CYINIT => '0',
      DI(3) => \bias[4]_i_372_n_0\,
      DI(2) => \bias[4]_i_373_n_0\,
      DI(1) => \bias[4]_i_374_n_0\,
      DI(0) => \bias[4]_i_375_n_0\,
      O(3 downto 0) => \NLW_bias_reg[4]_i_204_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[4]_i_376_n_0\,
      S(2) => \bias[4]_i_377_n_0\,
      S(1) => \bias[4]_i_378_n_0\,
      S(0) => \bias[4]_i_379_n_0\
    );
\bias_reg[4]_i_205\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_206_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[4]_i_205_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[4]_i_205_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW_bias_reg[4]_i_205_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \gfx_inst/enemy_projectile1/sprite_render_y\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[4]_i_380_n_0\,
      S(0) => \bias[4]_i_381_n_0\
    );
\bias_reg[4]_i_206\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[4]_i_206_n_0\,
      CO(2) => \bias_reg[4]_i_206_n_1\,
      CO(1) => \bias_reg[4]_i_206_n_2\,
      CO(0) => \bias_reg[4]_i_206_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__1_0\(0),
      DI(0) => \^q\(0),
      O(3 downto 2) => \gfx_inst/enemy_projectile1/sprite_render_y\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[4]_i_206_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[4]_i_382_n_0\,
      S(2) => \bias[4]_i_383_n_0\,
      S(1) => \bias[4]_i_384_n_0\,
      S(0) => \bias[4]_i_385_n_0\
    );
\bias_reg[4]_i_222\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[4]_i_222_n_0\,
      CO(2) => \bias_reg[4]_i_222_n_1\,
      CO(1) => \bias_reg[4]_i_222_n_2\,
      CO(0) => \bias_reg[4]_i_222_n_3\,
      CYINIT => '1',
      DI(3) => \bias[4]_i_386_n_0\,
      DI(2) => \bias[4]_i_387_n_0\,
      DI(1) => \bias[4]_i_388_n_0\,
      DI(0) => \bias[4]_i_389_n_0\,
      O(3 downto 0) => \NLW_bias_reg[4]_i_222_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[4]_i_120_0\(3 downto 0)
    );
\bias_reg[4]_i_231\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[4]_i_231_n_0\,
      CO(2) => \bias_reg[4]_i_231_n_1\,
      CO(1) => \bias_reg[4]_i_231_n_2\,
      CO(0) => \bias_reg[4]_i_231_n_3\,
      CYINIT => '1',
      DI(3) => \bias_reg[4]_i_121_0\(1),
      DI(2) => \^o_sy_reg[5]_rep_0\,
      DI(1) => \bias[4]_i_395_n_0\,
      DI(0) => \bias_reg[4]_i_121_0\(0),
      O(3 downto 0) => \NLW_bias_reg[4]_i_231_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[4]_i_397_n_0\,
      S(2) => \bias[4]_i_398_n_0\,
      S(1) => \bias[4]_i_399_n_0\,
      S(0) => \bias_reg[4]_i_121_1\(0)
    );
\bias_reg[4]_i_240\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_401_n_0\,
      CO(3) => \bias_reg[4]_i_240_n_0\,
      CO(2) => \bias_reg[4]_i_240_n_1\,
      CO(1) => \bias_reg[4]_i_240_n_2\,
      CO(0) => \bias_reg[4]_i_240_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"111",
      DI(0) => \^o_sy_reg[7]_rep_0\,
      O(3 downto 0) => \NLW_bias_reg[4]_i_240_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[4]_i_402_n_0\,
      S(2) => \bias[4]_i_403_n_0\,
      S(1) => \bias[4]_i_404_n_0\,
      S(0) => \bias_reg[4]_i_122_0\(0)
    );
\bias_reg[4]_i_245\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_406_n_0\,
      CO(3) => \o_sx_reg[14]_4\(0),
      CO(2) => \bias_reg[4]_i_245_n_1\,
      CO(1) => \bias_reg[4]_i_245_n_2\,
      CO(0) => \bias_reg[4]_i_245_n_3\,
      CYINIT => '0',
      DI(3) => \bias[4]_i_407_n_0\,
      DI(2) => \bias[4]_i_408_n_0\,
      DI(1) => \bias[4]_i_409_n_0\,
      DI(0) => \bias[4]_i_410_n_0\,
      O(3 downto 0) => \NLW_bias_reg[4]_i_245_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[4]_i_411_n_0\,
      S(2) => \bias[4]_i_412_n_0\,
      S(1) => \bias[4]_i_413_n_0\,
      S(0) => \bias[4]_i_414_n_0\
    );
\bias_reg[4]_i_305\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_416_n_0\,
      CO(3) => \o_sx_reg[15]_4\(0),
      CO(2) => \bias_reg[4]_i_305_n_1\,
      CO(1) => \bias_reg[4]_i_305_n_2\,
      CO(0) => \bias_reg[4]_i_305_n_3\,
      CYINIT => '0',
      DI(3) => \bias[4]_i_417_n_0\,
      DI(2) => \bias[4]_i_418_n_0\,
      DI(1) => \bias[4]_i_419_n_0\,
      DI(0) => \bias[4]_i_420_n_0\,
      O(3 downto 0) => \NLW_bias_reg[4]_i_305_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[4]_i_421_n_0\,
      S(2) => \bias[4]_i_422_n_0\,
      S(1) => \bias[4]_i_423_n_0\,
      S(0) => \bias[4]_i_424_n_0\
    );
\bias_reg[4]_i_307\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_425_n_0\,
      CO(3) => \bias_reg[4]_i_307_n_0\,
      CO(2) => \bias_reg[4]_i_307_n_1\,
      CO(1) => \bias_reg[4]_i_307_n_2\,
      CO(0) => \bias_reg[4]_i_307_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"111",
      DI(0) => \^o_sy_reg[7]_rep_0\,
      O(3 downto 0) => \NLW_bias_reg[4]_i_307_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[4]_i_426_n_0\,
      S(2) => \bias[4]_i_427_n_0\,
      S(1) => \bias[4]_i_428_n_0\,
      S(0) => \bias_reg[4]_i_188_0\(0)
    );
\bias_reg[4]_i_312\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_sx_reg[6]_0\(0),
      CO(2) => \bias_reg[4]_i_312_n_1\,
      CO(1) => \bias_reg[4]_i_312_n_2\,
      CO(0) => \bias_reg[4]_i_312_n_3\,
      CYINIT => '1',
      DI(3) => \bias[4]_i_430_n_0\,
      DI(2) => \bias[4]_i_431_n_0\,
      DI(1) => \bias[4]_i_432_n_0\,
      DI(0) => \bias[4]_i_433_n_0\,
      O(3 downto 0) => \NLW_bias_reg[4]_i_312_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[4]_i_434_n_0\,
      S(2) => \bias_reg[4]_i_189\(0),
      S(1) => \bias[4]_i_436_n_0\,
      S(0) => \bias[4]_i_437_n_0\
    );
\bias_reg[4]_i_321\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[4]_i_321_n_0\,
      CO(2) => \bias_reg[4]_i_321_n_1\,
      CO(1) => \bias_reg[4]_i_321_n_2\,
      CO(0) => \bias_reg[4]_i_321_n_3\,
      CYINIT => '1',
      DI(3) => \bias_reg[4]_i_190_0\(1),
      DI(2) => \^o_sy_reg[5]_rep_0\,
      DI(1) => \bias[4]_i_439_n_0\,
      DI(0) => \bias_reg[4]_i_190_0\(0),
      O(3 downto 0) => \NLW_bias_reg[4]_i_321_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[4]_i_441_n_0\,
      S(2) => \bias[4]_i_442_n_0\,
      S(1) => \bias[4]_i_443_n_0\,
      S(0) => \bias[4]_i_444_n_0\
    );
\bias_reg[4]_i_330\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_445_n_0\,
      CO(3) => \bias_reg[4]_i_330_n_0\,
      CO(2) => \bias_reg[4]_i_330_n_1\,
      CO(1) => \bias_reg[4]_i_330_n_2\,
      CO(0) => \bias_reg[4]_i_330_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"111",
      DI(0) => \^o_sy_reg[7]_rep_0\,
      O(3 downto 0) => \NLW_bias_reg[4]_i_330_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[4]_i_446_n_0\,
      S(2) => \bias[4]_i_447_n_0\,
      S(1) => \bias[4]_i_448_n_0\,
      S(0) => \bias_reg[4]_i_192_0\(0)
    );
\bias_reg[4]_i_335\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[4]_i_335_n_0\,
      CO(2) => \bias_reg[4]_i_335_n_1\,
      CO(1) => \bias_reg[4]_i_335_n_2\,
      CO(0) => \bias_reg[4]_i_335_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \bias_reg[4]_i_193_0\(1 downto 0),
      DI(1) => \bias[4]_i_452_n_0\,
      DI(0) => \bias[4]_i_453_n_0\,
      O(3 downto 0) => \NLW_bias_reg[4]_i_335_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[4]_i_454_n_0\,
      S(2) => \bias[4]_i_455_n_0\,
      S(1) => \bias[4]_i_456_n_0\,
      S(0) => \bias[4]_i_457_n_0\
    );
\bias_reg[4]_i_344\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_458_n_0\,
      CO(3) => \o_sx_reg[15]_6\(0),
      CO(2) => \bias_reg[4]_i_344_n_1\,
      CO(1) => \bias_reg[4]_i_344_n_2\,
      CO(0) => \bias_reg[4]_i_344_n_3\,
      CYINIT => '0',
      DI(3) => \bias[4]_i_459_n_0\,
      DI(2) => \bias[4]_i_460_n_0\,
      DI(1) => \bias[4]_i_461_n_0\,
      DI(0) => \bias[4]_i_462_n_0\,
      O(3 downto 0) => \NLW_bias_reg[4]_i_344_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[4]_i_463_n_0\,
      S(2) => \bias[4]_i_464_n_0\,
      S(1) => \bias[4]_i_465_n_0\,
      S(0) => \bias[4]_i_466_n_0\
    );
\bias_reg[4]_i_346\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[4]_i_346_n_0\,
      CO(2) => \bias_reg[4]_i_346_n_1\,
      CO(1) => \bias_reg[4]_i_346_n_2\,
      CO(0) => \bias_reg[4]_i_346_n_3\,
      CYINIT => '1',
      DI(3) => \bias[4]_i_467_n_0\,
      DI(2) => \^o_sy_reg[5]_rep_0\,
      DI(1) => \bias_reg[4]_i_195_0\(0),
      DI(0) => \bias[4]_i_469_n_0\,
      O(3 downto 0) => \NLW_bias_reg[4]_i_346_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[4]_i_470_n_0\,
      S(2) => \bias[4]_i_471_n_0\,
      S(1) => \bias[4]_i_472_n_0\,
      S(0) => \bias[4]_i_473_n_0\
    );
\bias_reg[4]_i_355\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_474_n_0\,
      CO(3) => \o_sx_reg[15]_5\(0),
      CO(2) => \bias_reg[4]_i_355_n_1\,
      CO(1) => \bias_reg[4]_i_355_n_2\,
      CO(0) => \bias_reg[4]_i_355_n_3\,
      CYINIT => '0',
      DI(3) => \bias[4]_i_475_n_0\,
      DI(2) => \bias[4]_i_476_n_0\,
      DI(1) => \bias[4]_i_477_n_0\,
      DI(0) => \bias[4]_i_478_n_0\,
      O(3 downto 0) => \NLW_bias_reg[4]_i_355_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[4]_i_479_n_0\,
      S(2) => \bias[4]_i_480_n_0\,
      S(1) => \bias[4]_i_481_n_0\,
      S(0) => \bias[4]_i_482_n_0\
    );
\bias_reg[4]_i_357\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_483_n_0\,
      CO(3) => \bias_reg[4]_i_357_n_0\,
      CO(2) => \bias_reg[4]_i_357_n_1\,
      CO(1) => \bias_reg[4]_i_357_n_2\,
      CO(0) => \bias_reg[4]_i_357_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"111",
      DI(0) => \^o_sy_reg[7]_rep_0\,
      O(3 downto 0) => \NLW_bias_reg[4]_i_357_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[4]_i_484_n_0\,
      S(2) => \bias[4]_i_485_n_0\,
      S(1) => \bias[4]_i_486_n_0\,
      S(0) => \bias_reg[4]_i_202_0\(0)
    );
\bias_reg[4]_i_362\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[4]_i_362_n_0\,
      CO(2) => \bias_reg[4]_i_362_n_1\,
      CO(1) => \bias_reg[4]_i_362_n_2\,
      CO(0) => \bias_reg[4]_i_362_n_3\,
      CYINIT => '1',
      DI(3) => \bias_reg[4]_i_203_8\(0),
      DI(2) => \bias[4]_i_489_n_0\,
      DI(1) => \bias[4]_i_490_n_0\,
      DI(0) => \bias[4]_i_491_n_0\,
      O(3 downto 0) => \NLW_bias_reg[4]_i_362_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[4]_i_492_n_0\,
      S(2) => \bias_reg[4]_i_203_9\(0),
      S(1) => \bias[4]_i_494_n_0\,
      S(0) => \bias[4]_i_495_n_0\
    );
\bias_reg[4]_i_371\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[4]_i_371_n_0\,
      CO(2) => \bias_reg[4]_i_371_n_1\,
      CO(1) => \bias_reg[4]_i_371_n_2\,
      CO(0) => \bias_reg[4]_i_371_n_3\,
      CYINIT => '1',
      DI(3) => \bias_reg[4]_i_204_0\(1),
      DI(2) => \^o_sy_reg[5]_rep_0\,
      DI(1) => \bias[4]_i_497_n_0\,
      DI(0) => \bias_reg[4]_i_204_0\(0),
      O(3 downto 0) => \NLW_bias_reg[4]_i_371_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[4]_i_499_n_0\,
      S(2) => \bias[4]_i_500_n_0\,
      S(1) => \bias[4]_i_501_n_0\,
      S(0) => \bias[4]_i_502_n_0\
    );
\bias_reg[4]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[4]_i_39_n_0\,
      CO(2) => \bias_reg[4]_i_39_n_1\,
      CO(1) => \bias_reg[4]_i_39_n_2\,
      CO(0) => \bias_reg[4]_i_39_n_3\,
      CYINIT => '1',
      DI(3) => \^o_sx_reg[3]_rep__1_0\(0),
      DI(2 downto 1) => \^o_sx_reg[15]_0\(2 downto 1),
      DI(0) => \^o_sx_reg[0]_rep_0\,
      O(3 downto 2) => \^sel0\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[4]_i_39_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[4]_i_96_n_0\,
      S(2) => \bias[4]_i_97_n_0\,
      S(1) => \bias[4]_i_98_n_0\,
      S(0) => \bias[4]_i_99_n_0\
    );
\bias_reg[4]_i_401\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_503_n_0\,
      CO(3) => \bias_reg[4]_i_401_n_0\,
      CO(2) => \bias_reg[4]_i_401_n_1\,
      CO(1) => \bias_reg[4]_i_401_n_2\,
      CO(0) => \bias_reg[4]_i_401_n_3\,
      CYINIT => '0',
      DI(3) => \bias[4]_i_504_n_0\,
      DI(2) => '0',
      DI(1) => \^o_sy_reg[5]_rep_0\,
      DI(0) => \^q\(3),
      O(3 downto 0) => \NLW_bias_reg[4]_i_401_O_UNCONNECTED\(3 downto 0),
      S(3) => \^o_sy_reg[7]_rep_0\,
      S(2) => \^q\(5),
      S(1) => \bias[4]_i_505_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[4]_i_406\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[4]_i_406_n_0\,
      CO(2) => \bias_reg[4]_i_406_n_1\,
      CO(1) => \bias_reg[4]_i_406_n_2\,
      CO(0) => \bias_reg[4]_i_406_n_3\,
      CYINIT => '0',
      DI(3) => \bias[4]_i_506_n_0\,
      DI(2) => \bias[4]_i_507_n_0\,
      DI(1 downto 0) => \bias_reg[4]_i_245_0\(1 downto 0),
      O(3 downto 0) => \NLW_bias_reg[4]_i_406_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[4]_i_510_n_0\,
      S(2) => \bias[4]_i_511_n_0\,
      S(1 downto 0) => \bias_reg[4]_i_245_1\(1 downto 0)
    );
\bias_reg[4]_i_416\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[4]_i_416_n_0\,
      CO(2) => \bias_reg[4]_i_416_n_1\,
      CO(1) => \bias_reg[4]_i_416_n_2\,
      CO(0) => \bias_reg[4]_i_416_n_3\,
      CYINIT => '0',
      DI(3) => \bias[4]_i_514_n_0\,
      DI(2) => \bias[4]_i_515_n_0\,
      DI(1) => \bias[4]_i_516_n_0\,
      DI(0) => \bias_reg[4]_i_305_3\(0),
      O(3 downto 0) => \NLW_bias_reg[4]_i_416_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[4]_i_518_n_0\,
      S(2) => \bias[4]_i_519_n_0\,
      S(1) => \bias[4]_i_520_n_0\,
      S(0) => \bias[4]_i_521_n_0\
    );
\bias_reg[4]_i_425\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_522_n_0\,
      CO(3) => \bias_reg[4]_i_425_n_0\,
      CO(2) => \bias_reg[4]_i_425_n_1\,
      CO(1) => \bias_reg[4]_i_425_n_2\,
      CO(0) => \bias_reg[4]_i_425_n_3\,
      CYINIT => '0',
      DI(3) => \bias[4]_i_523_n_0\,
      DI(2) => '0',
      DI(1) => \^o_sy_reg[5]_rep_0\,
      DI(0) => \^q\(3),
      O(3 downto 0) => \NLW_bias_reg[4]_i_425_O_UNCONNECTED\(3 downto 0),
      S(3) => \^o_sy_reg[7]_rep_0\,
      S(2) => \^q\(5),
      S(1) => \bias[4]_i_524_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[4]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_39_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[4]_i_43_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[4]_i_43_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^o_sx_reg[4]_rep__0_0\,
      O(3 downto 2) => \NLW_bias_reg[4]_i_43_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^sel0\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[4]_i_101_n_0\,
      S(0) => \bias[4]_i_102_n_0\
    );
\bias_reg[4]_i_445\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_525_n_0\,
      CO(3) => \bias_reg[4]_i_445_n_0\,
      CO(2) => \bias_reg[4]_i_445_n_1\,
      CO(1) => \bias_reg[4]_i_445_n_2\,
      CO(0) => \bias_reg[4]_i_445_n_3\,
      CYINIT => '0',
      DI(3) => \bias[4]_i_526_n_0\,
      DI(2) => '0',
      DI(1) => \^o_sy_reg[5]_rep_0\,
      DI(0) => \^q\(3),
      O(3 downto 0) => \NLW_bias_reg[4]_i_445_O_UNCONNECTED\(3 downto 0),
      S(3) => \^o_sy_reg[7]_rep_0\,
      S(2) => \^q\(5),
      S(1) => \bias[4]_i_527_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[4]_i_458\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[4]_i_458_n_0\,
      CO(2) => \bias_reg[4]_i_458_n_1\,
      CO(1) => \bias_reg[4]_i_458_n_2\,
      CO(0) => \bias_reg[4]_i_458_n_3\,
      CYINIT => '0',
      DI(3) => \bias[4]_i_528_n_0\,
      DI(2) => \bias[4]_i_529_n_0\,
      DI(1 downto 0) => \bias_reg[4]_i_344_3\(1 downto 0),
      O(3 downto 0) => \NLW_bias_reg[4]_i_458_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[4]_i_532_n_0\,
      S(2) => \bias[4]_i_533_n_0\,
      S(1) => \bias[4]_i_534_n_0\,
      S(0) => \bias[4]_i_535_n_0\
    );
\bias_reg[4]_i_474\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[4]_i_474_n_0\,
      CO(2) => \bias_reg[4]_i_474_n_1\,
      CO(1) => \bias_reg[4]_i_474_n_2\,
      CO(0) => \bias_reg[4]_i_474_n_3\,
      CYINIT => '0',
      DI(3) => \bias[4]_i_536_n_0\,
      DI(2) => \bias[4]_i_537_n_0\,
      DI(1 downto 0) => \bias_reg[4]_i_355_3\(1 downto 0),
      O(3 downto 0) => \NLW_bias_reg[4]_i_474_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[4]_i_540_n_0\,
      S(2) => \bias[4]_i_541_n_0\,
      S(1) => \bias[4]_i_542_n_0\,
      S(0) => \bias[4]_i_543_n_0\
    );
\bias_reg[4]_i_483\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_544_n_0\,
      CO(3) => \bias_reg[4]_i_483_n_0\,
      CO(2) => \bias_reg[4]_i_483_n_1\,
      CO(1) => \bias_reg[4]_i_483_n_2\,
      CO(0) => \bias_reg[4]_i_483_n_3\,
      CYINIT => '0',
      DI(3) => \bias[4]_i_545_n_0\,
      DI(2) => '0',
      DI(1) => \^o_sy_reg[5]_rep_0\,
      DI(0) => \^q\(3),
      O(3 downto 0) => \NLW_bias_reg[4]_i_483_O_UNCONNECTED\(3 downto 0),
      S(3) => \^o_sy_reg[7]_rep_0\,
      S(2) => \^q\(5),
      S(1) => \bias[4]_i_546_n_0\,
      S(0) => \^q\(3)
    );
\bias_reg[4]_i_503\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[4]_i_503_n_0\,
      CO(2) => \bias_reg[4]_i_503_n_1\,
      CO(1) => \bias_reg[4]_i_503_n_2\,
      CO(0) => \bias_reg[4]_i_503_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__0_0\,
      DI(0) => \^o_sy_reg[0]_rep_0\(0),
      O(3 downto 0) => \NLW_bias_reg[4]_i_503_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[4]_i_547_n_0\,
      S(2) => \bias[4]_i_548_n_0\,
      S(1) => \bias[4]_i_549_n_0\,
      S(0) => \bias[4]_i_550_n_0\
    );
\bias_reg[4]_i_522\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[4]_i_522_n_0\,
      CO(2) => \bias_reg[4]_i_522_n_1\,
      CO(1) => \bias_reg[4]_i_522_n_2\,
      CO(0) => \bias_reg[4]_i_522_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__0_0\,
      DI(0) => \^o_sy_reg[0]_rep_0\(0),
      O(3 downto 0) => \NLW_bias_reg[4]_i_522_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[4]_i_551_n_0\,
      S(2) => \bias[4]_i_552_n_0\,
      S(1) => \bias[4]_i_553_n_0\,
      S(0) => \bias[4]_i_554_n_0\
    );
\bias_reg[4]_i_525\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[4]_i_525_n_0\,
      CO(2) => \bias_reg[4]_i_525_n_1\,
      CO(1) => \bias_reg[4]_i_525_n_2\,
      CO(0) => \bias_reg[4]_i_525_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__0_0\,
      DI(0) => \^o_sy_reg[0]_rep_0\(0),
      O(3 downto 0) => \NLW_bias_reg[4]_i_525_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[4]_i_555_n_0\,
      S(2) => \bias[4]_i_556_n_0\,
      S(1) => \bias[4]_i_557_n_0\,
      S(0) => \bias[4]_i_558_n_0\
    );
\bias_reg[4]_i_544\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[4]_i_544_n_0\,
      CO(2) => \bias_reg[4]_i_544_n_1\,
      CO(1) => \bias_reg[4]_i_544_n_2\,
      CO(0) => \bias_reg[4]_i_544_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__0_0\,
      DI(0) => \^o_sy_reg[0]_rep_0\(0),
      O(3 downto 0) => \NLW_bias_reg[4]_i_544_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[4]_i_559_n_0\,
      S(2) => \bias[4]_i_560_n_0\,
      S(1) => \bias[4]_i_561_n_0\,
      S(0) => \bias[4]_i_562_n_0\
    );
\bias_reg[4]_i_68\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[4]_i_68_n_0\,
      CO(2) => \bias_reg[4]_i_68_n_1\,
      CO(1) => \bias_reg[4]_i_68_n_2\,
      CO(0) => \bias_reg[4]_i_68_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__1_0\(0),
      DI(0) => \^q\(0),
      O(3 downto 2) => \gfx_inst/player_projectile/sprite_render_y\(1 downto 0),
      O(1 downto 0) => \NLW_bias_reg[4]_i_68_O_UNCONNECTED\(1 downto 0),
      S(3) => \bias[4]_i_151_n_0\,
      S(2) => \bias[4]_i_152_n_0\,
      S(1) => \bias[4]_i_153_n_0\,
      S(0) => \bias[4]_i_154_n_0\
    );
\bias_reg[4]_i_69\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_68_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[4]_i_69_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[4]_i_69_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW_bias_reg[4]_i_69_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \gfx_inst/player_projectile/sprite_render_y\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[4]_i_155_n_0\,
      S(0) => \bias[4]_i_156_n_0\
    );
\bias_reg[4]_i_77\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[4]_i_166_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[4]_i_77_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bias_reg[4]_i_77_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^di\(0),
      O(3 downto 2) => \NLW_bias_reg[4]_i_77_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \gfx_inst/stage3_enemy5/sel0\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \bias[4]_i_31_2\(0),
      S(0) => \bias[4]_i_172_n_0\
    );
de_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => o_de0,
      I1 => o_de01_in,
      O => \^o_de0_inferred__0/i__carry__0_0\
    );
g0_b0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007E"
    )
        port map (
      I0 => sprite_render_y(0),
      I1 => sprite_render_y_17(0),
      I2 => sprite_render_y(1),
      I3 => sprite_render_y(2),
      O => \o_sy_reg[3]_0\
    );
\g0_b0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"004C"
    )
        port map (
      I0 => sprite_render_y(0),
      I1 => sprite_render_y_17(0),
      I2 => sprite_render_y(1),
      I3 => sprite_render_y(2),
      O => \o_sy_reg[3]_1\
    );
\g0_b0__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0032"
    )
        port map (
      I0 => sprite_render_y(0),
      I1 => sprite_render_y_17(0),
      I2 => sprite_render_y(1),
      I3 => sprite_render_y(2),
      O => \o_sy_reg[3]_2\
    );
\g0_b0__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FFF90F0"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^o_sy_reg[1]_rep__0_0\,
      I2 => sprite_render_y(0),
      I3 => sprite_render_y_17(0),
      I4 => sprite_render_y(1),
      I5 => sprite_render_y(2),
      O => \o_sy_reg[2]_3\
    );
\g0_b0__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000006FF00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^o_sy_reg[1]_rep__0_0\,
      I2 => sprite_render_y(0),
      I3 => sprite_render_y_17(0),
      I4 => sprite_render_y(1),
      I5 => sprite_render_y(2),
      O => \o_sy_reg[2]_4\
    );
\g0_b0__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000006969690"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^o_sy_reg[1]_rep__0_0\,
      I2 => sprite_render_y(0),
      I3 => sprite_render_y_17(0),
      I4 => sprite_render_y(1),
      I5 => sprite_render_y(2),
      O => \o_sy_reg[2]_5\
    );
\g0_b0__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000006FFF000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^o_sy_reg[1]_rep__1_0\(0),
      I2 => sprite_render_y(0),
      I3 => sprite_render_y_17(0),
      I4 => sprite_render_y(1),
      I5 => sprite_render_y(2),
      O => \g0_b0__2_n_0\
    );
\g0_b0__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006FFFFF00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^o_sy_reg[1]_rep__1_0\(0),
      I2 => sprite_render_y(0),
      I3 => sprite_render_y_17(0),
      I4 => sprite_render_y(1),
      I5 => sprite_render_y(2),
      O => \g0_b0__3_n_0\
    );
\g0_b0__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006FFFFF90"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^o_sy_reg[1]_rep__1_0\(0),
      I2 => sprite_render_y(0),
      I3 => sprite_render_y_17(0),
      I4 => sprite_render_y(1),
      I5 => sprite_render_y(2),
      O => \g0_b0__4_n_0\
    );
\g0_b0__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000690F0690"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^o_sy_reg[1]_rep__0_0\,
      I2 => sprite_render_y(0),
      I3 => sprite_render_y_17(0),
      I4 => sprite_render_y(1),
      I5 => sprite_render_y(2),
      O => \g0_b0__5_n_0\
    );
\g0_b0__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000069F0F00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^o_sy_reg[1]_rep__0_0\,
      I2 => sprite_render_y(0),
      I3 => sprite_render_y_17(0),
      I4 => sprite_render_y(1),
      I5 => sprite_render_y(2),
      O => \o_sy_reg[2]_0\
    );
\g0_b0__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F90690"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^o_sy_reg[1]_rep__0_0\,
      I2 => sprite_render_y(0),
      I3 => sprite_render_y_17(0),
      I4 => sprite_render_y(1),
      I5 => sprite_render_y(2),
      O => \g0_b0__7_n_0\
    );
\g0_b0__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F0690F0"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^o_sy_reg[1]_rep__0_0\,
      I2 => sprite_render_y(0),
      I3 => sprite_render_y_17(0),
      I4 => sprite_render_y(1),
      I5 => sprite_render_y(2),
      O => \o_sy_reg[2]_1\
    );
\g0_b0__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FFF9000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^o_sy_reg[1]_rep__0_0\,
      I2 => sprite_render_y(0),
      I3 => sprite_render_y_17(0),
      I4 => sprite_render_y(1),
      I5 => sprite_render_y(2),
      O => \o_sy_reg[2]_2\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(14),
      I1 => \^o_sx_reg[15]_0\(15),
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      O => \i__carry__0_i_1__1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(13),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(8),
      I1 => \^o_sx_reg[15]_0\(9),
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(12),
      I1 => \^o_sx_reg[15]_0\(13),
      O => \i__carry__0_i_2__1_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(11),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^o_sx_reg[15]_0\(14),
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(10),
      I1 => \^o_sx_reg[15]_0\(11),
      O => \i__carry__0_i_3__1_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \^o_sx_reg[15]_0\(12),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \^o_sx_reg[15]_0\(8),
      O => \i__carry__0_i_4__1_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \^o_sx_reg[15]_0\(10),
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^o_sx_reg[15]_0\(14),
      O => \i__carry__0_i_5__0_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \^o_sx_reg[15]_0\(12),
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \^o_sx_reg[15]_0\(8),
      O => \i__carry__0_i_6__0_n_0\
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \^o_sx_reg[15]_0\(10),
      O => \i__carry__0_i_7_n_0\
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(8),
      I1 => \^o_sx_reg[15]_0\(9),
      O => \i__carry__0_i_8_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(7),
      I1 => \^o_sx_reg[15]_0\(6),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      I1 => \^q\(3),
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => \^o_sx_reg[15]_0\(1),
      O => \i__carry_i_1__1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(4),
      I1 => \^o_sx_reg[15]_0\(5),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(6),
      I1 => \^o_sx_reg[15]_0\(7),
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      O => \i__carry_i_2__1_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \^o_sx_reg[15]_0\(4),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      I1 => \^q\(5),
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \^o_sx_reg[15]_0\(3),
      O => \i__carry_i_3__1_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      I1 => \^q\(3),
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(3),
      I1 => \^o_sx_reg[15]_0\(2),
      O => \i__carry_i_4__0_n_0\
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => \^o_sx_reg[15]_0\(1),
      O => \i__carry_i_4__1_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \^o_sx_reg[0]_rep_0\,
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(6),
      I1 => \^o_sx_reg[15]_0\(7),
      O => \i__carry_i_5__0_n_0\
    );
\i__carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \i__carry_i_5__1_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \^o_sx_reg[15]_0\(4),
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(3),
      I1 => \^o_sx_reg[15]_0\(2),
      O => \i__carry_i_7_n_0\
    );
\i__carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \^o_sx_reg[0]_rep_0\,
      O => \i__carry_i_8_n_0\
    );
o_de0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => o_de0_carry_n_0,
      CO(2) => o_de0_carry_n_1,
      CO(1) => o_de0_carry_n_2,
      CO(0) => o_de0_carry_n_3,
      CYINIT => '1',
      DI(3) => o_de0_carry_i_1_n_0,
      DI(2) => o_de0_carry_i_2_n_0,
      DI(1) => o_de0_carry_i_3_n_0,
      DI(0) => o_de0_carry_i_4_n_0,
      O(3 downto 0) => NLW_o_de0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => o_de0_carry_i_5_n_0,
      S(2) => o_de0_carry_i_6_n_0,
      S(1) => o_de0_carry_i_7_n_0,
      S(0) => o_de0_carry_i_8_n_0
    );
\o_de0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => o_de0_carry_n_0,
      CO(3) => o_de0,
      CO(2) => \o_de0_carry__0_n_1\,
      CO(1) => \o_de0_carry__0_n_2\,
      CO(0) => \o_de0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \o_de0_carry__0_i_1_n_0\,
      DI(2) => \o_de0_carry__0_i_2_n_0\,
      DI(1) => \o_de0_carry__0_i_3_n_0\,
      DI(0) => \o_de0_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_o_de0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \o_de0_carry__0_i_5_n_0\,
      S(2) => \o_de0_carry__0_i_6_n_0\,
      S(1) => \o_de0_carry__0_i_7_n_0\,
      S(0) => \o_de0_carry__0_i_8_n_0\
    );
\o_de0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(14),
      O => \o_de0_carry__0_i_1_n_0\
    );
\o_de0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \o_de0_carry__0_i_2_n_0\
    );
\o_de0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \o_de0_carry__0_i_3_n_0\
    );
\o_de0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \o_de0_carry__0_i_4_n_0\
    );
\o_de0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(13),
      O => \o_de0_carry__0_i_5_n_0\
    );
\o_de0_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(11),
      O => \o_de0_carry__0_i_6_n_0\
    );
\o_de0_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      O => \o_de0_carry__0_i_7_n_0\
    );
\o_de0_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      O => \o_de0_carry__0_i_8_n_0\
    );
o_de0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      O => o_de0_carry_i_1_n_0
    );
o_de0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => o_de0_carry_i_2_n_0
    );
o_de0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => o_de0_carry_i_3_n_0
    );
o_de0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep_0\,
      I1 => \^q\(0),
      O => o_de0_carry_i_4_n_0
    );
o_de0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      O => o_de0_carry_i_5_n_0
    );
o_de0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      O => o_de0_carry_i_6_n_0
    );
o_de0_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => o_de0_carry_i_7_n_0
    );
o_de0_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^o_sy_reg[1]_rep_0\,
      O => o_de0_carry_i_8_n_0
    );
\o_de0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_de0_inferred__0/i__carry_n_0\,
      CO(2) => \o_de0_inferred__0/i__carry_n_1\,
      CO(1) => \o_de0_inferred__0/i__carry_n_2\,
      CO(0) => \o_de0_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \i__carry_i_1_n_0\,
      DI(2) => \i__carry_i_2_n_0\,
      DI(1) => \i__carry_i_3__1_n_0\,
      DI(0) => \i__carry_i_4__1_n_0\,
      O(3 downto 0) => \NLW_o_de0_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_5__0_n_0\,
      S(2) => \i__carry_i_6_n_0\,
      S(1) => \i__carry_i_7_n_0\,
      S(0) => \i__carry_i_8_n_0\
    );
\o_de0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_de0_inferred__0/i__carry_n_0\,
      CO(3) => o_de01_in,
      CO(2) => \o_de0_inferred__0/i__carry__0_n_1\,
      CO(1) => \o_de0_inferred__0/i__carry__0_n_2\,
      CO(0) => \o_de0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1__0_n_0\,
      DI(2) => \i__carry__0_i_2__1_n_0\,
      DI(1) => \i__carry__0_i_3__1_n_0\,
      DI(0) => \i__carry__0_i_4__1_n_0\,
      O(3 downto 0) => \NLW_o_de0_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_5__0_n_0\,
      S(2) => \i__carry__0_i_6_n_0\,
      S(1) => \i__carry__0_i_7_n_0\,
      S(0) => \i__carry__0_i_8_n_0\
    );
o_hs0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => o_hs0_carry_n_0,
      CO(2) => o_hs0_carry_n_1,
      CO(1) => o_hs0_carry_n_2,
      CO(0) => o_hs0_carry_n_3,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => o_hs0_carry_i_1_n_0,
      DI(1) => o_hs0_carry_i_2_n_0,
      DI(0) => '0',
      O(3 downto 0) => NLW_o_hs0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => o_hs0_carry_i_3_n_0,
      S(2) => o_hs0_carry_i_4_n_0,
      S(1) => o_hs0_carry_i_5_n_0,
      S(0) => o_hs0_carry_i_6_n_0
    );
\o_hs0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => o_hs0_carry_n_0,
      CO(3) => o_hs0,
      CO(2) => \o_hs0_carry__0_n_1\,
      CO(1) => \o_hs0_carry__0_n_2\,
      CO(0) => \o_hs0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \o_hs0_carry__0_i_1_n_0\,
      DI(2) => \o_hs0_carry__0_i_2_n_0\,
      DI(1) => \o_hs0_carry__0_i_3_n_0\,
      DI(0) => \o_hs0_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_o_hs0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \o_hs0_carry__0_i_5_n_0\,
      S(2) => \o_hs0_carry__0_i_6_n_0\,
      S(1) => \o_hs0_carry__0_i_7_n_0\,
      S(0) => \o_hs0_carry__0_i_8_n_0\
    );
\o_hs0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^o_sx_reg[15]_0\(14),
      O => \o_hs0_carry__0_i_1_n_0\
    );
\o_hs0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(12),
      I1 => \^o_sx_reg[15]_0\(13),
      O => \o_hs0_carry__0_i_2_n_0\
    );
\o_hs0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(10),
      I1 => \^o_sx_reg[15]_0\(11),
      O => \o_hs0_carry__0_i_3_n_0\
    );
\o_hs0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(9),
      I1 => \^o_sx_reg[15]_0\(8),
      O => \o_hs0_carry__0_i_4_n_0\
    );
\o_hs0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(15),
      I1 => \^o_sx_reg[15]_0\(14),
      O => \o_hs0_carry__0_i_5_n_0\
    );
\o_hs0_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \^o_sx_reg[15]_0\(12),
      O => \o_hs0_carry__0_i_6_n_0\
    );
\o_hs0_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(11),
      I1 => \^o_sx_reg[15]_0\(10),
      O => \o_hs0_carry__0_i_7_n_0\
    );
\o_hs0_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(8),
      I1 => \^o_sx_reg[15]_0\(9),
      O => \o_hs0_carry__0_i_8_n_0\
    );
o_hs0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      O => o_hs0_carry_i_1_n_0
    );
o_hs0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(3),
      I1 => \^o_sx_reg[15]_0\(2),
      O => o_hs0_carry_i_2_n_0
    );
o_hs0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(6),
      I1 => \^o_sx_reg[15]_0\(7),
      O => o_hs0_carry_i_3_n_0
    );
o_hs0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(5),
      I1 => \^o_sx_reg[15]_0\(4),
      O => o_hs0_carry_i_4_n_0
    );
o_hs0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => \^o_sx_reg[15]_0\(3),
      O => o_hs0_carry_i_5_n_0
    );
o_hs0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \^o_sx_reg[0]_rep_0\,
      O => o_hs0_carry_i_6_n_0
    );
\o_hs0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_hs0_inferred__0/i__carry_n_0\,
      CO(2) => \o_hs0_inferred__0/i__carry_n_1\,
      CO(1) => \o_hs0_inferred__0/i__carry_n_2\,
      CO(0) => \o_hs0_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i__carry_i_1__1_n_0\,
      O(3 downto 0) => \NLW_o_hs0_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_2__0_n_0\,
      S(2) => \i__carry_i_3_n_0\,
      S(1) => \i__carry_i_4__0_n_0\,
      S(0) => \i__carry_i_5_n_0\
    );
\o_hs0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_hs0_inferred__0/i__carry_n_0\,
      CO(3) => o_hs03_in,
      CO(2) => \o_hs0_inferred__0/i__carry__0_n_1\,
      CO(1) => \o_hs0_inferred__0/i__carry__0_n_2\,
      CO(0) => \o_hs0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1__1_n_0\,
      DI(2 downto 1) => B"00",
      DI(0) => \i__carry__0_i_2__0_n_0\,
      O(3 downto 0) => \NLW_o_hs0_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_3__0_n_0\,
      S(2) => \i__carry__0_i_4_n_0\,
      S(1) => \i__carry__0_i_5_n_0\,
      S(0) => \i__carry__0_i_6__0_n_0\
    );
\o_sx[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(0),
      O => \o_sx[0]_i_1_n_0\
    );
\o_sx[0]_rep_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(0),
      O => \o_sx[0]_rep_i_1_n_0\
    );
\o_sx[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(10),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[10]_i_1_n_0\
    );
\o_sx[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(11),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[11]_i_1_n_0\
    );
\o_sx[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(12),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[12]_i_1_n_0\
    );
\o_sx[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(13),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[13]_i_1_n_0\
    );
\o_sx[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(14),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[14]_i_1_n_0\
    );
\o_sx[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(15),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[15]_i_1_n_0\
    );
\o_sx[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(1),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[1]_i_1_n_0\
    );
\o_sx[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(2),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[2]_i_1_n_0\
    );
\o_sx[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(3),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[3]_i_1_n_0\
    );
\o_sx[3]_rep_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(3),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[3]_rep_i_1_n_0\
    );
\o_sx[3]_rep_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(3),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[3]_rep_i_1__0_n_0\
    );
\o_sx[3]_rep_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(3),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[3]_rep_i_1__1_n_0\
    );
\o_sx[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(4),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[4]_i_1_n_0\
    );
\o_sx[4]_rep_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(4),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[4]_rep_i_1_n_0\
    );
\o_sx[4]_rep_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(4),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[4]_rep_i_1__0_n_0\
    );
\o_sx[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(5),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[5]_i_1_n_0\
    );
\o_sx[5]_rep_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(5),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[5]_rep_i_1_n_0\
    );
\o_sx[5]_rep_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(5),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[5]_rep_i_1__0_n_0\
    );
\o_sx[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(6),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[6]_i_1_n_0\
    );
\o_sx[6]_rep_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(6),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[6]_rep_i_1_n_0\
    );
\o_sx[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(7),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[7]_i_1_n_0\
    );
\o_sx[7]_rep_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(7),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[7]_rep_i_1_n_0\
    );
\o_sx[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data0(8),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[8]_i_1_n_0\
    );
\o_sx[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(9),
      I1 => \o_sy[15]_i_1_n_0\,
      O => \o_sx[9]_i_1_n_0\
    );
\o_sx_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_sx[0]_i_1_n_0\,
      Q => \^o_sx_reg[15]_0\(0),
      R => RST_BTN
    );
\o_sx_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_sx[0]_rep_i_1_n_0\,
      Q => \^o_sx_reg[0]_rep_0\,
      R => RST_BTN
    );
\o_sx_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_sx[10]_i_1_n_0\,
      Q => \^o_sx_reg[15]_0\(10),
      S => RST_BTN
    );
\o_sx_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_sx[11]_i_1_n_0\,
      Q => \^o_sx_reg[15]_0\(11),
      S => RST_BTN
    );
\o_sx_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_sx[12]_i_1_n_0\,
      Q => \^o_sx_reg[15]_0\(12),
      S => RST_BTN
    );
\o_sx_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_sx_reg[8]_i_2_n_0\,
      CO(3) => \o_sx_reg[12]_i_2_n_0\,
      CO(2) => \o_sx_reg[12]_i_2_n_1\,
      CO(1) => \o_sx_reg[12]_i_2_n_2\,
      CO(0) => \o_sx_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3 downto 0) => \^o_sx_reg[15]_0\(12 downto 9)
    );
\o_sx_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_sx[13]_i_1_n_0\,
      Q => \^o_sx_reg[15]_0\(13),
      S => RST_BTN
    );
\o_sx_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_sx[14]_i_1_n_0\,
      Q => \^o_sx_reg[15]_0\(14),
      S => RST_BTN
    );
\o_sx_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_sx[15]_i_1_n_0\,
      Q => \^o_sx_reg[15]_0\(15),
      S => RST_BTN
    );
\o_sx_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_sx_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_o_sx_reg[15]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \o_sx_reg[15]_i_2_n_2\,
      CO(0) => \o_sx_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_o_sx_reg[15]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => \^o_sx_reg[15]_0\(15 downto 13)
    );
\o_sx_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_sx[1]_i_1_n_0\,
      Q => \^o_sx_reg[15]_0\(1),
      S => RST_BTN
    );
\o_sx_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_sx[2]_i_1_n_0\,
      Q => \^o_sx_reg[15]_0\(2),
      S => RST_BTN
    );
\o_sx_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_sx[3]_i_1_n_0\,
      Q => \^o_sx_reg[15]_0\(3),
      S => RST_BTN
    );
\o_sx_reg[3]_rep\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_sx[3]_rep_i_1_n_0\,
      Q => \^o_sx_reg[3]_rep_0\,
      S => RST_BTN
    );
\o_sx_reg[3]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_sx[3]_rep_i_1__0_n_0\,
      Q => \^o_sx_reg[3]_rep__0_0\,
      S => RST_BTN
    );
\o_sx_reg[3]_rep__1\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_sx[3]_rep_i_1__1_n_0\,
      Q => \^o_sx_reg[3]_rep__1_0\(0),
      S => RST_BTN
    );
\o_sx_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_sx[4]_i_1_n_0\,
      Q => \^o_sx_reg[15]_0\(4),
      R => RST_BTN
    );
\o_sx_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_sx_reg[4]_i_2_n_0\,
      CO(2) => \o_sx_reg[4]_i_2_n_1\,
      CO(1) => \o_sx_reg[4]_i_2_n_2\,
      CO(0) => \o_sx_reg[4]_i_2_n_3\,
      CYINIT => \^o_sx_reg[0]_rep_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3) => \^o_sx_reg[4]_rep__0_0\,
      S(2) => \^o_sx_reg[3]_rep_0\,
      S(1 downto 0) => \^o_sx_reg[15]_0\(2 downto 1)
    );
\o_sx_reg[4]_rep\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_sx[4]_rep_i_1_n_0\,
      Q => \^di\(0),
      R => RST_BTN
    );
\o_sx_reg[4]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_sx[4]_rep_i_1__0_n_0\,
      Q => \^o_sx_reg[4]_rep__0_0\,
      R => RST_BTN
    );
\o_sx_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_sx[5]_i_1_n_0\,
      Q => \^o_sx_reg[15]_0\(5),
      R => RST_BTN
    );
\o_sx_reg[5]_rep\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_sx[5]_rep_i_1_n_0\,
      Q => \^o_sx_reg[5]_rep_0\,
      R => RST_BTN
    );
\o_sx_reg[5]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_sx[5]_rep_i_1__0_n_0\,
      Q => \^o_sx_reg[5]_rep__0_0\,
      R => RST_BTN
    );
\o_sx_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_sx[6]_i_1_n_0\,
      Q => \^o_sx_reg[15]_0\(6),
      R => RST_BTN
    );
\o_sx_reg[6]_rep\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_sx[6]_rep_i_1_n_0\,
      Q => \^o_sx_reg[6]_rep_0\,
      R => RST_BTN
    );
\o_sx_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_sx[7]_i_1_n_0\,
      Q => \^o_sx_reg[15]_0\(7),
      S => RST_BTN
    );
\o_sx_reg[7]_rep\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_sx[7]_rep_i_1_n_0\,
      Q => \^o_sx_reg[7]_rep_0\,
      S => RST_BTN
    );
\o_sx_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_sx[8]_i_1_n_0\,
      Q => \^o_sx_reg[15]_0\(8),
      R => RST_BTN
    );
\o_sx_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_sx_reg[4]_i_2_n_0\,
      CO(3) => \o_sx_reg[8]_i_2_n_0\,
      CO(2) => \o_sx_reg[8]_i_2_n_1\,
      CO(1) => \o_sx_reg[8]_i_2_n_2\,
      CO(0) => \o_sx_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3) => \^o_sx_reg[15]_0\(8),
      S(2) => \^o_sx_reg[7]_rep_0\,
      S(1) => \^o_sx_reg[6]_rep_0\,
      S(0) => \^o_sx_reg[5]_rep__0_0\
    );
\o_sx_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_sx[9]_i_1_n_0\,
      Q => \^o_sx_reg[15]_0\(9),
      S => RST_BTN
    );
\o_sy[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \o_sy[0]_i_1_n_0\
    );
\o_sy[0]_rep_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \o_sy[0]_rep_i_1_n_0\
    );
\o_sy[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22220020"
    )
        port map (
      I0 => \o_sy[15]_i_7_n_0\,
      I1 => \o_sy[15]_i_8_n_0\,
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(10),
      I5 => \o_sy_reg[12]_i_2_n_6\,
      O => \o_sy[10]_i_1_n_0\
    );
\o_sy[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22220020"
    )
        port map (
      I0 => \o_sy[15]_i_7_n_0\,
      I1 => \o_sy[15]_i_8_n_0\,
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(10),
      I5 => \o_sy_reg[12]_i_2_n_5\,
      O => \o_sy[11]_i_1_n_0\
    );
\o_sy[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22220020"
    )
        port map (
      I0 => \o_sy[15]_i_7_n_0\,
      I1 => \o_sy[15]_i_8_n_0\,
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(10),
      I5 => \o_sy_reg[12]_i_2_n_4\,
      O => \o_sy[12]_i_1_n_0\
    );
\o_sy[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22220020"
    )
        port map (
      I0 => \o_sy[15]_i_7_n_0\,
      I1 => \o_sy[15]_i_8_n_0\,
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(10),
      I5 => \o_sy_reg[15]_i_9_n_7\,
      O => \o_sy[13]_i_1_n_0\
    );
\o_sy[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22220020"
    )
        port map (
      I0 => \o_sy[15]_i_7_n_0\,
      I1 => \o_sy[15]_i_8_n_0\,
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(10),
      I5 => \o_sy_reg[15]_i_9_n_6\,
      O => \o_sy[14]_i_1_n_0\
    );
\o_sy[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \o_sy[15]_i_3_n_0\,
      I1 => \^o_sx_reg[6]_rep_3\,
      I2 => \o_sy[15]_i_5_n_0\,
      I3 => \^o_sx_reg[15]_0\(10),
      I4 => \^o_sx_reg[15]_0\(11),
      I5 => \o_sy[15]_i_6_n_0\,
      O => \o_sy[15]_i_1_n_0\
    );
\o_sy[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(8),
      I1 => \^o_sx_reg[15]_0\(9),
      O => \o_sy[15]_i_10_n_0\
    );
\o_sy[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep_0\,
      I1 => \^o_sx_reg[15]_0\(2),
      O => \o_sy[15]_i_11_n_0\
    );
\o_sy[15]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(13),
      O => \^o_sy_reg[15]_0\
    );
\o_sy[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(11),
      O => \o_sy[15]_i_13_n_0\
    );
\o_sy[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      O => \o_sy[15]_i_14_n_0\
    );
\o_sy[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22220020"
    )
        port map (
      I0 => \o_sy[15]_i_7_n_0\,
      I1 => \o_sy[15]_i_8_n_0\,
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(10),
      I5 => \o_sy_reg[15]_i_9_n_5\,
      O => \o_sy[15]_i_2_n_0\
    );
\o_sy[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sx_reg[5]_rep__0_0\,
      I1 => \^o_sx_reg[4]_rep__0_0\,
      O => \o_sy[15]_i_3_n_0\
    );
\o_sy[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sx_reg[6]_rep_0\,
      I1 => \^o_sx_reg[7]_rep_0\,
      O => \^o_sx_reg[6]_rep_3\
    );
\o_sy[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(13),
      I1 => \^o_sx_reg[15]_0\(12),
      O => \o_sy[15]_i_5_n_0\
    );
\o_sy[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => \^o_sx_reg[0]_rep_0\,
      I2 => \^o_sx_reg[15]_0\(15),
      I3 => \^o_sx_reg[15]_0\(14),
      I4 => \o_sy[15]_i_10_n_0\,
      I5 => \o_sy[15]_i_11_n_0\,
      O => \o_sy[15]_i_6_n_0\
    );
\o_sy[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      I1 => \^q\(3),
      I2 => \^o_sy_reg[7]_rep_0\,
      I3 => \^q\(5),
      I4 => \^o_sy_reg[15]_0\,
      I5 => \o_sy[15]_i_13_n_0\,
      O => \o_sy[15]_i_7_n_0\
    );
\o_sy[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^o_sy_reg[1]_rep_0\,
      I2 => \^q\(7),
      I3 => \o_sy[15]_i_14_n_0\,
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \o_sy[15]_i_8_n_0\
    );
\o_sy[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22220020"
    )
        port map (
      I0 => \o_sy[15]_i_7_n_0\,
      I1 => \o_sy[15]_i_8_n_0\,
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(10),
      I5 => \o_sy_reg[4]_i_2_n_7\,
      O => \o_sy[1]_i_1_n_0\
    );
\o_sy[1]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22220020"
    )
        port map (
      I0 => \o_sy[15]_i_7_n_0\,
      I1 => \o_sy[15]_i_8_n_0\,
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(10),
      I5 => \o_sy_reg[4]_i_2_n_7\,
      O => \o_sy[1]_rep_i_1_n_0\
    );
\o_sy[1]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22220020"
    )
        port map (
      I0 => \o_sy[15]_i_7_n_0\,
      I1 => \o_sy[15]_i_8_n_0\,
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(10),
      I5 => \o_sy_reg[4]_i_2_n_7\,
      O => \o_sy[1]_rep_i_1__0_n_0\
    );
\o_sy[1]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22220020"
    )
        port map (
      I0 => \o_sy[15]_i_7_n_0\,
      I1 => \o_sy[15]_i_8_n_0\,
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(10),
      I5 => \o_sy_reg[4]_i_2_n_7\,
      O => \o_sy[1]_rep_i_1__1_n_0\
    );
\o_sy[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFDF00000000"
    )
        port map (
      I0 => \o_sy[15]_i_7_n_0\,
      I1 => \o_sy[15]_i_8_n_0\,
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(10),
      I5 => \o_sy_reg[4]_i_2_n_6\,
      O => \o_sy[2]_i_1_n_0\
    );
\o_sy[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFDF00000000"
    )
        port map (
      I0 => \o_sy[15]_i_7_n_0\,
      I1 => \o_sy[15]_i_8_n_0\,
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(10),
      I5 => \o_sy_reg[4]_i_2_n_5\,
      O => \o_sy[3]_i_1_n_0\
    );
\o_sy[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFDF00000000"
    )
        port map (
      I0 => \o_sy[15]_i_7_n_0\,
      I1 => \o_sy[15]_i_8_n_0\,
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(10),
      I5 => \o_sy_reg[4]_i_2_n_4\,
      O => \o_sy[4]_i_1_n_0\
    );
\o_sy[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22220020"
    )
        port map (
      I0 => \o_sy[15]_i_7_n_0\,
      I1 => \o_sy[15]_i_8_n_0\,
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(10),
      I5 => \o_sy_reg[8]_i_2_n_7\,
      O => \o_sy[5]_i_1_n_0\
    );
\o_sy[5]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22220020"
    )
        port map (
      I0 => \o_sy[15]_i_7_n_0\,
      I1 => \o_sy[15]_i_8_n_0\,
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(10),
      I5 => \o_sy_reg[8]_i_2_n_7\,
      O => \o_sy[5]_rep_i_1_n_0\
    );
\o_sy[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22220020"
    )
        port map (
      I0 => \o_sy[15]_i_7_n_0\,
      I1 => \o_sy[15]_i_8_n_0\,
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(10),
      I5 => \o_sy_reg[8]_i_2_n_6\,
      O => \o_sy[6]_i_1_n_0\
    );
\o_sy[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22220020"
    )
        port map (
      I0 => \o_sy[15]_i_7_n_0\,
      I1 => \o_sy[15]_i_8_n_0\,
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(10),
      I5 => \o_sy_reg[8]_i_2_n_5\,
      O => \o_sy[7]_i_1_n_0\
    );
\o_sy[7]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22220020"
    )
        port map (
      I0 => \o_sy[15]_i_7_n_0\,
      I1 => \o_sy[15]_i_8_n_0\,
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(10),
      I5 => \o_sy_reg[8]_i_2_n_5\,
      O => \o_sy[7]_rep_i_1_n_0\
    );
\o_sy[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22220020"
    )
        port map (
      I0 => \o_sy[15]_i_7_n_0\,
      I1 => \o_sy[15]_i_8_n_0\,
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(10),
      I5 => \o_sy_reg[8]_i_2_n_4\,
      O => \o_sy[8]_i_1_n_0\
    );
\o_sy[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22220020"
    )
        port map (
      I0 => \o_sy[15]_i_7_n_0\,
      I1 => \o_sy[15]_i_8_n_0\,
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(10),
      I5 => \o_sy_reg[12]_i_2_n_7\,
      O => \o_sy[9]_i_1_n_0\
    );
\o_sy_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[0]_i_1_n_0\,
      Q => \^q\(0),
      R => RST_BTN
    );
\o_sy_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[0]_rep_i_1_n_0\,
      Q => \^o_sy_reg[0]_rep_0\(0),
      R => RST_BTN
    );
\o_sy_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[10]_i_1_n_0\,
      Q => \^q\(9),
      S => RST_BTN
    );
\o_sy_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[11]_i_1_n_0\,
      Q => \^q\(10),
      S => RST_BTN
    );
\o_sy_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[12]_i_1_n_0\,
      Q => \^q\(11),
      S => RST_BTN
    );
\o_sy_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_sy_reg[8]_i_2_n_0\,
      CO(3) => \o_sy_reg[12]_i_2_n_0\,
      CO(2) => \o_sy_reg[12]_i_2_n_1\,
      CO(1) => \o_sy_reg[12]_i_2_n_2\,
      CO(0) => \o_sy_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_sy_reg[12]_i_2_n_4\,
      O(2) => \o_sy_reg[12]_i_2_n_5\,
      O(1) => \o_sy_reg[12]_i_2_n_6\,
      O(0) => \o_sy_reg[12]_i_2_n_7\,
      S(3 downto 0) => \^q\(11 downto 8)
    );
\o_sy_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[13]_i_1_n_0\,
      Q => \^q\(12),
      S => RST_BTN
    );
\o_sy_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[14]_i_1_n_0\,
      Q => \^q\(13),
      S => RST_BTN
    );
\o_sy_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[15]_i_2_n_0\,
      Q => \^q\(14),
      S => RST_BTN
    );
\o_sy_reg[15]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_sy_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_o_sy_reg[15]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \o_sy_reg[15]_i_9_n_2\,
      CO(0) => \o_sy_reg[15]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_o_sy_reg[15]_i_9_O_UNCONNECTED\(3),
      O(2) => \o_sy_reg[15]_i_9_n_5\,
      O(1) => \o_sy_reg[15]_i_9_n_6\,
      O(0) => \o_sy_reg[15]_i_9_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^q\(14 downto 12)
    );
\o_sy_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[1]_i_1_n_0\,
      Q => sy(1),
      S => RST_BTN
    );
\o_sy_reg[1]_rep\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[1]_rep_i_1_n_0\,
      Q => \^o_sy_reg[1]_rep_0\,
      S => RST_BTN
    );
\o_sy_reg[1]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[1]_rep_i_1__0_n_0\,
      Q => \^o_sy_reg[1]_rep__0_0\,
      S => RST_BTN
    );
\o_sy_reg[1]_rep__1\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[1]_rep_i_1__1_n_0\,
      Q => \^o_sy_reg[1]_rep__1_0\(0),
      S => RST_BTN
    );
\o_sy_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[2]_i_1_n_0\,
      Q => \^q\(1),
      R => RST_BTN
    );
\o_sy_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[3]_i_1_n_0\,
      Q => \^q\(2),
      R => RST_BTN
    );
\o_sy_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[4]_i_1_n_0\,
      Q => \^q\(3),
      R => RST_BTN
    );
\o_sy_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_sy_reg[4]_i_2_n_0\,
      CO(2) => \o_sy_reg[4]_i_2_n_1\,
      CO(1) => \o_sy_reg[4]_i_2_n_2\,
      CO(0) => \o_sy_reg[4]_i_2_n_3\,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3) => \o_sy_reg[4]_i_2_n_4\,
      O(2) => \o_sy_reg[4]_i_2_n_5\,
      O(1) => \o_sy_reg[4]_i_2_n_6\,
      O(0) => \o_sy_reg[4]_i_2_n_7\,
      S(3 downto 1) => \^q\(3 downto 1),
      S(0) => \^o_sy_reg[1]_rep_0\
    );
\o_sy_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[5]_i_1_n_0\,
      Q => \^q\(4),
      S => RST_BTN
    );
\o_sy_reg[5]_rep\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[5]_rep_i_1_n_0\,
      Q => \^o_sy_reg[5]_rep_0\,
      S => RST_BTN
    );
\o_sy_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[6]_i_1_n_0\,
      Q => \^q\(5),
      S => RST_BTN
    );
\o_sy_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[7]_i_1_n_0\,
      Q => \^q\(6),
      S => RST_BTN
    );
\o_sy_reg[7]_rep\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[7]_rep_i_1_n_0\,
      Q => \^o_sy_reg[7]_rep_0\,
      S => RST_BTN
    );
\o_sy_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[8]_i_1_n_0\,
      Q => \^q\(7),
      S => RST_BTN
    );
\o_sy_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_sy_reg[4]_i_2_n_0\,
      CO(3) => \o_sy_reg[8]_i_2_n_0\,
      CO(2) => \o_sy_reg[8]_i_2_n_1\,
      CO(1) => \o_sy_reg[8]_i_2_n_2\,
      CO(0) => \o_sy_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \o_sy_reg[8]_i_2_n_4\,
      O(2) => \o_sy_reg[8]_i_2_n_5\,
      O(1) => \o_sy_reg[8]_i_2_n_6\,
      O(0) => \o_sy_reg[8]_i_2_n_7\,
      S(3) => \^q\(7),
      S(2) => \^o_sy_reg[7]_rep_0\,
      S(1) => \^q\(5),
      S(0) => \^o_sy_reg[5]_rep_0\
    );
\o_sy_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => \o_sy[15]_i_1_n_0\,
      D => \o_sy[9]_i_1_n_0\,
      Q => \^q\(8),
      S => RST_BTN
    );
\o_tmds[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F888F8880888"
    )
        port map (
      I0 => o_hs0,
      I1 => o_hs03_in,
      I2 => o_de0,
      I3 => o_de01_in,
      I4 => \o_tmds_reg[2]\(3),
      I5 => \o_tmds_reg[2]_0\,
      O => o_tmds0_in(0)
    );
\o_tmds[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => o_de01_in,
      I1 => o_de0,
      I2 => \o_tmds_reg[0]\,
      O => \bias_reg[4]\
    );
\o_tmds[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777F777F7770777"
    )
        port map (
      I0 => o_hs0,
      I1 => o_hs03_in,
      I2 => o_de0,
      I3 => o_de01_in,
      I4 => \o_tmds_reg[2]\(3),
      I5 => \o_tmds_reg[2]_0\,
      O => o_tmds0_in(1)
    );
\o_tmds[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => o_de01_in,
      I1 => o_de0,
      I2 => \o_tmds_reg[0]\,
      O => \bias_reg[4]_0\
    );
\o_tmds[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AAAAAA"
    )
        port map (
      I0 => \o_tmds[4]_i_2_n_0\,
      I1 => o_de0,
      I2 => o_de01_in,
      I3 => o_hs0,
      I4 => o_hs03_in,
      O => o_tmds0_in(2)
    );
\o_tmds[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD7577DFDF7775DD"
    )
        port map (
      I0 => \^o_de0_inferred__0/i__carry__0_0\,
      I1 => \o_tmds_reg[2]\(3),
      I2 => \o_tmds_reg[4]\,
      I3 => \^blue\(0),
      I4 => \^blue\(1),
      I5 => \^green\(0),
      O => \o_tmds[4]_i_2_n_0\
    );
\o_tmds[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FFF900090009000"
    )
        port map (
      I0 => \^blue\(1),
      I1 => \o_tmds_reg[5]\,
      I2 => o_de0,
      I3 => o_de01_in,
      I4 => o_hs0,
      I5 => o_hs03_in,
      O => o_tmds0_in(3)
    );
\o_tmds[5]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEA"
    )
        port map (
      I0 => \o_tmds[5]_i_13_n_0\,
      I1 => \o_tmds[5]_i_14_n_0\,
      I2 => \gfx_inst/stage2_enemy2/sel0\(3),
      I3 => \gfx_inst/stage2_enemy2/sel0\(2),
      I4 => \gfx_inst/stage2_enemy2/sel0\(1),
      O => \gfx_inst/stage2_enemy2/sprite_data\(0)
    );
\o_tmds[5]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0CA0"
    )
        port map (
      I0 => \o_tmds[5]_i_17_n_0\,
      I1 => \o_tmds[5]_i_18_n_0\,
      I2 => \gfx_inst/stage2_enemy2/sel0\(3),
      I3 => \gfx_inst/stage2_enemy2/sel0\(2),
      I4 => \o_tmds[5]_i_19_n_0\,
      O => \gfx_inst/stage2_enemy2/sprite_data\(1)
    );
\o_tmds[5]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \bias[3]_i_273_n_0\,
      I1 => \bias[4]_i_46__0_0\,
      I2 => \gfx_inst/sprite_red_clear3\(0),
      I3 => \bias[3]_i_79_0\,
      I4 => \bias[4]_i_46__0_3\,
      O => \gfx_inst/o_red127_out\
    );
\o_tmds[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0000A0A0C000"
    )
        port map (
      I0 => \o_tmds[5]_i_20_n_0\,
      I1 => \o_tmds[5]_i_10_0\,
      I2 => \gfx_inst/stage2_enemy2/sel0\(1),
      I3 => \gfx_inst/stage2_enemy2/sel0\(0),
      I4 => \gfx_inst/stage2_enemy2/sel0\(2),
      I5 => \gfx_inst/stage2_enemy2/sel0\(3),
      O => \o_tmds[5]_i_13_n_0\
    );
\o_tmds[5]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00096500"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy2/sel0\(0),
      I1 => \^sprite_render_y00_out_4\(0),
      I2 => \^sprite_render_y00_out_4\(2),
      I3 => \^sprite_render_y00_out_4\(1),
      I4 => \^sprite_render_y00_out_4\(3),
      O => \o_tmds[5]_i_14_n_0\
    );
\o_tmds[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C4C6CEC78DC1438"
    )
        port map (
      I0 => \^sprite_render_y00_out_4\(1),
      I1 => \^sprite_render_y00_out_4\(3),
      I2 => \^sprite_render_y00_out_4\(2),
      I3 => \^sprite_render_y00_out_4\(0),
      I4 => \gfx_inst/stage2_enemy2/sel0\(0),
      I5 => \gfx_inst/stage2_enemy2/sel0\(1),
      O => \o_tmds[5]_i_17_n_0\
    );
\o_tmds[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"124C7C8C6ACC7C4C"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy2/sel0\(0),
      I1 => \^sprite_render_y00_out_4\(3),
      I2 => \gfx_inst/stage2_enemy2/sel0\(1),
      I3 => \^sprite_render_y00_out_4\(2),
      I4 => \^sprite_render_y00_out_4\(1),
      I5 => \^sprite_render_y00_out_4\(0),
      O => \o_tmds[5]_i_18_n_0\
    );
\o_tmds[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00AC0C0C0E000"
    )
        port map (
      I0 => \o_tmds[5]_i_30_n_0\,
      I1 => \o_tmds[5]_i_31_n_0\,
      I2 => \^sprite_render_y00_out_4\(3),
      I3 => \^sprite_render_y00_out_4\(1),
      I4 => \^sprite_render_y00_out_4\(0),
      I5 => \^sprite_render_y00_out_4\(2),
      O => \o_tmds[5]_i_19_n_0\
    );
\o_tmds[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \o_tmds_reg[6]\,
      I1 => o_de01_in,
      I2 => o_de0,
      O => \bias_reg[2]_0\
    );
\o_tmds[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06000000"
    )
        port map (
      I0 => \^red\(1),
      I1 => \o_tmds_reg[9]_1\,
      I2 => \o_tmds_reg[9]_2\,
      I3 => o_de01_in,
      I4 => o_de0,
      O => \bias_reg[2]_1\
    );
\o_tmds[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF10"
    )
        port map (
      I0 => \bias[3]_i_6_n_0\,
      I1 => \bias[3]_i_7_n_0\,
      I2 => \o_tmds[5]_i_3_n_0\,
      I3 => \bias[3]_i_12_n_0\,
      I4 => \bias[3]_i_11_n_0\,
      O => \^blue\(1)
    );
\o_tmds[5]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01880248"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy2/sel0\(0),
      I1 => \^sprite_render_y00_out_4\(1),
      I2 => \^sprite_render_y00_out_4\(2),
      I3 => \^sprite_render_y00_out_4\(3),
      I4 => \^sprite_render_y00_out_4\(0),
      O => \o_tmds[5]_i_20_n_0\
    );
\o_tmds[5]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[5]_rep__0_0\,
      I1 => sprite_stage2_e2_x(5),
      O => \o_tmds[5]_i_24_n_0\
    );
\o_tmds[5]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[4]_rep__0_0\,
      I1 => sprite_stage2_e2_x(4),
      O => \o_tmds[5]_i_25_n_0\
    );
\o_tmds[5]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[3]_rep_0\,
      I1 => sprite_stage2_e2_x(3),
      O => \o_tmds[5]_i_26_n_0\
    );
\o_tmds[5]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(2),
      I1 => sprite_stage2_e2_x(2),
      O => \o_tmds[5]_i_27_n_0\
    );
\o_tmds[5]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[15]_0\(1),
      I1 => sprite_stage2_e2_x(1),
      O => \o_tmds[5]_i_28_n_0\
    );
\o_tmds[5]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o_sx_reg[0]_rep_0\,
      I1 => sprite_stage2_e2_x(0),
      O => \o_tmds[5]_i_29_n_0\
    );
\o_tmds[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAEEAA00"
    )
        port map (
      I0 => \bias[3]_i_25_n_0\,
      I1 => \o_tmds[5]_i_4_n_0\,
      I2 => \bias[3]_i_27_n_0\,
      I3 => \bias[3]_i_28_n_0\,
      I4 => \bias[3]_i_29_n_0\,
      I5 => \bias[3]_i_30_n_0\,
      O => \o_tmds[5]_i_3_n_0\
    );
\o_tmds[5]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1008"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy2/sel0\(1),
      I1 => \gfx_inst/stage2_enemy2/sel0\(0),
      I2 => \gfx_inst/stage2_enemy2/sel0\(2),
      I3 => \gfx_inst/stage2_enemy2/sel0\(3),
      O => \o_tmds[5]_i_30_n_0\
    );
\o_tmds[5]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4002"
    )
        port map (
      I0 => \gfx_inst/stage2_enemy2/sel0\(1),
      I1 => \gfx_inst/stage2_enemy2/sel0\(0),
      I2 => \gfx_inst/stage2_enemy2/sel0\(2),
      I3 => \gfx_inst/stage2_enemy2/sel0\(3),
      O => \o_tmds[5]_i_31_n_0\
    );
\o_tmds[5]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \o_tmds[5]_i_32_n_0\
    );
\o_tmds[5]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \o_tmds[5]_i_33_n_0\
    );
\o_tmds[5]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[1]_rep__1_0\(0),
      O => \o_tmds[5]_i_34_n_0\
    );
\o_tmds[5]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \o_tmds[5]_i_35_n_0\
    );
\o_tmds[5]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      O => \o_tmds[5]_i_36_n_0\
    );
\o_tmds[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00FD00A8"
    )
        port map (
      I0 => \bias[3]_i_92_n_0\,
      I1 => \o_tmds[5]_i_5_n_0\,
      I2 => \o_tmds[5]_i_6_n_0\,
      I3 => \bias[3]_i_84_n_0\,
      I4 => \o_tmds[5]_i_7_n_0\,
      I5 => \bias[3]_i_86_n_0\,
      O => \o_tmds[5]_i_4_n_0\
    );
\o_tmds[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000400000"
    )
        port map (
      I0 => \bias[3]_i_92_0\,
      I1 => \bias[4]_i_46__0_0\,
      I2 => p_0_in28_in,
      I3 => \gfx_inst/o_red132_out\,
      I4 => sprite_red_clear(0),
      I5 => \gfx_inst/o_red131_out\,
      O => \o_tmds[5]_i_5_n_0\
    );
\o_tmds[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gfx_inst/sprite_red_s19\(0),
      I1 => \gfx_inst/o_red132_out\,
      O => \o_tmds[5]_i_6_n_0\
    );
\o_tmds[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00300000"
    )
        port map (
      I0 => \gfx_inst/sprite_green_stage2_e1\(0),
      I1 => \gfx_inst/stage2_enemy2/sprite_data\(0),
      I2 => \gfx_inst/stage2_enemy2/sprite_data\(1),
      I3 => \gfx_inst/o_red127_out\,
      I4 => \gfx_inst/o_red124_out\,
      I5 => \gfx_inst/o_red125_out\,
      O => \o_tmds[5]_i_7_n_0\
    );
\o_tmds[5]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \bias[3]_i_563_n_0\,
      I1 => \bias[3]_i_562_n_0\,
      I2 => \gfx_inst/stage2_enemy1/sprite_data\(0),
      O => \gfx_inst/sprite_green_stage2_e1\(0)
    );
\o_tmds[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0777"
    )
        port map (
      I0 => o_hs0,
      I1 => o_hs03_in,
      I2 => o_de0,
      I3 => o_de01_in,
      I4 => \o_tmds[7]_i_2_n_0\,
      O => o_tmds0_in(4)
    );
\o_tmds[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \o_tmds_reg[6]\,
      I1 => o_de01_in,
      I2 => o_de0,
      O => \bias_reg[2]\
    );
\o_tmds[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06FFFFFF"
    )
        port map (
      I0 => \^red\(1),
      I1 => \o_tmds_reg[9]_1\,
      I2 => \o_tmds_reg[9]_2\,
      I3 => o_de01_in,
      I4 => o_de0,
      O => \bias_reg[2]_2\
    );
\o_tmds[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7000"
    )
        port map (
      I0 => o_de0,
      I1 => o_de01_in,
      I2 => o_hs0,
      I3 => o_hs03_in,
      I4 => \o_tmds[7]_i_2_n_0\,
      O => o_tmds0_in(5)
    );
\o_tmds[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006000"
    )
        port map (
      I0 => \bias_reg[3]_1\,
      I1 => \^blue\(0),
      I2 => o_de0,
      I3 => o_de01_in,
      I4 => \bias_reg[3]_0\,
      O => \o_tmds[7]_i_2_n_0\
    );
\o_tmds[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^green\(1),
      I1 => o_de01_in,
      I2 => o_de0,
      O => \o_de0_carry__0_0\
    );
\o_tmds[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F777777"
    )
        port map (
      I0 => o_hs0,
      I1 => o_hs03_in,
      I2 => \^blue\(0),
      I3 => o_de0,
      I4 => o_de01_in,
      O => o_tmds0_in(6)
    );
\o_tmds[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^red\(1),
      I1 => o_de01_in,
      I2 => o_de0,
      O => \o_de0_carry__0_1\
    );
\o_tmds[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00878787FF878787"
    )
        port map (
      I0 => o_hs0,
      I1 => o_hs03_in,
      I2 => \^v_sync\,
      I3 => o_de01_in,
      I4 => o_de0,
      I5 => \o_tmds_reg[5]\,
      O => \bias_reg[4]_2\
    );
\o_tmds[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFFFFFFF"
    )
        port map (
      I0 => \o_tmds_reg[9]_1\,
      I1 => \o_tmds_reg[9]_2\,
      I2 => \^red\(1),
      I3 => RST_BTN,
      I4 => o_de01_in,
      I5 => o_de0,
      O => RST_BTN_1
    );
\o_tmds[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8FFFFFF"
    )
        port map (
      I0 => \o_tmds_reg[9]\,
      I1 => \^green\(1),
      I2 => RST_BTN,
      I3 => o_de01_in,
      I4 => o_de0,
      I5 => \o_tmds_reg[9]_0\,
      O => RST_BTN_0
    );
\o_tmds_reg[5]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_tmds_reg[5]_i_16_n_0\,
      CO(3 downto 1) => \NLW_o_tmds_reg[5]_i_15_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_tmds_reg[5]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^o_sx_reg[4]_rep__0_0\,
      O(3 downto 2) => \NLW_o_tmds_reg[5]_i_15_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \gfx_inst/stage2_enemy2/sel0\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \o_tmds[5]_i_24_n_0\,
      S(0) => \o_tmds[5]_i_25_n_0\
    );
\o_tmds_reg[5]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_tmds_reg[5]_i_16_n_0\,
      CO(2) => \o_tmds_reg[5]_i_16_n_1\,
      CO(1) => \o_tmds_reg[5]_i_16_n_2\,
      CO(0) => \o_tmds_reg[5]_i_16_n_3\,
      CYINIT => '1',
      DI(3) => \^o_sx_reg[3]_rep_0\,
      DI(2 downto 1) => \^o_sx_reg[15]_0\(2 downto 1),
      DI(0) => \^o_sx_reg[0]_rep_0\,
      O(3 downto 2) => \gfx_inst/stage2_enemy2/sel0\(1 downto 0),
      O(1 downto 0) => \NLW_o_tmds_reg[5]_i_16_O_UNCONNECTED\(1 downto 0),
      S(3) => \o_tmds[5]_i_26_n_0\,
      S(2) => \o_tmds[5]_i_27_n_0\,
      S(1) => \o_tmds[5]_i_28_n_0\,
      S(0) => \o_tmds[5]_i_29_n_0\
    );
\o_tmds_reg[5]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_tmds_reg[5]_i_22_n_0\,
      CO(2) => \o_tmds_reg[5]_i_22_n_1\,
      CO(1) => \o_tmds_reg[5]_i_22_n_2\,
      CO(0) => \o_tmds_reg[5]_i_22_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => \^q\(2 downto 1),
      DI(1) => \^o_sy_reg[1]_rep__1_0\(0),
      DI(0) => \^q\(0),
      O(3 downto 2) => \^sprite_render_y00_out_4\(1 downto 0),
      O(1 downto 0) => \NLW_o_tmds_reg[5]_i_22_O_UNCONNECTED\(1 downto 0),
      S(3) => \o_tmds[5]_i_32_n_0\,
      S(2) => \o_tmds[5]_i_33_n_0\,
      S(1) => \o_tmds[5]_i_34_n_0\,
      S(0) => \o_tmds[5]_i_35_n_0\
    );
\o_tmds_reg[5]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_tmds_reg[5]_i_22_n_0\,
      CO(3 downto 1) => \NLW_o_tmds_reg[5]_i_23_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_tmds_reg[5]_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(3),
      O(3 downto 2) => \NLW_o_tmds_reg[5]_i_23_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^sprite_render_y00_out_4\(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \o_tmds[5]_i_36_n_0\,
      S(0) => \^q\(3)
    );
o_vs0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => o_vs0_carry_n_0,
      CO(2) => o_vs0_carry_n_1,
      CO(1) => o_vs0_carry_n_2,
      CO(0) => o_vs0_carry_n_3,
      CYINIT => '1',
      DI(3) => o_vs0_carry_i_1_n_0,
      DI(2) => o_vs0_carry_i_2_n_0,
      DI(1) => o_vs0_carry_i_3_n_0,
      DI(0) => '0',
      O(3 downto 0) => NLW_o_vs0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => o_vs0_carry_i_4_n_0,
      S(2) => o_vs0_carry_i_5_n_0,
      S(1) => o_vs0_carry_i_6_n_0,
      S(0) => o_vs0_carry_i_7_n_0
    );
\o_vs0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => o_vs0_carry_n_0,
      CO(3) => o_vs0,
      CO(2) => \o_vs0_carry__0_n_1\,
      CO(1) => \o_vs0_carry__0_n_2\,
      CO(0) => \o_vs0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \o_vs0_carry__0_i_1_n_0\,
      DI(2) => \o_vs0_carry__0_i_2_n_0\,
      DI(1) => \o_vs0_carry__0_i_3_n_0\,
      DI(0) => \o_vs0_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_o_vs0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \o_vs0_carry__0_i_5_n_0\,
      S(2) => \o_vs0_carry__0_i_6_n_0\,
      S(1) => \o_vs0_carry__0_i_7_n_0\,
      S(0) => \o_vs0_carry__0_i_8_n_0\
    );
\o_vs0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(13),
      O => \o_vs0_carry__0_i_1_n_0\
    );
\o_vs0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      O => \o_vs0_carry__0_i_2_n_0\
    );
\o_vs0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \o_vs0_carry__0_i_3_n_0\
    );
\o_vs0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \o_vs0_carry__0_i_4_n_0\
    );
\o_vs0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(13),
      O => \o_vs0_carry__0_i_5_n_0\
    );
\o_vs0_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(11),
      O => \o_vs0_carry__0_i_6_n_0\
    );
\o_vs0_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      O => \o_vs0_carry__0_i_7_n_0\
    );
\o_vs0_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      O => \o_vs0_carry__0_i_8_n_0\
    );
o_vs0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^o_sy_reg[7]_rep_0\,
      O => o_vs0_carry_i_1_n_0
    );
o_vs0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      O => o_vs0_carry_i_2_n_0
    );
o_vs0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => o_vs0_carry_i_3_n_0
    );
o_vs0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^o_sy_reg[7]_rep_0\,
      I1 => \^q\(5),
      O => o_vs0_carry_i_4_n_0
    );
o_vs0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_sy_reg[5]_rep_0\,
      I1 => \^q\(3),
      O => o_vs0_carry_i_5_n_0
    );
o_vs0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => o_vs0_carry_i_6_n_0
    );
o_vs0_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^o_sy_reg[1]_rep_0\,
      O => o_vs0_carry_i_7_n_0
    );
\o_vs0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_vs0_inferred__0/i__carry_n_0\,
      CO(2) => \o_vs0_inferred__0/i__carry_n_1\,
      CO(1) => \o_vs0_inferred__0/i__carry_n_2\,
      CO(0) => \o_vs0_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \i__carry_i_1__0_n_0\,
      DI(0) => \^q\(2),
      O(3 downto 0) => \NLW_o_vs0_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_2__1_n_0\,
      S(2) => \i__carry_i_3__0_n_0\,
      S(1) => \i__carry_i_4_n_0\,
      S(0) => \i__carry_i_5__1_n_0\
    );
\o_vs0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_vs0_inferred__0/i__carry_n_0\,
      CO(3) => \NLW_o_vs0_inferred__0/i__carry__0_CO_UNCONNECTED\(3),
      CO(2) => o_vs02_in,
      CO(1) => \o_vs0_inferred__0/i__carry__0_n_2\,
      CO(0) => \o_vs0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \i__carry__0_i_1_n_0\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_o_vs0_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry__0_i_2_n_0\,
      S(1) => \i__carry__0_i_3_n_0\,
      S(0) => \i__carry__0_i_4__0_n_0\
    );
\sprite_x[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => o_vs0,
      I1 => o_vs02_in,
      O => \^v_sync\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_serializer_10to1 is
  port (
    o_data : out STD_LOGIC;
    o_clk_5x : in STD_LOGIC;
    o_clk_1x : in STD_LOGIC;
    i_data : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_rst_oserdes : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_serializer_10to1 : entity is "serializer_10to1";
end design_1_HDMI_TOP_0_0_serializer_10to1;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_serializer_10to1 is
  signal shift1 : STD_LOGIC;
  signal shift2 : STD_LOGIC;
  signal NLW_master10_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of master10 : label is "PRIMITIVE";
  attribute BOX_TYPE of slave10 : label is "PRIMITIVE";
begin
master10: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => o_clk_5x,
      CLKDIV => o_clk_1x,
      D1 => i_data(1),
      D2 => i_data(1),
      D3 => i_data(0),
      D4 => i_data(1),
      D5 => i_data(2),
      D6 => i_data(3),
      D7 => i_data(4),
      D8 => i_data(5),
      OCE => '1',
      OFB => NLW_master10_OFB_UNCONNECTED,
      OQ => o_data,
      RST => i_rst_oserdes,
      SHIFTIN1 => shift1,
      SHIFTIN2 => shift2,
      SHIFTOUT1 => NLW_master10_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_master10_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_master10_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_master10_TFB_UNCONNECTED,
      TQ => NLW_master10_TQ_UNCONNECTED
    );
slave10: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => o_clk_5x,
      CLKDIV => o_clk_1x,
      D1 => '0',
      D2 => '0',
      D3 => i_data(6),
      D4 => i_data(7),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_slave10_OFB_UNCONNECTED,
      OQ => NLW_slave10_OQ_UNCONNECTED,
      RST => i_rst_oserdes,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => shift1,
      SHIFTOUT2 => shift2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_slave10_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_slave10_TFB_UNCONNECTED,
      TQ => NLW_slave10_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_serializer_10to1_11 is
  port (
    \o_tmds_reg[0]\ : out STD_LOGIC;
    o_clk_5x : in STD_LOGIC;
    o_clk_1x : in STD_LOGIC;
    i_data : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_rst_oserdes : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_serializer_10to1_11 : entity is "serializer_10to1";
end design_1_HDMI_TOP_0_0_serializer_10to1_11;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_serializer_10to1_11 is
  signal shift1 : STD_LOGIC;
  signal shift2 : STD_LOGIC;
  signal NLW_master10_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of master10 : label is "PRIMITIVE";
  attribute BOX_TYPE of slave10 : label is "PRIMITIVE";
begin
master10: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => o_clk_5x,
      CLKDIV => o_clk_1x,
      D1 => i_data(0),
      D2 => i_data(0),
      D3 => i_data(1),
      D4 => i_data(0),
      D5 => i_data(1),
      D6 => i_data(3),
      D7 => i_data(2),
      D8 => i_data(3),
      OCE => '1',
      OFB => NLW_master10_OFB_UNCONNECTED,
      OQ => \o_tmds_reg[0]\,
      RST => i_rst_oserdes,
      SHIFTIN1 => shift1,
      SHIFTIN2 => shift2,
      SHIFTOUT1 => NLW_master10_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_master10_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_master10_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_master10_TFB_UNCONNECTED,
      TQ => NLW_master10_TQ_UNCONNECTED
    );
slave10: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => o_clk_5x,
      CLKDIV => o_clk_1x,
      D1 => '0',
      D2 => '0',
      D3 => i_data(4),
      D4 => i_data(5),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_slave10_OFB_UNCONNECTED,
      OQ => NLW_slave10_OQ_UNCONNECTED,
      RST => i_rst_oserdes,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => shift1,
      SHIFTOUT2 => shift2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_slave10_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_slave10_TFB_UNCONNECTED,
      TQ => NLW_slave10_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_serializer_10to1_12 is
  port (
    \o_tmds_reg[0]\ : out STD_LOGIC;
    o_clk_5x : in STD_LOGIC;
    o_clk_1x : in STD_LOGIC;
    i_data : in STD_LOGIC_VECTOR ( 5 downto 0 );
    i_rst_oserdes : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_serializer_10to1_12 : entity is "serializer_10to1";
end design_1_HDMI_TOP_0_0_serializer_10to1_12;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_serializer_10to1_12 is
  signal shift1 : STD_LOGIC;
  signal shift2 : STD_LOGIC;
  signal NLW_master10_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of master10 : label is "PRIMITIVE";
  attribute BOX_TYPE of slave10 : label is "PRIMITIVE";
begin
master10: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => o_clk_5x,
      CLKDIV => o_clk_1x,
      D1 => i_data(0),
      D2 => i_data(0),
      D3 => i_data(1),
      D4 => i_data(0),
      D5 => i_data(1),
      D6 => i_data(3),
      D7 => i_data(2),
      D8 => i_data(3),
      OCE => '1',
      OFB => NLW_master10_OFB_UNCONNECTED,
      OQ => \o_tmds_reg[0]\,
      RST => i_rst_oserdes,
      SHIFTIN1 => shift1,
      SHIFTIN2 => shift2,
      SHIFTOUT1 => NLW_master10_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_master10_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_master10_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_master10_TFB_UNCONNECTED,
      TQ => NLW_master10_TQ_UNCONNECTED
    );
slave10: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => o_clk_5x,
      CLKDIV => o_clk_1x,
      D1 => '0',
      D2 => '0',
      D3 => i_data(4),
      D4 => i_data(5),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_slave10_OFB_UNCONNECTED,
      OQ => NLW_slave10_OQ_UNCONNECTED,
      RST => i_rst_oserdes,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => shift1,
      SHIFTOUT2 => shift2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_slave10_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_slave10_TFB_UNCONNECTED,
      TQ => NLW_slave10_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_serializer_10to1_13 is
  port (
    o_rst_reg : out STD_LOGIC;
    o_clk_5x : in STD_LOGIC;
    o_clk_1x : in STD_LOGIC;
    i_rst_oserdes : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_serializer_10to1_13 : entity is "serializer_10to1";
end design_1_HDMI_TOP_0_0_serializer_10to1_13;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_serializer_10to1_13 is
  signal shift1 : STD_LOGIC;
  signal shift2 : STD_LOGIC;
  signal NLW_master10_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_master10_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_slave10_TQ_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of master10 : label is "PRIMITIVE";
  attribute BOX_TYPE of slave10 : label is "PRIMITIVE";
begin
master10: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => o_clk_5x,
      CLKDIV => o_clk_1x,
      D1 => '1',
      D2 => '1',
      D3 => '1',
      D4 => '1',
      D5 => '1',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_master10_OFB_UNCONNECTED,
      OQ => o_rst_reg,
      RST => i_rst_oserdes,
      SHIFTIN1 => shift1,
      SHIFTIN2 => shift2,
      SHIFTOUT1 => NLW_master10_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_master10_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_master10_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_master10_TFB_UNCONNECTED,
      TQ => NLW_master10_TQ_UNCONNECTED
    );
slave10: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '1',
      INIT_TQ => '1',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => o_clk_5x,
      CLKDIV => o_clk_1x,
      D1 => '0',
      D2 => '0',
      D3 => '0',
      D4 => '0',
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_slave10_OFB_UNCONNECTED,
      OQ => NLW_slave10_OQ_UNCONNECTED,
      RST => i_rst_oserdes,
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => shift1,
      SHIFTOUT2 => shift2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_slave10_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_slave10_TFB_UNCONNECTED,
      TQ => NLW_slave10_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_sprite_compositor is
  port (
    \sprite_x_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    shoot_x : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[10]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[2]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[2]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[2]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[2]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[2]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[2]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[2]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[2]_8\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[2]_9\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[2]_10\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[2]_11\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[2]_12\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[2]_13\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[2]_14\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[2]_15\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[2]_16\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[2]_17\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[2]_18\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \sprite_x_reg[15]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1308\ : in STD_LOGIC;
    \bias_reg[3]_i_1308_0\ : in STD_LOGIC;
    \bias_reg[3]_i_468\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \bias_reg[3]_i_459_0\ : in STD_LOGIC;
    \bias_reg[3]_i_459_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_459_2\ : in STD_LOGIC;
    \bias_reg[3]_i_459_3\ : in STD_LOGIC;
    btn3 : in STD_LOGIC;
    btn2 : in STD_LOGIC;
    \bias_reg[3]_i_219_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_76\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \life_control_reg[2]_i_93\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \life_control_reg[2]_i_283\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \life_control_reg[2]_i_272\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \life_control_reg[2]_i_396\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \life_control_reg[2]_i_292\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \life_control_reg[2]_i_331\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \life_control_reg[2]_i_197\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \life_control_reg[2]_i_246\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \life_control_reg[2]_i_228\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \life_control_reg[2]_i_45\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \life_control[2]_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \life_control[2]_i_30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \life_control[2]_i_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \life_control[2]_i_83\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \life_control[2]_i_31\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \life_control[2]_i_68\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \life_control[2]_i_26\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \life_control[2]_i_28\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \life_control[2]_i_27\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \life_control[2]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    v_sync : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_sprite_compositor : entity is "sprite_compositor";
end design_1_HDMI_TOP_0_0_sprite_compositor;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_sprite_compositor is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \bias[3]_i_464_n_0\ : STD_LOGIC;
  signal \bias[3]_i_465_n_0\ : STD_LOGIC;
  signal \bias[3]_i_466_n_0\ : STD_LOGIC;
  signal \bias[3]_i_467_n_0\ : STD_LOGIC;
  signal \bias[3]_i_786_n_0\ : STD_LOGIC;
  signal \bias[3]_i_787_n_0\ : STD_LOGIC;
  signal \bias[3]_i_788_n_0\ : STD_LOGIC;
  signal \bias[3]_i_789_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_219_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_219_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_219_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_459_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_459_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_459_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_459_n_3\ : STD_LOGIC;
  signal \life_control[2]_i_112_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_129_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_142_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_14_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_164_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_170_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_172_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_196_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_216_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_322_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_44_n_0\ : STD_LOGIC;
  signal \life_control_reg[2]_i_110_n_0\ : STD_LOGIC;
  signal \life_control_reg[2]_i_110_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_110_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_110_n_3\ : STD_LOGIC;
  signal \life_control_reg[2]_i_13_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_13_n_3\ : STD_LOGIC;
  signal \life_control_reg[2]_i_54_n_0\ : STD_LOGIC;
  signal \life_control_reg[2]_i_54_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_54_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_54_n_3\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 16 to 16 );
  signal p_1_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^shoot_x\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sprite_x[10]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_x[10]_i_3_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_10_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_11_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_12_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_13_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_14_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_15_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_4_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_5_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_7_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_8_n_0\ : STD_LOGIC;
  signal \sprite_x[11]_i_9_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x[13]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x[14]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x[15]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x[15]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_x[15]_i_4_n_0\ : STD_LOGIC;
  signal \sprite_x[15]_i_5_n_0\ : STD_LOGIC;
  signal \sprite_x[15]_i_6_n_0\ : STD_LOGIC;
  signal \sprite_x[2]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_x[3]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_3__29_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_5_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_6_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_7_n_0\ : STD_LOGIC;
  signal \sprite_x[5]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_x[7]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_3_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_4__18_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_5_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_6_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_7_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_8_n_0\ : STD_LOGIC;
  signal \sprite_x[9]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_6_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_6_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_6_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_6_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_6_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_6_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[11]_i_6_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \NLW_bias_reg[3]_i_219_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_459_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_life_control_reg[2]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_124_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_life_control_reg[2]_i_124_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_life_control_reg[2]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_life_control_reg[2]_i_187_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_life_control_reg[2]_i_187_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_life_control_reg[2]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_64_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_life_control_reg[2]_i_64_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_69_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_life_control_reg[2]_i_69_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_72_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_life_control_reg[2]_i_72_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_76_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_life_control_reg[2]_i_76_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_79_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_life_control_reg[2]_i_79_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_80_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_life_control_reg[2]_i_80_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_x_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sprite_x_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_219\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_459\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_124\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_187\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_64\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_69\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_72\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_76\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_79\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_80\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sprite_x[0]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sprite_x[10]_i_2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sprite_x[11]_i_7\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sprite_x[12]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \sprite_x[13]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \sprite_x[14]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \sprite_x[15]_i_2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \sprite_x[2]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \sprite_x[3]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \sprite_x[4]_i_3__29\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sprite_x[5]_i_2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sprite_x[7]_i_2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sprite_x[8]_i_3\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sprite_x[9]_i_2\ : label is "soft_lutpair175";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sprite_x_reg[11]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[15]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[8]_i_2\ : label is 35;
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
  shoot_x(3 downto 0) <= \^shoot_x\(3 downto 0);
\bias[3]_i_1313\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(10),
      I1 => \bias_reg[3]_i_468\(4),
      I2 => \^q\(11),
      I3 => \bias_reg[3]_i_468\(5),
      O => \sprite_x_reg[10]_0\(3)
    );
\bias[3]_i_1314\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(9),
      I1 => \bias_reg[3]_i_468\(3),
      I2 => \^q\(10),
      I3 => \bias_reg[3]_i_468\(4),
      O => \sprite_x_reg[10]_0\(2)
    );
\bias[3]_i_1315\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(8),
      I1 => \bias_reg[3]_i_468\(2),
      I2 => \^q\(9),
      I3 => \bias_reg[3]_i_468\(3),
      O => \sprite_x_reg[10]_0\(1)
    );
\bias[3]_i_1316\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(7),
      I1 => \bias_reg[3]_i_1308\,
      I2 => \^q\(8),
      I3 => \bias_reg[3]_i_468\(2),
      O => \sprite_x_reg[10]_0\(0)
    );
\bias[3]_i_2105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q\(7),
      I1 => \bias_reg[3]_i_1308\,
      I2 => \^q\(6),
      O => \sprite_x_reg[7]_0\(1)
    );
\bias[3]_i_2106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \bias_reg[3]_i_1308_0\,
      O => \sprite_x_reg[7]_0\(0)
    );
\bias[3]_i_464\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(2),
      I1 => \bias_reg[3]_i_468\(8),
      I2 => \^shoot_x\(3),
      I3 => \bias_reg[3]_i_468\(9),
      O => \bias[3]_i_464_n_0\
    );
\bias[3]_i_465\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(0),
      I1 => \bias_reg[3]_i_468\(6),
      I2 => \^shoot_x\(1),
      I3 => \bias_reg[3]_i_468\(7),
      O => \bias[3]_i_465_n_0\
    );
\bias[3]_i_466\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \bias_reg[3]_i_468\(4),
      I2 => \^q\(11),
      I3 => \bias_reg[3]_i_468\(5),
      O => \bias[3]_i_466_n_0\
    );
\bias[3]_i_467\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \bias_reg[3]_i_468\(2),
      I2 => \^q\(9),
      I3 => \bias_reg[3]_i_468\(3),
      O => \bias[3]_i_467_n_0\
    );
\bias[3]_i_786\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^q\(6),
      I1 => \bias_reg[3]_i_1308_0\,
      I2 => \bias_reg[3]_i_1308\,
      I3 => \^q\(7),
      O => \bias[3]_i_786_n_0\
    );
\bias[3]_i_787\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^q\(5),
      I1 => \bias_reg[3]_i_459_2\,
      I2 => \bias_reg[3]_i_459_3\,
      I3 => \^q\(4),
      O => \bias[3]_i_787_n_0\
    );
\bias[3]_i_788\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^q\(3),
      I1 => \bias_reg[3]_i_459_1\(0),
      I2 => \bias_reg[3]_i_468\(1),
      I3 => \^q\(2),
      O => \bias[3]_i_788_n_0\
    );
\bias[3]_i_789\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \bias_reg[3]_i_468\(0),
      I2 => \bias_reg[3]_i_459_0\,
      I3 => \^q\(0),
      O => \bias[3]_i_789_n_0\
    );
\bias[3]_i_799\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^shoot_x\(2),
      I1 => \bias_reg[3]_i_468\(8),
      I2 => \^shoot_x\(3),
      I3 => \bias_reg[3]_i_468\(9),
      O => \sprite_x_reg[14]_0\(3)
    );
\bias[3]_i_800\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^shoot_x\(1),
      I1 => \bias_reg[3]_i_468\(7),
      I2 => \^shoot_x\(2),
      I3 => \bias_reg[3]_i_468\(8),
      O => \sprite_x_reg[14]_0\(2)
    );
\bias[3]_i_801\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^shoot_x\(0),
      I1 => \bias_reg[3]_i_468\(6),
      I2 => \^shoot_x\(1),
      I3 => \bias_reg[3]_i_468\(7),
      O => \sprite_x_reg[14]_0\(1)
    );
\bias[3]_i_802\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(11),
      I1 => \bias_reg[3]_i_468\(5),
      I2 => \^shoot_x\(0),
      I3 => \bias_reg[3]_i_468\(6),
      O => \sprite_x_reg[14]_0\(0)
    );
\bias_reg[3]_i_219\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_459_n_0\,
      CO(3) => CO(0),
      CO(2) => \bias_reg[3]_i_219_n_1\,
      CO(1) => \bias_reg[3]_i_219_n_2\,
      CO(0) => \bias_reg[3]_i_219_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bias[3]_i_76\(3 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_219_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_464_n_0\,
      S(2) => \bias[3]_i_465_n_0\,
      S(1) => \bias[3]_i_466_n_0\,
      S(0) => \bias[3]_i_467_n_0\
    );
\bias_reg[3]_i_459\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bias_reg[3]_i_459_n_0\,
      CO(2) => \bias_reg[3]_i_459_n_1\,
      CO(1) => \bias_reg[3]_i_459_n_2\,
      CO(0) => \bias_reg[3]_i_459_n_3\,
      CYINIT => '1',
      DI(3) => \bias[3]_i_786_n_0\,
      DI(2) => \bias[3]_i_787_n_0\,
      DI(1) => \bias[3]_i_788_n_0\,
      DI(0) => \bias[3]_i_789_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_459_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \bias_reg[3]_i_219_0\(3 downto 0)
    );
\life_control[2]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \life_control_reg[2]_i_45\(2),
      I2 => \life_control_reg[2]_i_45\(3),
      I3 => \^q\(3),
      O => \sprite_x_reg[2]_18\(1)
    );
\life_control[2]_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \life_control_reg[2]_i_45\(0),
      I2 => \life_control_reg[2]_i_45\(1),
      I3 => \^q\(1),
      O => \sprite_x_reg[2]_18\(0)
    );
\life_control[2]_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \life_control_reg[2]_i_45\(2),
      I2 => \^q\(3),
      I3 => \life_control_reg[2]_i_45\(3),
      O => \sprite_x_reg[2]_17\(1)
    );
\life_control[2]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \life_control_reg[2]_i_45\(0),
      I2 => \^q\(1),
      I3 => \life_control_reg[2]_i_45\(1),
      O => \sprite_x_reg[2]_17\(0)
    );
\life_control[2]_i_112\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(16),
      O => \life_control[2]_i_112_n_0\
    );
\life_control[2]_i_129\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(16),
      O => \life_control[2]_i_129_n_0\
    );
\life_control[2]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(16),
      O => \life_control[2]_i_14_n_0\
    );
\life_control[2]_i_142\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(16),
      O => \life_control[2]_i_142_n_0\
    );
\life_control[2]_i_164\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(16),
      O => \life_control[2]_i_164_n_0\
    );
\life_control[2]_i_170\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(16),
      O => \life_control[2]_i_170_n_0\
    );
\life_control[2]_i_172\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(16),
      O => \life_control[2]_i_172_n_0\
    );
\life_control[2]_i_190\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \life_control_reg[2]_i_93\(2),
      I2 => \life_control_reg[2]_i_93\(3),
      I3 => \^q\(3),
      O => DI(1)
    );
\life_control[2]_i_191\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \life_control_reg[2]_i_93\(0),
      I2 => \life_control_reg[2]_i_93\(1),
      I3 => \^q\(1),
      O => DI(0)
    );
\life_control[2]_i_194\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \life_control_reg[2]_i_93\(2),
      I2 => \^q\(3),
      I3 => \life_control_reg[2]_i_93\(3),
      O => \sprite_x_reg[2]_0\(1)
    );
\life_control[2]_i_195\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \life_control_reg[2]_i_93\(0),
      I2 => \^q\(1),
      I3 => \life_control_reg[2]_i_93\(1),
      O => \sprite_x_reg[2]_0\(0)
    );
\life_control[2]_i_196\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => \life_control[2]_i_196_n_0\
    );
\life_control[2]_i_216\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(16),
      O => \life_control[2]_i_216_n_0\
    );
\life_control[2]_i_322\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(16),
      O => \life_control[2]_i_322_n_0\
    );
\life_control[2]_i_325\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \life_control_reg[2]_i_197\(2),
      I2 => \life_control_reg[2]_i_197\(3),
      I3 => \^q\(3),
      O => \sprite_x_reg[2]_12\(1)
    );
\life_control[2]_i_326\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \life_control_reg[2]_i_197\(0),
      I2 => \life_control_reg[2]_i_197\(1),
      I3 => \^q\(1),
      O => \sprite_x_reg[2]_12\(0)
    );
\life_control[2]_i_329\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \life_control_reg[2]_i_197\(2),
      I2 => \^q\(3),
      I3 => \life_control_reg[2]_i_197\(3),
      O => \sprite_x_reg[2]_11\(1)
    );
\life_control[2]_i_330\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \life_control_reg[2]_i_197\(0),
      I2 => \^q\(1),
      I3 => \life_control_reg[2]_i_197\(1),
      O => \sprite_x_reg[2]_11\(0)
    );
\life_control[2]_i_350\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \life_control_reg[2]_i_228\(2),
      I2 => \life_control_reg[2]_i_228\(3),
      I3 => \^q\(3),
      O => \sprite_x_reg[2]_16\(1)
    );
\life_control[2]_i_351\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \life_control_reg[2]_i_228\(0),
      I2 => \life_control_reg[2]_i_228\(1),
      I3 => \^q\(1),
      O => \sprite_x_reg[2]_16\(0)
    );
\life_control[2]_i_354\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \life_control_reg[2]_i_228\(2),
      I2 => \^q\(3),
      I3 => \life_control_reg[2]_i_228\(3),
      O => \sprite_x_reg[2]_15\(1)
    );
\life_control[2]_i_355\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \life_control_reg[2]_i_228\(0),
      I2 => \^q\(1),
      I3 => \life_control_reg[2]_i_228\(1),
      O => \sprite_x_reg[2]_15\(0)
    );
\life_control[2]_i_358\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \life_control_reg[2]_i_246\(2),
      I2 => \life_control_reg[2]_i_246\(3),
      I3 => \^q\(3),
      O => \sprite_x_reg[2]_14\(1)
    );
\life_control[2]_i_359\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \life_control_reg[2]_i_246\(0),
      I2 => \life_control_reg[2]_i_246\(1),
      I3 => \^q\(1),
      O => \sprite_x_reg[2]_14\(0)
    );
\life_control[2]_i_362\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \life_control_reg[2]_i_246\(2),
      I2 => \^q\(3),
      I3 => \life_control_reg[2]_i_246\(3),
      O => \sprite_x_reg[2]_13\(1)
    );
\life_control[2]_i_363\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \life_control_reg[2]_i_246\(0),
      I2 => \^q\(1),
      I3 => \life_control_reg[2]_i_246\(1),
      O => \sprite_x_reg[2]_13\(0)
    );
\life_control[2]_i_366\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \life_control_reg[2]_i_272\(2),
      I2 => \life_control_reg[2]_i_272\(3),
      I3 => \^q\(3),
      O => \sprite_x_reg[2]_4\(1)
    );
\life_control[2]_i_367\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \life_control_reg[2]_i_272\(0),
      I2 => \life_control_reg[2]_i_272\(1),
      I3 => \^q\(1),
      O => \sprite_x_reg[2]_4\(0)
    );
\life_control[2]_i_370\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \life_control_reg[2]_i_272\(2),
      I2 => \^q\(3),
      I3 => \life_control_reg[2]_i_272\(3),
      O => \sprite_x_reg[2]_3\(1)
    );
\life_control[2]_i_371\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \life_control_reg[2]_i_272\(0),
      I2 => \^q\(1),
      I3 => \life_control_reg[2]_i_272\(1),
      O => \sprite_x_reg[2]_3\(0)
    );
\life_control[2]_i_374\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \life_control_reg[2]_i_283\(2),
      I2 => \life_control_reg[2]_i_283\(3),
      I3 => \^q\(3),
      O => \sprite_x_reg[2]_2\(1)
    );
\life_control[2]_i_375\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \life_control_reg[2]_i_283\(0),
      I2 => \life_control_reg[2]_i_283\(1),
      I3 => \^q\(1),
      O => \sprite_x_reg[2]_2\(0)
    );
\life_control[2]_i_378\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \life_control_reg[2]_i_283\(2),
      I2 => \^q\(3),
      I3 => \life_control_reg[2]_i_283\(3),
      O => \sprite_x_reg[2]_1\(1)
    );
\life_control[2]_i_379\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \life_control_reg[2]_i_283\(0),
      I2 => \^q\(1),
      I3 => \life_control_reg[2]_i_283\(1),
      O => \sprite_x_reg[2]_1\(0)
    );
\life_control[2]_i_382\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \life_control_reg[2]_i_292\(2),
      I2 => \life_control_reg[2]_i_292\(3),
      I3 => \^q\(3),
      O => \sprite_x_reg[2]_8\(1)
    );
\life_control[2]_i_383\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \life_control_reg[2]_i_292\(0),
      I2 => \life_control_reg[2]_i_292\(1),
      I3 => \^q\(1),
      O => \sprite_x_reg[2]_8\(0)
    );
\life_control[2]_i_386\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \life_control_reg[2]_i_292\(2),
      I2 => \^q\(3),
      I3 => \life_control_reg[2]_i_292\(3),
      O => \sprite_x_reg[2]_7\(1)
    );
\life_control[2]_i_387\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \life_control_reg[2]_i_292\(0),
      I2 => \^q\(1),
      I3 => \life_control_reg[2]_i_292\(1),
      O => \sprite_x_reg[2]_7\(0)
    );
\life_control[2]_i_407\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \life_control_reg[2]_i_331\(2),
      I2 => \life_control_reg[2]_i_331\(3),
      I3 => \^q\(3),
      O => \sprite_x_reg[2]_10\(1)
    );
\life_control[2]_i_408\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \life_control_reg[2]_i_331\(0),
      I2 => \life_control_reg[2]_i_331\(1),
      I3 => \^q\(1),
      O => \sprite_x_reg[2]_10\(0)
    );
\life_control[2]_i_411\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \life_control_reg[2]_i_331\(2),
      I2 => \^q\(3),
      I3 => \life_control_reg[2]_i_331\(3),
      O => \sprite_x_reg[2]_9\(1)
    );
\life_control[2]_i_412\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \life_control_reg[2]_i_331\(0),
      I2 => \^q\(1),
      I3 => \life_control_reg[2]_i_331\(1),
      O => \sprite_x_reg[2]_9\(0)
    );
\life_control[2]_i_415\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => \life_control_reg[2]_i_396\(2),
      I2 => \life_control_reg[2]_i_396\(3),
      I3 => \^q\(3),
      O => \sprite_x_reg[2]_6\(1)
    );
\life_control[2]_i_416\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \life_control_reg[2]_i_396\(0),
      I2 => \life_control_reg[2]_i_396\(1),
      I3 => \^q\(1),
      O => \sprite_x_reg[2]_6\(0)
    );
\life_control[2]_i_419\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \life_control_reg[2]_i_396\(2),
      I2 => \^q\(3),
      I3 => \life_control_reg[2]_i_396\(3),
      O => \sprite_x_reg[2]_5\(1)
    );
\life_control[2]_i_420\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \life_control_reg[2]_i_396\(0),
      I2 => \^q\(1),
      I3 => \life_control_reg[2]_i_396\(1),
      O => \sprite_x_reg[2]_5\(0)
    );
\life_control[2]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(16),
      O => \life_control[2]_i_44_n_0\
    );
\life_control_reg[2]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \life_control[2]_i_3\(0),
      CO(3 downto 1) => \NLW_life_control_reg[2]_i_11_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_x_reg[15]_1\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_0_in(16),
      O(3 downto 0) => \NLW_life_control_reg[2]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \life_control[2]_i_44_n_0\
    );
\life_control_reg[2]_i_110\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \life_control_reg[2]_i_110_n_0\,
      CO(2) => \life_control_reg[2]_i_110_n_1\,
      CO(1) => \life_control_reg[2]_i_110_n_2\,
      CO(0) => \life_control_reg[2]_i_110_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^q\(6),
      DI(0) => '0',
      O(3 downto 0) => \sprite_x_reg[15]_0\(3 downto 0),
      S(3 downto 2) => \^q\(8 downto 7),
      S(1) => \life_control[2]_i_196_n_0\,
      S(0) => \^q\(5)
    );
\life_control_reg[2]_i_124\: unisim.vcomponents.CARRY4
     port map (
      CI => \life_control[2]_i_68\(0),
      CO(3 downto 1) => \NLW_life_control_reg[2]_i_124_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_x_reg[15]_6\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_0_in(16),
      O(3 downto 0) => \NLW_life_control_reg[2]_i_124_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \life_control[2]_i_216_n_0\
    );
\life_control_reg[2]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \life_control_reg[2]_i_54_n_0\,
      CO(3) => p_0_in(16),
      CO(2) => \NLW_life_control_reg[2]_i_13_CO_UNCONNECTED\(2),
      CO(1) => \life_control_reg[2]_i_13_n_2\,
      CO(0) => \life_control_reg[2]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_life_control_reg[2]_i_13_O_UNCONNECTED\(3),
      O(2 downto 0) => \sprite_x_reg[15]_0\(10 downto 8),
      S(3) => '1',
      S(2 downto 0) => \^shoot_x\(3 downto 1)
    );
\life_control_reg[2]_i_187\: unisim.vcomponents.CARRY4
     port map (
      CI => \life_control[2]_i_83\(0),
      CO(3 downto 1) => \NLW_life_control_reg[2]_i_187_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_x_reg[15]_4\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_0_in(16),
      O(3 downto 0) => \NLW_life_control_reg[2]_i_187_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \life_control[2]_i_322_n_0\
    );
\life_control_reg[2]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \life_control[2]_i_2\(0),
      CO(3 downto 1) => \NLW_life_control_reg[2]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_x_reg[15]_10\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_0_in(16),
      O(3 downto 0) => \NLW_life_control_reg[2]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \life_control[2]_i_14_n_0\
    );
\life_control_reg[2]_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \life_control_reg[2]_i_110_n_0\,
      CO(3) => \life_control_reg[2]_i_54_n_0\,
      CO(2) => \life_control_reg[2]_i_54_n_1\,
      CO(1) => \life_control_reg[2]_i_54_n_2\,
      CO(0) => \life_control_reg[2]_i_54_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sprite_x_reg[15]_0\(7 downto 4),
      S(3) => \^shoot_x\(0),
      S(2 downto 0) => \^q\(11 downto 9)
    );
\life_control_reg[2]_i_64\: unisim.vcomponents.CARRY4
     port map (
      CI => \life_control[2]_i_26\(0),
      CO(3 downto 1) => \NLW_life_control_reg[2]_i_64_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_x_reg[15]_7\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_0_in(16),
      O(3 downto 0) => \NLW_life_control_reg[2]_i_64_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \life_control[2]_i_112_n_0\
    );
\life_control_reg[2]_i_69\: unisim.vcomponents.CARRY4
     port map (
      CI => \life_control[2]_i_27\(0),
      CO(3 downto 1) => \NLW_life_control_reg[2]_i_69_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_x_reg[15]_9\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_0_in(16),
      O(3 downto 0) => \NLW_life_control_reg[2]_i_69_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \life_control[2]_i_129_n_0\
    );
\life_control_reg[2]_i_72\: unisim.vcomponents.CARRY4
     port map (
      CI => \life_control[2]_i_28\(0),
      CO(3 downto 1) => \NLW_life_control_reg[2]_i_72_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_x_reg[15]_8\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_0_in(16),
      O(3 downto 0) => \NLW_life_control_reg[2]_i_72_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \life_control[2]_i_142_n_0\
    );
\life_control_reg[2]_i_76\: unisim.vcomponents.CARRY4
     port map (
      CI => \life_control[2]_i_29\(0),
      CO(3 downto 1) => \NLW_life_control_reg[2]_i_76_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_x_reg[15]_3\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_0_in(16),
      O(3 downto 0) => \NLW_life_control_reg[2]_i_76_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \life_control[2]_i_164_n_0\
    );
\life_control_reg[2]_i_79\: unisim.vcomponents.CARRY4
     port map (
      CI => \life_control[2]_i_30\(0),
      CO(3 downto 1) => \NLW_life_control_reg[2]_i_79_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_x_reg[15]_2\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_0_in(16),
      O(3 downto 0) => \NLW_life_control_reg[2]_i_79_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \life_control[2]_i_170_n_0\
    );
\life_control_reg[2]_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => \life_control[2]_i_31\(0),
      CO(3 downto 1) => \NLW_life_control_reg[2]_i_80_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_x_reg[15]_5\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_0_in(16),
      O(3 downto 0) => \NLW_life_control_reg[2]_i_80_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \life_control[2]_i_172_n_0\
    );
\sprite_x[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E322"
    )
        port map (
      I0 => \sprite_x[10]_i_3_n_0\,
      I1 => \^q\(0),
      I2 => \sprite_x[11]_i_4_n_0\,
      I3 => \sprite_x[11]_i_5_n_0\,
      O => p_1_in(0)
    );
\sprite_x[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005D5D005D5D5D5D"
    )
        port map (
      I0 => \sprite_x[11]_i_5_n_0\,
      I1 => \sprite_x_reg[11]_i_6_n_6\,
      I2 => \sprite_x[11]_i_4_n_0\,
      I3 => \^q\(10),
      I4 => \sprite_x[10]_i_2_n_0\,
      I5 => \sprite_x[10]_i_3_n_0\,
      O => p_1_in(10)
    );
\sprite_x[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      I2 => \sprite_x[8]_i_4__18_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(7),
      O => \sprite_x[10]_i_2_n_0\
    );
\sprite_x[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002AAAA00000000"
    )
        port map (
      I0 => btn2,
      I1 => \sprite_x[8]_i_3_n_0\,
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(10),
      I5 => \sprite_x[11]_i_11_n_0\,
      O => \sprite_x[10]_i_3_n_0\
    );
\sprite_x[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2FF"
    )
        port map (
      I0 => btn3,
      I1 => \sprite_x[11]_i_4_n_0\,
      I2 => \^q\(0),
      I3 => \sprite_x[11]_i_5_n_0\,
      O => \sprite_x[11]_i_1_n_0\
    );
\sprite_x[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(10),
      I4 => btn2,
      I5 => \sprite_x[8]_i_3_n_0\,
      O => \sprite_x[11]_i_10_n_0\
    );
\sprite_x[11]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^shoot_x\(0),
      I2 => \^shoot_x\(1),
      I3 => \^shoot_x\(2),
      I4 => \^shoot_x\(3),
      O => \sprite_x[11]_i_11_n_0\
    );
\sprite_x[11]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^shoot_x\(0),
      O => \sprite_x[11]_i_12_n_0\
    );
\sprite_x[11]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      O => \sprite_x[11]_i_13_n_0\
    );
\sprite_x[11]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \sprite_x[11]_i_14_n_0\
    );
\sprite_x[11]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \sprite_x[11]_i_15_n_0\
    );
\sprite_x[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sprite_x_reg[11]_i_6_n_5\,
      I1 => \sprite_x[11]_i_7_n_0\,
      O => p_1_in(11)
    );
\sprite_x[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \sprite_x[11]_i_8_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(9),
      I3 => \^q\(8),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \sprite_x[11]_i_4_n_0\
    );
\sprite_x[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5455"
    )
        port map (
      I0 => \sprite_x[10]_i_3_n_0\,
      I1 => \sprite_x[11]_i_9_n_0\,
      I2 => \sprite_x[11]_i_10_n_0\,
      I3 => \sprite_x[11]_i_11_n_0\,
      O => \sprite_x[11]_i_5_n_0\
    );
\sprite_x[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sprite_x[11]_i_4_n_0\,
      I1 => \sprite_x[11]_i_5_n_0\,
      O => \sprite_x[11]_i_7_n_0\
    );
\sprite_x[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \sprite_x[11]_i_11_n_0\,
      I1 => \^q\(7),
      I2 => \^q\(6),
      I3 => \^q\(10),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \sprite_x[11]_i_8_n_0\
    );
\sprite_x[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(3),
      O => \sprite_x[11]_i_9_n_0\
    );
\sprite_x[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sprite_x_reg[11]_i_6_n_4\,
      I1 => \sprite_x[11]_i_4_n_0\,
      O => \sprite_x[12]_i_1_n_0\
    );
\sprite_x[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sprite_x_reg[15]_i_3_n_7\,
      I1 => \sprite_x[11]_i_4_n_0\,
      O => \sprite_x[13]_i_1_n_0\
    );
\sprite_x[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sprite_x_reg[15]_i_3_n_6\,
      I1 => \sprite_x[11]_i_4_n_0\,
      O => \sprite_x[14]_i_1_n_0\
    );
\sprite_x[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sprite_x[11]_i_5_n_0\,
      O => \sprite_x[15]_i_1_n_0\
    );
\sprite_x[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sprite_x_reg[15]_i_3_n_5\,
      I1 => \sprite_x[11]_i_4_n_0\,
      O => \sprite_x[15]_i_2_n_0\
    );
\sprite_x[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^shoot_x\(3),
      O => \sprite_x[15]_i_4_n_0\
    );
\sprite_x[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^shoot_x\(2),
      O => \sprite_x[15]_i_5_n_0\
    );
\sprite_x[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^shoot_x\(1),
      O => \sprite_x[15]_i_6_n_0\
    );
\sprite_x[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FFFF4040404040"
    )
        port map (
      I0 => \sprite_x[11]_i_4_n_0\,
      I1 => \sprite_x_reg[4]_i_2_n_7\,
      I2 => \sprite_x[11]_i_5_n_0\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \sprite_x[10]_i_3_n_0\,
      O => p_1_in(1)
    );
\sprite_x[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4040FF40404040"
    )
        port map (
      I0 => \sprite_x[11]_i_4_n_0\,
      I1 => \sprite_x_reg[4]_i_2_n_6\,
      I2 => \sprite_x[11]_i_5_n_0\,
      I3 => \^q\(2),
      I4 => \sprite_x[2]_i_2_n_0\,
      I5 => \sprite_x[10]_i_3_n_0\,
      O => p_1_in(2)
    );
\sprite_x[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \sprite_x[2]_i_2_n_0\
    );
\sprite_x[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44F4444"
    )
        port map (
      I0 => \sprite_x[11]_i_7_n_0\,
      I1 => \sprite_x_reg[4]_i_2_n_5\,
      I2 => \^q\(3),
      I3 => \sprite_x[3]_i_2_n_0\,
      I4 => \sprite_x[10]_i_3_n_0\,
      O => p_1_in(3)
    );
\sprite_x[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \sprite_x[3]_i_2_n_0\
    );
\sprite_x[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44F4444"
    )
        port map (
      I0 => \sprite_x[11]_i_7_n_0\,
      I1 => \sprite_x_reg[4]_i_2_n_4\,
      I2 => \^q\(4),
      I3 => \sprite_x[4]_i_3__29_n_0\,
      I4 => \sprite_x[10]_i_3_n_0\,
      O => p_1_in(4)
    );
\sprite_x[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => S(2)
    );
\sprite_x[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => S(1)
    );
\sprite_x[4]_i_3__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \sprite_x[4]_i_3__29_n_0\
    );
\sprite_x[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => S(0)
    );
\sprite_x[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \sprite_x[4]_i_4__0_n_0\
    );
\sprite_x[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => \sprite_x[4]_i_5_n_0\
    );
\sprite_x[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \sprite_x[4]_i_6_n_0\
    );
\sprite_x[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \sprite_x[4]_i_7_n_0\
    );
\sprite_x[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44444F4"
    )
        port map (
      I0 => \sprite_x[11]_i_7_n_0\,
      I1 => \sprite_x_reg[8]_i_2_n_7\,
      I2 => \sprite_x[10]_i_3_n_0\,
      I3 => \^q\(5),
      I4 => \sprite_x[5]_i_2_n_0\,
      O => p_1_in(5)
    );
\sprite_x[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => \sprite_x[5]_i_2_n_0\
    );
\sprite_x[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D700D7D7D7D7"
    )
        port map (
      I0 => \sprite_x[10]_i_3_n_0\,
      I1 => \^q\(6),
      I2 => \sprite_x[8]_i_4__18_n_0\,
      I3 => \sprite_x_reg[8]_i_2_n_6\,
      I4 => \sprite_x[11]_i_4_n_0\,
      I5 => \sprite_x[11]_i_5_n_0\,
      O => p_1_in(6)
    );
\sprite_x[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AA"
    )
        port map (
      I0 => \sprite_x[7]_i_2_n_0\,
      I1 => \sprite_x_reg[8]_i_2_n_5\,
      I2 => \sprite_x[11]_i_4_n_0\,
      I3 => \sprite_x[11]_i_5_n_0\,
      O => p_1_in(7)
    );
\sprite_x[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2FF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \sprite_x[8]_i_4__18_n_0\,
      I2 => \^q\(7),
      I3 => \sprite_x[10]_i_3_n_0\,
      O => \sprite_x[7]_i_2_n_0\
    );
\sprite_x[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F44FF444444444"
    )
        port map (
      I0 => \sprite_x[11]_i_7_n_0\,
      I1 => \sprite_x_reg[8]_i_2_n_4\,
      I2 => \^q\(8),
      I3 => \sprite_x[8]_i_3_n_0\,
      I4 => \sprite_x[8]_i_4__18_n_0\,
      I5 => \sprite_x[10]_i_3_n_0\,
      O => p_1_in(8)
    );
\sprite_x[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      O => \sprite_x[8]_i_3_n_0\
    );
\sprite_x[8]_i_4__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \sprite_x[8]_i_4__18_n_0\
    );
\sprite_x[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \sprite_x[8]_i_5_n_0\
    );
\sprite_x[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      O => \sprite_x[8]_i_6_n_0\
    );
\sprite_x[8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => \sprite_x[8]_i_7_n_0\
    );
\sprite_x[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      O => \sprite_x[8]_i_8_n_0\
    );
\sprite_x[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4040FF40404040"
    )
        port map (
      I0 => \sprite_x[11]_i_4_n_0\,
      I1 => \sprite_x_reg[11]_i_6_n_7\,
      I2 => \sprite_x[11]_i_5_n_0\,
      I3 => \sprite_x[9]_i_2_n_0\,
      I4 => \^q\(9),
      I5 => \sprite_x[10]_i_3_n_0\,
      O => p_1_in(9)
    );
\sprite_x[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \sprite_x[8]_i_4__18_n_0\,
      I3 => \^q\(8),
      O => \sprite_x[9]_i_2_n_0\
    );
\sprite_x_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => \sprite_x[11]_i_1_n_0\,
      D => p_1_in(0),
      Q => \^q\(0),
      R => '0'
    );
\sprite_x_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => \sprite_x[11]_i_1_n_0\,
      D => p_1_in(10),
      Q => \^q\(10),
      R => '0'
    );
\sprite_x_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => \sprite_x[11]_i_1_n_0\,
      D => p_1_in(11),
      Q => \^q\(11),
      R => '0'
    );
\sprite_x_reg[11]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[8]_i_2_n_0\,
      CO(3) => \sprite_x_reg[11]_i_6_n_0\,
      CO(2) => \sprite_x_reg[11]_i_6_n_1\,
      CO(1) => \sprite_x_reg[11]_i_6_n_2\,
      CO(0) => \sprite_x_reg[11]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \^shoot_x\(0),
      DI(2 downto 0) => \^q\(11 downto 9),
      O(3) => \sprite_x_reg[11]_i_6_n_4\,
      O(2) => \sprite_x_reg[11]_i_6_n_5\,
      O(1) => \sprite_x_reg[11]_i_6_n_6\,
      O(0) => \sprite_x_reg[11]_i_6_n_7\,
      S(3) => \sprite_x[11]_i_12_n_0\,
      S(2) => \sprite_x[11]_i_13_n_0\,
      S(1) => \sprite_x[11]_i_14_n_0\,
      S(0) => \sprite_x[11]_i_15_n_0\
    );
\sprite_x_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => \sprite_x[11]_i_1_n_0\,
      D => \sprite_x[12]_i_1_n_0\,
      Q => \^shoot_x\(0),
      R => \sprite_x[15]_i_1_n_0\
    );
\sprite_x_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => \sprite_x[11]_i_1_n_0\,
      D => \sprite_x[13]_i_1_n_0\,
      Q => \^shoot_x\(1),
      R => \sprite_x[15]_i_1_n_0\
    );
\sprite_x_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => \sprite_x[11]_i_1_n_0\,
      D => \sprite_x[14]_i_1_n_0\,
      Q => \^shoot_x\(2),
      R => \sprite_x[15]_i_1_n_0\
    );
\sprite_x_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => \sprite_x[11]_i_1_n_0\,
      D => \sprite_x[15]_i_2_n_0\,
      Q => \^shoot_x\(3),
      R => \sprite_x[15]_i_1_n_0\
    );
\sprite_x_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[11]_i_6_n_0\,
      CO(3 downto 2) => \NLW_sprite_x_reg[15]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sprite_x_reg[15]_i_3_n_2\,
      CO(0) => \sprite_x_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^shoot_x\(2 downto 1),
      O(3) => \NLW_sprite_x_reg[15]_i_3_O_UNCONNECTED\(3),
      O(2) => \sprite_x_reg[15]_i_3_n_5\,
      O(1) => \sprite_x_reg[15]_i_3_n_6\,
      O(0) => \sprite_x_reg[15]_i_3_n_7\,
      S(3) => '0',
      S(2) => \sprite_x[15]_i_4_n_0\,
      S(1) => \sprite_x[15]_i_5_n_0\,
      S(0) => \sprite_x[15]_i_6_n_0\
    );
\sprite_x_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => \sprite_x[11]_i_1_n_0\,
      D => p_1_in(1),
      Q => \^q\(1),
      R => '0'
    );
\sprite_x_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => \sprite_x[11]_i_1_n_0\,
      D => p_1_in(2),
      Q => \^q\(2),
      R => '0'
    );
\sprite_x_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => \sprite_x[11]_i_1_n_0\,
      D => p_1_in(3),
      Q => \^q\(3),
      R => '0'
    );
\sprite_x_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => \sprite_x[11]_i_1_n_0\,
      D => p_1_in(4),
      Q => \^q\(4),
      R => '0'
    );
\sprite_x_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[4]_i_2_n_0\,
      CO(2) => \sprite_x_reg[4]_i_2_n_1\,
      CO(1) => \sprite_x_reg[4]_i_2_n_2\,
      CO(0) => \sprite_x_reg[4]_i_2_n_3\,
      CYINIT => \^q\(0),
      DI(3 downto 0) => \^q\(4 downto 1),
      O(3) => \sprite_x_reg[4]_i_2_n_4\,
      O(2) => \sprite_x_reg[4]_i_2_n_5\,
      O(1) => \sprite_x_reg[4]_i_2_n_6\,
      O(0) => \sprite_x_reg[4]_i_2_n_7\,
      S(3) => \sprite_x[4]_i_4__0_n_0\,
      S(2) => \sprite_x[4]_i_5_n_0\,
      S(1) => \sprite_x[4]_i_6_n_0\,
      S(0) => \sprite_x[4]_i_7_n_0\
    );
\sprite_x_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => \sprite_x[11]_i_1_n_0\,
      D => p_1_in(5),
      Q => \^q\(5),
      R => '0'
    );
\sprite_x_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => \sprite_x[11]_i_1_n_0\,
      D => p_1_in(6),
      Q => \^q\(6),
      R => '0'
    );
\sprite_x_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => \sprite_x[11]_i_1_n_0\,
      D => p_1_in(7),
      Q => \^q\(7),
      R => '0'
    );
\sprite_x_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => \sprite_x[11]_i_1_n_0\,
      D => p_1_in(8),
      Q => \^q\(8),
      R => '0'
    );
\sprite_x_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[4]_i_2_n_0\,
      CO(3) => \sprite_x_reg[8]_i_2_n_0\,
      CO(2) => \sprite_x_reg[8]_i_2_n_1\,
      CO(1) => \sprite_x_reg[8]_i_2_n_2\,
      CO(0) => \sprite_x_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(8 downto 5),
      O(3) => \sprite_x_reg[8]_i_2_n_4\,
      O(2) => \sprite_x_reg[8]_i_2_n_5\,
      O(1) => \sprite_x_reg[8]_i_2_n_6\,
      O(0) => \sprite_x_reg[8]_i_2_n_7\,
      S(3) => \sprite_x[8]_i_5_n_0\,
      S(2) => \sprite_x[8]_i_6_n_0\,
      S(1) => \sprite_x[8]_i_7_n_0\,
      S(0) => \sprite_x[8]_i_8_n_0\
    );
\sprite_x_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => \sprite_x[11]_i_1_n_0\,
      D => p_1_in(9),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_sprite_compositor_6 is
  port (
    \sprite_y_reg[0]_0\ : out STD_LOGIC;
    \sprite_y_reg[1]_0\ : out STD_LOGIC;
    \sprite_y_reg[2]_0\ : out STD_LOGIC;
    \sprite_y_reg[3]_0\ : out STD_LOGIC;
    \sprite_y_reg[4]_0\ : out STD_LOGIC;
    \sprite_y_reg[5]_0\ : out STD_LOGIC;
    \sprite_y_reg[6]_0\ : out STD_LOGIC;
    \sprite_y_reg[7]_0\ : out STD_LOGIC;
    \sprite_y_reg[8]_0\ : out STD_LOGIC;
    \sprite_y_reg[9]_0\ : out STD_LOGIC;
    \sprite_y_reg[10]_0\ : out STD_LOGIC;
    \sprite_y_reg[11]_0\ : out STD_LOGIC;
    \sprite_y_reg[12]_0\ : out STD_LOGIC;
    \sprite_y_reg[13]_0\ : out STD_LOGIC;
    \sprite_y_reg[14]_0\ : out STD_LOGIC;
    \sprite_y_reg[15]_0\ : out STD_LOGIC;
    finish : out STD_LOGIC;
    \sprite_y_reg[6]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_x_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cnt_reg : out STD_LOGIC;
    notcollision_reg : out STD_LOGIC;
    \sprite_x_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[15]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[14]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[7]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[15]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[7]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[15]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[14]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[7]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[15]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[14]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[7]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[14]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[14]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[15]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[7]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[14]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[14]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[15]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[7]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[14]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[14]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[15]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[7]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[14]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[14]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[15]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[7]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[14]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[14]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[15]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[7]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[14]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[14]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[15]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[7]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[14]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[14]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[15]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[7]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[14]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[14]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[15]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_8\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[7]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[14]_20\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[14]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[15]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[7]_14\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[7]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[15]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[7]_16\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[7]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[15]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sw_1_sp_1 : out STD_LOGIC;
    \sprite_y_reg[14]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[7]_18\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[7]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[15]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[3]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[7]_20\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[15]_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[10]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[14]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v_sync : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \bias_reg[3]_i_2471_0\ : in STD_LOGIC;
    \bias_reg[3]_i_2471_1\ : in STD_LOGIC;
    \bias_reg[3]_i_1106_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    btn1 : in STD_LOGIC;
    sprite_e1_x : in STD_LOGIC_VECTOR ( 15 downto 0 );
    notcollision_reg_i_19 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    notcollision_reg_i_3_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    notcollision_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    notcollision_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    score_e1 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    notcollision : in STD_LOGIC;
    \notcollision_reg_i_5__0_0\ : in STD_LOGIC;
    \notcollision_reg_i_5__0_1\ : in STD_LOGIC;
    \notcollision_reg_i_5__0_2\ : in STD_LOGIC;
    \notcollision_reg_i_5__0_3\ : in STD_LOGIC;
    \notcollision_reg_i_19__0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \notcollision_reg_i_5__0_4\ : in STD_LOGIC;
    \notcollision_reg_i_2__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \notcollision_reg_i_5__0_5\ : in STD_LOGIC;
    \notcollision_reg_i_2__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_2__0_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \notcollision_reg_i_3__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_3__0_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cnt_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_2__0_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cnt_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_e3_x : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \notcollision_reg_i_19__1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \notcollision_reg_i_3__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_3__1_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cnt_reg_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_2__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cnt_reg_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_5__2_0\ : in STD_LOGIC;
    \notcollision_reg_i_5__2_1\ : in STD_LOGIC;
    \notcollision_reg_i_5__2_2\ : in STD_LOGIC;
    \notcollision_reg_i_5__2_3\ : in STD_LOGIC;
    \notcollision_reg_i_19__2\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \notcollision_reg_i_5__2_4\ : in STD_LOGIC;
    \notcollision_reg_i_2__2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \notcollision_reg_i_5__2_5\ : in STD_LOGIC;
    \notcollision_reg_i_2__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_2__2_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \notcollision_reg_i_3__2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_3__2_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cnt_reg_4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_2__2_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cnt_reg_5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_e5_x : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \notcollision_reg_i_19__3\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \notcollision_reg_i_3__3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_3__3_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cnt_reg_6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_2__3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cnt_reg_7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    notcollision_reg_i_8_0 : in STD_LOGIC;
    notcollision_reg_i_8_1 : in STD_LOGIC;
    notcollision_reg_i_8_2 : in STD_LOGIC;
    notcollision_reg_i_8_3 : in STD_LOGIC;
    notcollision_reg_i_8_4 : in STD_LOGIC;
    \notcollision_reg_i_3__4_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    notcollision_reg_i_8_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_3__4_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_3__4_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_5__4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_5__4_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \notcollision_reg_i_3__4_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cnt_reg_8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_2__4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__4_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__4_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cnt_reg_9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_3__5_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \notcollision_reg_i_5__5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_5__5_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_5__5_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \notcollision_reg_i_3__5_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cnt_reg_10 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_2__5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__5_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__5_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cnt_reg_11 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_8__1_0\ : in STD_LOGIC;
    \notcollision_reg_i_8__1_1\ : in STD_LOGIC;
    \notcollision_reg_i_8__1_2\ : in STD_LOGIC;
    \notcollision_reg_i_8__1_3\ : in STD_LOGIC;
    \notcollision_reg_i_8__1_4\ : in STD_LOGIC;
    \notcollision_reg_i_3__6_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \notcollision_reg_i_8__1_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_3__6_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_3__6_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \notcollision_reg_i_5__6_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_5__6_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_5__6_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \notcollision_reg_i_3__6_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cnt_reg_12 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_2__6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__6_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cnt_reg_13 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_8__2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_3__7_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \notcollision_reg_i_5__7_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_5__7_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_5__7_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \notcollision_reg_i_3__7_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cnt_reg_14 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_2__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__7_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__7_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cnt_reg_15 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_8__3_0\ : in STD_LOGIC;
    \notcollision_reg_i_8__3_1\ : in STD_LOGIC;
    \notcollision_reg_i_8__3_2\ : in STD_LOGIC;
    \notcollision_reg_i_8__3_3\ : in STD_LOGIC;
    \notcollision_reg_i_8__3_4\ : in STD_LOGIC;
    \notcollision_reg_i_3__8_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \notcollision_reg_i_8__3_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_3__8_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_3__8_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \notcollision_reg_i_5__8_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_5__8_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_5__8_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \notcollision_reg_i_3__8_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cnt_reg_16 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_2__8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__8_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__8_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cnt_reg_17 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_8__4_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_3__9_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \notcollision_reg_i_5__9_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_5__9_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_5__9_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \notcollision_reg_i_3__9_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cnt_reg_18 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_2__9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__9_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__9_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cnt_reg_19 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_8__5_0\ : in STD_LOGIC;
    \notcollision_reg_i_8__5_1\ : in STD_LOGIC;
    \notcollision_reg_i_8__5_2\ : in STD_LOGIC;
    \notcollision_reg_i_8__5_3\ : in STD_LOGIC;
    \notcollision_reg_i_8__5_4\ : in STD_LOGIC;
    \notcollision_reg_i_3__10_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \notcollision_reg_i_8__5_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_3__10_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_3__10_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \notcollision_reg_i_5__10_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_5__10_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_5__10_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \notcollision_reg_i_3__10_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cnt_reg_20 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_2__10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__10_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__10_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cnt_reg_21 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_8__6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_3__11_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \notcollision_reg_i_5__11_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_5__11_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_5__11_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \notcollision_reg_i_3__11_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cnt_reg_22 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_2__11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__11_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__11_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cnt_reg_23 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_8__7_0\ : in STD_LOGIC;
    \notcollision_reg_i_8__7_1\ : in STD_LOGIC;
    \notcollision_reg_i_8__7_2\ : in STD_LOGIC;
    \notcollision_reg_i_8__7_3\ : in STD_LOGIC;
    \notcollision_reg_i_8__7_4\ : in STD_LOGIC;
    \notcollision_reg_i_3__12_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \notcollision_reg_i_8__7_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_3__12_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_3__12_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \notcollision_reg_i_5__12_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_5__12_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_5__12_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \notcollision_reg_i_3__12_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cnt_reg_24 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg_i_2__12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__12_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__12_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cnt_reg_25 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg[1]_i_6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg[1]_i_3_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \notcollision_reg[1]_i_15_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg[1]_i_15_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg[1]_i_15_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \notcollision_reg[1]_i_3_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \notcollision_reg[1]_i_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg[1]_i_5_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \notcollision_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg[1]_i_5__0_0\ : in STD_LOGIC;
    \notcollision_reg[1]_i_5__0_1\ : in STD_LOGIC;
    \notcollision_reg[1]_i_5__0_2\ : in STD_LOGIC;
    \notcollision_reg[1]_i_5__0_3\ : in STD_LOGIC;
    \notcollision_reg[1]_i_2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \notcollision_reg[1]_i_5__0_4\ : in STD_LOGIC;
    \notcollision_reg[1]_i_5__0_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg[1]_i_2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg[1]_i_2_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \notcollision_reg[1]_i_14_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg[1]_i_14_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg[1]_i_14_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \notcollision_reg[1]_i_2_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg[0]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \notcollision_reg[1]_i_3__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg[1]_i_4__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \notcollision_reg[0]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg[1]_i_3__1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \notcollision_reg[1]_i_10_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg[1]_i_19_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg[1]_i_19_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg[1]_i_19_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \notcollision_reg[1]_i_3__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg[1]_i_19_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg[1]_i_19_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sw : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cnt_reg_26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg[1]_i_10__0_0\ : in STD_LOGIC;
    \notcollision_reg[1]_i_10__0_1\ : in STD_LOGIC;
    \notcollision_reg[1]_i_10__0_2\ : in STD_LOGIC;
    \notcollision_reg[1]_i_10__0_3\ : in STD_LOGIC;
    \notcollision_reg[1]_i_10__0_4\ : in STD_LOGIC;
    \notcollision_reg[1]_i_3__2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \notcollision_reg[1]_i_10__0_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg[1]_i_3__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg[1]_i_3__2_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \notcollision_reg[1]_i_19__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg[1]_i_19__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg[1]_i_19__0_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \notcollision_reg[1]_i_3__2_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg[1]_i_3__2_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg[0]_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \notcollision_reg[1]_i_19__0_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \notcollision_reg[1]_i_19__0_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg[1]_i_5__3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shoot_x : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \notcollision_reg[1]_i_14__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg[1]_i_14__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg[1]_i_14__0_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \notcollision_reg[1]_i_2__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \notcollision_reg[0]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg[0]_7\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \notcollision_reg[1]_i_3__3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg[1]_i_4__3_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \notcollision_reg[0]_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1108\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1117\ : in STD_LOGIC;
    \bias_reg[3]_i_1117_0\ : in STD_LOGIC;
    \sprite_x_reg[15]_i_3__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    finish_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_1801_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1801_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1106_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_632_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_301\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2462\ : in STD_LOGIC;
    \bias_reg[3]_i_2462_0\ : in STD_LOGIC;
    \sprite_x_reg[12]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \sprite_x_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[15]_16\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_sprite_compositor_6 : entity is "sprite_compositor_6";
end design_1_HDMI_TOP_0_0_sprite_compositor_6;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_sprite_compositor_6 is
  signal \bias[3]_i_1806_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1807_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1808_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1809_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2476_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2477_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2478_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2479_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2914_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2915_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2916_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2917_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1106_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1106_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1106_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1106_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1801_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1801_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1801_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1801_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2471_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2471_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2471_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2471_n_3\ : STD_LOGIC;
  signal \enemy1/notcollision1\ : STD_LOGIC;
  signal \enemy1/notcollision25_in\ : STD_LOGIC;
  signal \notcollision[1]_i_10__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_10__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_10_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_11_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_14__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_15__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_16__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_17__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_18__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_22__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_22__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_22__2_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_22_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_23__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_23__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_23__2_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_23__3_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_23_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_24__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_24__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_24__2_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_24__3_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_24_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_25__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_25__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_25__2_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_25__3_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_25_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_26__2_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_26__3_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_26_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_27__2_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_27__3_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_28__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_29__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_29__2_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_30__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_30__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_31__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_31__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_31__2_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_31_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_32__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_32__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_32__2_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_32__3_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_32_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_33__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_33__3_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_33_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_34__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_34__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_34__2_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_34__3_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_34_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_35__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_35__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_35__2_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_35__3_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_35_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_36__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_36__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_36_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_37__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_37__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_37__2_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_37__3_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_37_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_38__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_38__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_38__2_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_38__3_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_38_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_39__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_39__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_39_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_40__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_40__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_40__2_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_40_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_41__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_41__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_41__2_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_41__3_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_41_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_42__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_42__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_42__2_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_42__3_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_42_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_43__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_43__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_43__2_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_43__3_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_43_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_44__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_44__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_44_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_46__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_46__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_47__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_47__2_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_48__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_50__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_50__2_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_52__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_52__2_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_53__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_53__2_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_6__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_6__2_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_7__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_7__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_7__2_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_7__3_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_8__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_8__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_8__2_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_8__3_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_8_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_9__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_9__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_9__2_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_9__3_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_9_n_0\ : STD_LOGIC;
  signal \notcollision_i_10__10_n_0\ : STD_LOGIC;
  signal \notcollision_i_10__11_n_0\ : STD_LOGIC;
  signal \notcollision_i_10__12_n_0\ : STD_LOGIC;
  signal \notcollision_i_10__4_n_0\ : STD_LOGIC;
  signal \notcollision_i_10__5_n_0\ : STD_LOGIC;
  signal \notcollision_i_10__6_n_0\ : STD_LOGIC;
  signal \notcollision_i_10__7_n_0\ : STD_LOGIC;
  signal \notcollision_i_10__8_n_0\ : STD_LOGIC;
  signal \notcollision_i_10__9_n_0\ : STD_LOGIC;
  signal \notcollision_i_11__10_n_0\ : STD_LOGIC;
  signal \notcollision_i_11__11_n_0\ : STD_LOGIC;
  signal \notcollision_i_11__12_n_0\ : STD_LOGIC;
  signal \notcollision_i_11__4_n_0\ : STD_LOGIC;
  signal \notcollision_i_11__5_n_0\ : STD_LOGIC;
  signal \notcollision_i_11__6_n_0\ : STD_LOGIC;
  signal \notcollision_i_11__7_n_0\ : STD_LOGIC;
  signal \notcollision_i_11__8_n_0\ : STD_LOGIC;
  signal \notcollision_i_11__9_n_0\ : STD_LOGIC;
  signal \notcollision_i_12__10_n_0\ : STD_LOGIC;
  signal \notcollision_i_12__11_n_0\ : STD_LOGIC;
  signal \notcollision_i_12__12_n_0\ : STD_LOGIC;
  signal \notcollision_i_12__4_n_0\ : STD_LOGIC;
  signal \notcollision_i_12__5_n_0\ : STD_LOGIC;
  signal \notcollision_i_12__6_n_0\ : STD_LOGIC;
  signal \notcollision_i_12__7_n_0\ : STD_LOGIC;
  signal \notcollision_i_12__8_n_0\ : STD_LOGIC;
  signal \notcollision_i_12__9_n_0\ : STD_LOGIC;
  signal \notcollision_i_22__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_22__1_n_0\ : STD_LOGIC;
  signal \notcollision_i_22__2_n_0\ : STD_LOGIC;
  signal \notcollision_i_22__3_n_0\ : STD_LOGIC;
  signal notcollision_i_22_n_0 : STD_LOGIC;
  signal \notcollision_i_23__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_23__10_n_0\ : STD_LOGIC;
  signal \notcollision_i_23__11_n_0\ : STD_LOGIC;
  signal \notcollision_i_23__12_n_0\ : STD_LOGIC;
  signal \notcollision_i_23__1_n_0\ : STD_LOGIC;
  signal \notcollision_i_23__2_n_0\ : STD_LOGIC;
  signal \notcollision_i_23__3_n_0\ : STD_LOGIC;
  signal \notcollision_i_23__4_n_0\ : STD_LOGIC;
  signal \notcollision_i_23__5_n_0\ : STD_LOGIC;
  signal \notcollision_i_23__6_n_0\ : STD_LOGIC;
  signal \notcollision_i_23__7_n_0\ : STD_LOGIC;
  signal \notcollision_i_23__8_n_0\ : STD_LOGIC;
  signal \notcollision_i_23__9_n_0\ : STD_LOGIC;
  signal notcollision_i_23_n_0 : STD_LOGIC;
  signal \notcollision_i_24__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_24__10_n_0\ : STD_LOGIC;
  signal \notcollision_i_24__11_n_0\ : STD_LOGIC;
  signal \notcollision_i_24__12_n_0\ : STD_LOGIC;
  signal \notcollision_i_24__1_n_0\ : STD_LOGIC;
  signal \notcollision_i_24__2_n_0\ : STD_LOGIC;
  signal \notcollision_i_24__3_n_0\ : STD_LOGIC;
  signal \notcollision_i_24__4_n_0\ : STD_LOGIC;
  signal \notcollision_i_24__5_n_0\ : STD_LOGIC;
  signal \notcollision_i_24__6_n_0\ : STD_LOGIC;
  signal \notcollision_i_24__7_n_0\ : STD_LOGIC;
  signal \notcollision_i_24__8_n_0\ : STD_LOGIC;
  signal \notcollision_i_24__9_n_0\ : STD_LOGIC;
  signal notcollision_i_24_n_0 : STD_LOGIC;
  signal \notcollision_i_25__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_25__10_n_0\ : STD_LOGIC;
  signal \notcollision_i_25__11_n_0\ : STD_LOGIC;
  signal \notcollision_i_25__12_n_0\ : STD_LOGIC;
  signal \notcollision_i_25__1_n_0\ : STD_LOGIC;
  signal \notcollision_i_25__2_n_0\ : STD_LOGIC;
  signal \notcollision_i_25__3_n_0\ : STD_LOGIC;
  signal \notcollision_i_25__4_n_0\ : STD_LOGIC;
  signal \notcollision_i_25__5_n_0\ : STD_LOGIC;
  signal \notcollision_i_25__6_n_0\ : STD_LOGIC;
  signal \notcollision_i_25__7_n_0\ : STD_LOGIC;
  signal \notcollision_i_25__8_n_0\ : STD_LOGIC;
  signal \notcollision_i_25__9_n_0\ : STD_LOGIC;
  signal notcollision_i_25_n_0 : STD_LOGIC;
  signal \notcollision_i_26__10_n_0\ : STD_LOGIC;
  signal \notcollision_i_26__11_n_0\ : STD_LOGIC;
  signal \notcollision_i_26__12_n_0\ : STD_LOGIC;
  signal \notcollision_i_26__4_n_0\ : STD_LOGIC;
  signal \notcollision_i_26__5_n_0\ : STD_LOGIC;
  signal \notcollision_i_26__6_n_0\ : STD_LOGIC;
  signal \notcollision_i_26__7_n_0\ : STD_LOGIC;
  signal \notcollision_i_26__8_n_0\ : STD_LOGIC;
  signal \notcollision_i_26__9_n_0\ : STD_LOGIC;
  signal \notcollision_i_27__10_n_0\ : STD_LOGIC;
  signal \notcollision_i_27__11_n_0\ : STD_LOGIC;
  signal \notcollision_i_27__12_n_0\ : STD_LOGIC;
  signal \notcollision_i_27__4_n_0\ : STD_LOGIC;
  signal \notcollision_i_27__5_n_0\ : STD_LOGIC;
  signal \notcollision_i_27__6_n_0\ : STD_LOGIC;
  signal \notcollision_i_27__7_n_0\ : STD_LOGIC;
  signal \notcollision_i_27__8_n_0\ : STD_LOGIC;
  signal \notcollision_i_27__9_n_0\ : STD_LOGIC;
  signal \notcollision_i_28__10_n_0\ : STD_LOGIC;
  signal \notcollision_i_28__11_n_0\ : STD_LOGIC;
  signal \notcollision_i_28__12_n_0\ : STD_LOGIC;
  signal \notcollision_i_28__4_n_0\ : STD_LOGIC;
  signal \notcollision_i_28__5_n_0\ : STD_LOGIC;
  signal \notcollision_i_28__6_n_0\ : STD_LOGIC;
  signal \notcollision_i_28__7_n_0\ : STD_LOGIC;
  signal \notcollision_i_28__8_n_0\ : STD_LOGIC;
  signal \notcollision_i_28__9_n_0\ : STD_LOGIC;
  signal \notcollision_i_29__10_n_0\ : STD_LOGIC;
  signal \notcollision_i_29__11_n_0\ : STD_LOGIC;
  signal \notcollision_i_29__12_n_0\ : STD_LOGIC;
  signal \notcollision_i_29__4_n_0\ : STD_LOGIC;
  signal \notcollision_i_29__5_n_0\ : STD_LOGIC;
  signal \notcollision_i_29__6_n_0\ : STD_LOGIC;
  signal \notcollision_i_29__7_n_0\ : STD_LOGIC;
  signal \notcollision_i_29__8_n_0\ : STD_LOGIC;
  signal \notcollision_i_29__9_n_0\ : STD_LOGIC;
  signal \notcollision_i_30__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_30__10_n_0\ : STD_LOGIC;
  signal \notcollision_i_30__11_n_0\ : STD_LOGIC;
  signal \notcollision_i_30__12_n_0\ : STD_LOGIC;
  signal \notcollision_i_30__1_n_0\ : STD_LOGIC;
  signal \notcollision_i_30__2_n_0\ : STD_LOGIC;
  signal \notcollision_i_30__3_n_0\ : STD_LOGIC;
  signal \notcollision_i_30__4_n_0\ : STD_LOGIC;
  signal \notcollision_i_30__5_n_0\ : STD_LOGIC;
  signal \notcollision_i_30__6_n_0\ : STD_LOGIC;
  signal \notcollision_i_30__7_n_0\ : STD_LOGIC;
  signal \notcollision_i_30__8_n_0\ : STD_LOGIC;
  signal \notcollision_i_30__9_n_0\ : STD_LOGIC;
  signal notcollision_i_30_n_0 : STD_LOGIC;
  signal \notcollision_i_32__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_32__10_n_0\ : STD_LOGIC;
  signal \notcollision_i_32__11_n_0\ : STD_LOGIC;
  signal \notcollision_i_32__12_n_0\ : STD_LOGIC;
  signal \notcollision_i_32__1_n_0\ : STD_LOGIC;
  signal \notcollision_i_32__2_n_0\ : STD_LOGIC;
  signal \notcollision_i_32__3_n_0\ : STD_LOGIC;
  signal \notcollision_i_32__4_n_0\ : STD_LOGIC;
  signal \notcollision_i_32__5_n_0\ : STD_LOGIC;
  signal \notcollision_i_32__6_n_0\ : STD_LOGIC;
  signal \notcollision_i_32__7_n_0\ : STD_LOGIC;
  signal \notcollision_i_32__8_n_0\ : STD_LOGIC;
  signal \notcollision_i_32__9_n_0\ : STD_LOGIC;
  signal notcollision_i_32_n_0 : STD_LOGIC;
  signal \notcollision_i_33__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_33__10_n_0\ : STD_LOGIC;
  signal \notcollision_i_33__11_n_0\ : STD_LOGIC;
  signal \notcollision_i_33__12_n_0\ : STD_LOGIC;
  signal \notcollision_i_33__1_n_0\ : STD_LOGIC;
  signal \notcollision_i_33__2_n_0\ : STD_LOGIC;
  signal \notcollision_i_33__3_n_0\ : STD_LOGIC;
  signal \notcollision_i_33__4_n_0\ : STD_LOGIC;
  signal \notcollision_i_33__5_n_0\ : STD_LOGIC;
  signal \notcollision_i_33__6_n_0\ : STD_LOGIC;
  signal \notcollision_i_33__7_n_0\ : STD_LOGIC;
  signal \notcollision_i_33__8_n_0\ : STD_LOGIC;
  signal \notcollision_i_33__9_n_0\ : STD_LOGIC;
  signal notcollision_i_33_n_0 : STD_LOGIC;
  signal \notcollision_i_34__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_34__1_n_0\ : STD_LOGIC;
  signal \notcollision_i_34__2_n_0\ : STD_LOGIC;
  signal \notcollision_i_34__3_n_0\ : STD_LOGIC;
  signal \notcollision_i_34__4_n_0\ : STD_LOGIC;
  signal \notcollision_i_34__5_n_0\ : STD_LOGIC;
  signal \notcollision_i_34__6_n_0\ : STD_LOGIC;
  signal \notcollision_i_34__7_n_0\ : STD_LOGIC;
  signal notcollision_i_34_n_0 : STD_LOGIC;
  signal \notcollision_i_35__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_35__1_n_0\ : STD_LOGIC;
  signal \notcollision_i_35__2_n_0\ : STD_LOGIC;
  signal \notcollision_i_35__3_n_0\ : STD_LOGIC;
  signal \notcollision_i_35__4_n_0\ : STD_LOGIC;
  signal \notcollision_i_35__5_n_0\ : STD_LOGIC;
  signal \notcollision_i_35__6_n_0\ : STD_LOGIC;
  signal \notcollision_i_35__7_n_0\ : STD_LOGIC;
  signal notcollision_i_35_n_0 : STD_LOGIC;
  signal \notcollision_i_40__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_40__1_n_0\ : STD_LOGIC;
  signal \notcollision_i_40__2_n_0\ : STD_LOGIC;
  signal \notcollision_i_40__3_n_0\ : STD_LOGIC;
  signal \notcollision_i_40__4_n_0\ : STD_LOGIC;
  signal \notcollision_i_40__5_n_0\ : STD_LOGIC;
  signal \notcollision_i_40__6_n_0\ : STD_LOGIC;
  signal \notcollision_i_40__7_n_0\ : STD_LOGIC;
  signal \notcollision_i_40__8_n_0\ : STD_LOGIC;
  signal \notcollision_i_42__10_n_0\ : STD_LOGIC;
  signal \notcollision_i_42__11_n_0\ : STD_LOGIC;
  signal \notcollision_i_42__12_n_0\ : STD_LOGIC;
  signal \notcollision_i_42__4_n_0\ : STD_LOGIC;
  signal \notcollision_i_42__5_n_0\ : STD_LOGIC;
  signal \notcollision_i_42__6_n_0\ : STD_LOGIC;
  signal \notcollision_i_42__7_n_0\ : STD_LOGIC;
  signal \notcollision_i_42__8_n_0\ : STD_LOGIC;
  signal \notcollision_i_42__9_n_0\ : STD_LOGIC;
  signal \notcollision_i_43__10_n_0\ : STD_LOGIC;
  signal \notcollision_i_43__11_n_0\ : STD_LOGIC;
  signal \notcollision_i_43__12_n_0\ : STD_LOGIC;
  signal \notcollision_i_43__4_n_0\ : STD_LOGIC;
  signal \notcollision_i_43__5_n_0\ : STD_LOGIC;
  signal \notcollision_i_43__6_n_0\ : STD_LOGIC;
  signal \notcollision_i_43__7_n_0\ : STD_LOGIC;
  signal \notcollision_i_43__8_n_0\ : STD_LOGIC;
  signal \notcollision_i_43__9_n_0\ : STD_LOGIC;
  signal \notcollision_i_6__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_6__1_n_0\ : STD_LOGIC;
  signal \notcollision_i_6__2_n_0\ : STD_LOGIC;
  signal \notcollision_i_6__3_n_0\ : STD_LOGIC;
  signal notcollision_i_6_n_0 : STD_LOGIC;
  signal \notcollision_i_7__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_7__1_n_0\ : STD_LOGIC;
  signal \notcollision_i_7__2_n_0\ : STD_LOGIC;
  signal \notcollision_i_7__3_n_0\ : STD_LOGIC;
  signal notcollision_i_7_n_0 : STD_LOGIC;
  signal \notcollision_i_8__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_8__1_n_0\ : STD_LOGIC;
  signal \notcollision_i_8__2_n_0\ : STD_LOGIC;
  signal \notcollision_i_8__3_n_0\ : STD_LOGIC;
  signal notcollision_i_8_n_0 : STD_LOGIC;
  signal \notcollision_i_9__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_9__10_n_0\ : STD_LOGIC;
  signal \notcollision_i_9__11_n_0\ : STD_LOGIC;
  signal \notcollision_i_9__12_n_0\ : STD_LOGIC;
  signal \notcollision_i_9__1_n_0\ : STD_LOGIC;
  signal \notcollision_i_9__2_n_0\ : STD_LOGIC;
  signal \notcollision_i_9__3_n_0\ : STD_LOGIC;
  signal \notcollision_i_9__4_n_0\ : STD_LOGIC;
  signal \notcollision_i_9__5_n_0\ : STD_LOGIC;
  signal \notcollision_i_9__6_n_0\ : STD_LOGIC;
  signal \notcollision_i_9__7_n_0\ : STD_LOGIC;
  signal \notcollision_i_9__8_n_0\ : STD_LOGIC;
  signal \notcollision_i_9__9_n_0\ : STD_LOGIC;
  signal notcollision_i_9_n_0 : STD_LOGIC;
  signal \notcollision_reg[1]_i_10__0_n_0\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_10__0_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_10__0_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_10__0_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_10_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_10_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_10_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_14__0_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_14__0_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_14__0_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_14_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_14_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_14_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_15_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_15_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_15_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_17__0_n_0\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_17__0_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_17__0_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_17__0_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_17_n_0\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_17_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_17_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_17_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_18_n_0\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_18_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_18_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_18_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_19__0_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_19__0_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_19__0_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_19_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_19_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_19_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_2__0_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_2__0_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_2__0_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_2__1_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_2__1_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_2__1_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_2__2_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_2__2_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_2__2_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_36__0_n_0\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_36__0_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_36__0_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_36__0_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_36_n_0\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_36_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_36_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_36_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_3__2_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_3__2_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_3__2_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_3_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_4__0_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_4__0_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_4__0_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_4__3_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_4__3_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_4__3_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_5__0_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_5__0_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_5__0_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_5__1_n_0\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_5__1_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_5__1_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_5__1_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_5__2_n_0\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_5__2_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_5__2_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_5__2_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_5__3_n_0\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_5__3_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_5__3_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_5__3_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_5_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_5_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_5_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_6_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_6_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_6_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_14__0_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_14__0_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_14__0_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_14__0_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_14__1_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_14__1_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_14__1_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_14__1_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_14__2_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_14__2_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_14__2_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_14__2_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_14__3_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_14__3_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_14__3_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_14__3_n_3\ : STD_LOGIC;
  signal notcollision_reg_i_14_n_0 : STD_LOGIC;
  signal notcollision_reg_i_14_n_1 : STD_LOGIC;
  signal notcollision_reg_i_14_n_2 : STD_LOGIC;
  signal notcollision_reg_i_14_n_3 : STD_LOGIC;
  signal \notcollision_reg_i_17__0_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_17__0_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_17__0_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_17__0_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_17__1_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_17__1_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_17__1_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_17__1_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_17__2_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_17__2_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_17__2_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_17__2_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_17__3_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_17__3_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_17__3_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_17__3_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_17__4_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_17__4_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_17__4_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_17__4_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_17__5_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_17__5_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_17__5_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_17__5_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_17__6_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_17__6_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_17__6_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_17__6_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_17__7_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_17__7_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_17__7_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_17__7_n_3\ : STD_LOGIC;
  signal notcollision_reg_i_17_n_0 : STD_LOGIC;
  signal notcollision_reg_i_17_n_1 : STD_LOGIC;
  signal notcollision_reg_i_17_n_2 : STD_LOGIC;
  signal notcollision_reg_i_17_n_3 : STD_LOGIC;
  signal \notcollision_reg_i_2__0_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_2__0_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_2__0_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_2__1_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_2__1_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_2__1_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_2__2_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_2__2_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_2__2_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_2__3_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_2__3_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_2__3_n_3\ : STD_LOGIC;
  signal notcollision_reg_i_2_n_1 : STD_LOGIC;
  signal notcollision_reg_i_2_n_2 : STD_LOGIC;
  signal notcollision_reg_i_2_n_3 : STD_LOGIC;
  signal \notcollision_reg_i_3__0_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_3__0_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_3__0_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_3__10_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_3__10_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_3__10_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_3__11_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_3__11_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_3__11_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_3__12_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_3__12_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_3__12_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_3__1_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_3__1_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_3__1_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_3__2_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_3__2_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_3__2_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_3__3_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_3__3_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_3__3_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_3__4_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_3__4_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_3__4_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_3__5_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_3__5_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_3__5_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_3__6_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_3__6_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_3__6_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_3__7_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_3__7_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_3__7_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_3__8_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_3__8_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_3__8_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_3__9_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_3__9_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_3__9_n_3\ : STD_LOGIC;
  signal notcollision_reg_i_3_n_1 : STD_LOGIC;
  signal notcollision_reg_i_3_n_2 : STD_LOGIC;
  signal notcollision_reg_i_3_n_3 : STD_LOGIC;
  signal \notcollision_reg_i_4__10_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_4__10_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_4__10_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_4__11_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_4__11_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_4__11_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_4__12_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_4__12_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_4__12_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_4__4_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_4__4_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_4__4_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_4__5_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_4__5_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_4__5_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_4__6_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_4__6_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_4__6_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_4__7_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_4__7_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_4__7_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_4__8_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_4__8_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_4__8_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_4__9_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_4__9_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_4__9_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_5__0_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_5__0_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_5__0_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_5__0_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_5__10_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_5__10_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_5__10_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_5__11_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_5__11_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_5__11_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_5__12_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_5__12_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_5__12_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_5__1_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_5__1_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_5__1_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_5__1_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_5__2_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_5__2_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_5__2_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_5__2_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_5__3_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_5__3_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_5__3_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_5__3_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_5__4_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_5__4_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_5__4_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_5__5_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_5__5_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_5__5_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_5__6_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_5__6_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_5__6_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_5__7_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_5__7_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_5__7_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_5__8_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_5__8_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_5__8_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_5__9_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_5__9_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_5__9_n_3\ : STD_LOGIC;
  signal notcollision_reg_i_5_n_0 : STD_LOGIC;
  signal notcollision_reg_i_5_n_1 : STD_LOGIC;
  signal notcollision_reg_i_5_n_2 : STD_LOGIC;
  signal notcollision_reg_i_5_n_3 : STD_LOGIC;
  signal \notcollision_reg_i_8__0_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_8__0_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_8__0_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_8__0_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_8__1_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_8__1_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_8__1_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_8__1_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_8__2_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_8__2_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_8__2_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_8__2_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_8__3_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_8__3_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_8__3_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_8__3_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_8__4_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_8__4_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_8__4_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_8__4_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_8__5_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_8__5_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_8__5_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_8__5_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_8__6_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_8__6_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_8__6_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_8__6_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_8__7_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_8__7_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_8__7_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_8__7_n_3\ : STD_LOGIC;
  signal notcollision_reg_i_8_n_0 : STD_LOGIC;
  signal notcollision_reg_i_8_n_1 : STD_LOGIC;
  signal notcollision_reg_i_8_n_2 : STD_LOGIC;
  signal notcollision_reg_i_8_n_3 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal sprite_x0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \sprite_x[15]_i_10_n_0\ : STD_LOGIC;
  signal \sprite_x[15]_i_12_n_0\ : STD_LOGIC;
  signal \sprite_x[15]_i_13_n_0\ : STD_LOGIC;
  signal \sprite_x[15]_i_14_n_0\ : STD_LOGIC;
  signal \sprite_x[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \sprite_x[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \sprite_x[15]_i_9_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sprite_x_reg[15]_11\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sprite_x_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[15]_i_3__0_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[15]_i_6_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[15]_i_6_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal sprite_y1 : STD_LOGIC;
  signal sprite_y20_in : STD_LOGIC;
  signal \sprite_y[0]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_y[13]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_y[13]_i_3_n_0\ : STD_LOGIC;
  signal \sprite_y[13]_i_4_n_0\ : STD_LOGIC;
  signal \sprite_y[13]_i_5_n_0\ : STD_LOGIC;
  signal \sprite_y[13]_i_6_n_0\ : STD_LOGIC;
  signal \sprite_y[1]_i_3_n_0\ : STD_LOGIC;
  signal \sprite_y[1]_i_4_n_0\ : STD_LOGIC;
  signal \sprite_y[1]_i_5_n_0\ : STD_LOGIC;
  signal \sprite_y[1]_i_6_n_0\ : STD_LOGIC;
  signal \sprite_y[5]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_y[5]_i_3_n_0\ : STD_LOGIC;
  signal \sprite_y[5]_i_4_n_0\ : STD_LOGIC;
  signal \sprite_y[5]_i_5_n_0\ : STD_LOGIC;
  signal \sprite_y[5]_i_6_n_0\ : STD_LOGIC;
  signal \sprite_y[5]_i_7_n_0\ : STD_LOGIC;
  signal \sprite_y[5]_i_8_n_0\ : STD_LOGIC;
  signal \sprite_y[9]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_y[9]_i_3_n_0\ : STD_LOGIC;
  signal \sprite_y[9]_i_4_n_0\ : STD_LOGIC;
  signal \sprite_y[9]_i_5_n_0\ : STD_LOGIC;
  signal \sprite_y[9]_i_6_n_0\ : STD_LOGIC;
  signal \sprite_y[9]_i_7_n_0\ : STD_LOGIC;
  signal \sprite_y[9]_i_8_n_0\ : STD_LOGIC;
  signal \sprite_y[9]_i_9_n_0\ : STD_LOGIC;
  signal \^sprite_y_reg[0]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[10]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[11]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[12]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[13]_0\ : STD_LOGIC;
  signal \sprite_y_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[14]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[14]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sprite_y_reg[15]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[1]_0\ : STD_LOGIC;
  signal \sprite_y_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[1]_i_1_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[1]_i_1_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[2]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[3]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[4]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[5]_0\ : STD_LOGIC;
  signal \sprite_y_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[6]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[7]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[8]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[9]_0\ : STD_LOGIC;
  signal \sprite_y_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal sw_1_sn_1 : STD_LOGIC;
  signal \NLW_bias_reg[3]_i_1106_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1801_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2471_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_632_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_632_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_10__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_14__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_17__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_19__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_36__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_3__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_4__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_5__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_5__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_5__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_5__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_notcollision_reg_i_14_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_14__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_14__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_14__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_14__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_notcollision_reg_i_17_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_17__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_17__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_17__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_17__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_17__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_17__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_17__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_17__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_notcollision_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_2__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_notcollision_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_3__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_3__10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_3__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_3__12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_3__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_3__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_3__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_3__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_3__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_3__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_3__8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_3__9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_4__10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_4__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_4__12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_4__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_4__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_4__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_4__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_4__8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_4__9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_notcollision_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_5__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_5__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_5__10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_5__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_5__12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_5__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_5__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_5__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_5__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_5__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_5__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_5__8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_5__9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_notcollision_reg_i_8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_8__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_8__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_8__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_8__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_8__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_8__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_8__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_8__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_x_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sprite_x_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_x_reg[15]_i_3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sprite_x_reg[15]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_x_reg[15]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_y_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sprite_y_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cnt_i_1 : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of notcollision_i_1 : label is "soft_lutpair181";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_10\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_10__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_14\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_14__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_15\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_17\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_17__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_18\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_19\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_19__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_2__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_2__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_2__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_36\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_36__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_3__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_4__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_4__3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_5__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_5__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_5__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_5__3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of notcollision_reg_i_14 : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_14__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_14__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_14__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_14__3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of notcollision_reg_i_17 : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_17__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_17__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_17__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_17__3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_17__4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_17__5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_17__6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_17__7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of notcollision_reg_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_2__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_2__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_2__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_2__3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of notcollision_reg_i_3 : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_3__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_3__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_3__10\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_3__11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_3__12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_3__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_3__3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_3__4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_3__5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_3__6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_3__7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_3__8\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_3__9\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_4__10\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_4__11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_4__12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_4__4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_4__5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_4__6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_4__7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_4__8\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_4__9\ : label is 11;
  attribute COMPARATOR_THRESHOLD of notcollision_reg_i_5 : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_5__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_5__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_5__10\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_5__11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_5__12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_5__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_5__3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_5__4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_5__5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_5__6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_5__7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_5__8\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_5__9\ : label is 11;
  attribute COMPARATOR_THRESHOLD of notcollision_reg_i_8 : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_8__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_8__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_8__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_8__3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_8__4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_8__5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_8__6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_8__7\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sprite_x_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[13]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_y_reg[1]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_y_reg[5]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_y_reg[9]_i_1\ : label is 11;
begin
  \sprite_x_reg[15]_0\(15 downto 0) <= \^sprite_x_reg[15]_0\(15 downto 0);
  \sprite_x_reg[15]_11\(0) <= \^sprite_x_reg[15]_11\(0);
  \sprite_y_reg[0]_0\ <= \^sprite_y_reg[0]_0\;
  \sprite_y_reg[10]_0\ <= \^sprite_y_reg[10]_0\;
  \sprite_y_reg[11]_0\ <= \^sprite_y_reg[11]_0\;
  \sprite_y_reg[12]_0\ <= \^sprite_y_reg[12]_0\;
  \sprite_y_reg[13]_0\ <= \^sprite_y_reg[13]_0\;
  \sprite_y_reg[14]_0\ <= \^sprite_y_reg[14]_0\;
  \sprite_y_reg[14]_2\(0) <= \^sprite_y_reg[14]_2\(0);
  \sprite_y_reg[15]_0\ <= \^sprite_y_reg[15]_0\;
  \sprite_y_reg[1]_0\ <= \^sprite_y_reg[1]_0\;
  \sprite_y_reg[2]_0\ <= \^sprite_y_reg[2]_0\;
  \sprite_y_reg[3]_0\ <= \^sprite_y_reg[3]_0\;
  \sprite_y_reg[4]_0\ <= \^sprite_y_reg[4]_0\;
  \sprite_y_reg[5]_0\ <= \^sprite_y_reg[5]_0\;
  \sprite_y_reg[6]_0\ <= \^sprite_y_reg[6]_0\;
  \sprite_y_reg[7]_0\ <= \^sprite_y_reg[7]_0\;
  \sprite_y_reg[8]_0\ <= \^sprite_y_reg[8]_0\;
  \sprite_y_reg[9]_0\ <= \^sprite_y_reg[9]_0\;
  sw_1_sp_1 <= sw_1_sn_1;
\bias[3]_i_1122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(15),
      I1 => \bias_reg[3]_i_1106_0\(11),
      I2 => \^sprite_x_reg[15]_0\(14),
      I3 => \bias_reg[3]_i_1106_0\(10),
      O => \sprite_x_reg[15]_15\(3)
    );
\bias[3]_i_1123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1106_0\(9),
      I2 => \^sprite_x_reg[15]_0\(12),
      I3 => \bias_reg[3]_i_1106_0\(8),
      O => \sprite_x_reg[15]_15\(2)
    );
\bias[3]_i_1124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1106_0\(7),
      I2 => \^sprite_x_reg[15]_0\(10),
      I3 => \bias_reg[3]_i_1106_0\(6),
      O => \sprite_x_reg[15]_15\(1)
    );
\bias[3]_i_1125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1106_0\(5),
      I2 => \^sprite_x_reg[15]_0\(8),
      I3 => \bias_reg[3]_i_1106_0\(4),
      O => \sprite_x_reg[15]_15\(0)
    );
\bias[3]_i_1797\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => Q(10),
      I2 => \^sprite_y_reg[15]_0\,
      I3 => Q(11),
      O => \sprite_y_reg[14]_3\(3)
    );
\bias[3]_i_1798\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => Q(9),
      I2 => \^sprite_y_reg[14]_0\,
      I3 => Q(10),
      O => \sprite_y_reg[14]_3\(2)
    );
\bias[3]_i_1799\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => Q(8),
      I2 => \^sprite_y_reg[13]_0\,
      I3 => Q(9),
      O => \sprite_y_reg[14]_3\(1)
    );
\bias[3]_i_1800\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => Q(7),
      I2 => \^sprite_y_reg[12]_0\,
      I3 => Q(8),
      O => \sprite_y_reg[14]_3\(0)
    );
\bias[3]_i_1806\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_1106_0\(10),
      I2 => \bias_reg[3]_i_1106_0\(11),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \bias[3]_i_1806_n_0\
    );
\bias[3]_i_1807\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1106_0\(9),
      I2 => \^sprite_x_reg[15]_0\(14),
      I3 => \bias_reg[3]_i_1106_0\(10),
      O => \bias[3]_i_1807_n_0\
    );
\bias[3]_i_1808\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_1106_0\(8),
      I2 => \bias_reg[3]_i_1106_0\(9),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \bias[3]_i_1808_n_0\
    );
\bias[3]_i_1809\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1106_0\(7),
      I2 => \^sprite_x_reg[15]_0\(12),
      I3 => \bias_reg[3]_i_1106_0\(8),
      O => \bias[3]_i_1809_n_0\
    );
\bias[3]_i_1816\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[3]_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^sprite_y_reg[2]_0\,
      O => \sprite_y_reg[3]_1\(1)
    );
\bias[3]_i_1817\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => \bias_reg[3]_i_1108\(0),
      I2 => Q(0),
      I3 => \^sprite_y_reg[0]_0\,
      O => \sprite_y_reg[3]_1\(0)
    );
\bias[3]_i_1822\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_2471_1\,
      I2 => \^sprite_x_reg[15]_0\(6),
      I3 => \bias_reg[3]_i_2471_0\,
      O => \sprite_x_reg[7]_20\(2)
    );
\bias[3]_i_1824\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_1117_0\,
      I2 => \^sprite_x_reg[15]_0\(2),
      I3 => \bias_reg[3]_i_1106_0\(1),
      O => \sprite_x_reg[7]_20\(1)
    );
\bias[3]_i_1825\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1106_0\(0),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \bias_reg[3]_i_1117\,
      O => \sprite_x_reg[7]_20\(0)
    );
\bias[3]_i_2467\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => Q(6),
      I2 => \^sprite_y_reg[11]_0\,
      I3 => Q(7),
      O => \sprite_y_reg[10]_1\(3)
    );
\bias[3]_i_2468\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => Q(5),
      I2 => \^sprite_y_reg[10]_0\,
      I3 => Q(6),
      O => \sprite_y_reg[10]_1\(2)
    );
\bias[3]_i_2469\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => Q(4),
      I2 => \^sprite_y_reg[9]_0\,
      I3 => Q(5),
      O => \sprite_y_reg[10]_1\(1)
    );
\bias[3]_i_2470\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      I1 => \bias_reg[3]_i_2462\,
      I2 => \^sprite_y_reg[8]_0\,
      I3 => Q(4),
      O => \sprite_y_reg[10]_1\(0)
    );
\bias[3]_i_2476\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_1106_0\(6),
      I2 => \bias_reg[3]_i_1106_0\(7),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \bias[3]_i_2476_n_0\
    );
\bias[3]_i_2477\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1106_0\(5),
      I2 => \^sprite_x_reg[15]_0\(10),
      I3 => \bias_reg[3]_i_1106_0\(6),
      O => \bias[3]_i_2477_n_0\
    );
\bias[3]_i_2478\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_1106_0\(4),
      I2 => \bias_reg[3]_i_1106_0\(5),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \bias[3]_i_2478_n_0\
    );
\bias[3]_i_2479\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_2471_1\,
      I2 => \^sprite_x_reg[15]_0\(8),
      I3 => \bias_reg[3]_i_1106_0\(4),
      O => \bias[3]_i_2479_n_0\
    );
\bias[3]_i_2906\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[6]_0\,
      I1 => Q(3),
      I2 => \^sprite_y_reg[7]_0\,
      I3 => \bias_reg[3]_i_2462\,
      O => \sprite_y_reg[6]_1\(2)
    );
\bias[3]_i_2907\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^sprite_y_reg[6]_0\,
      I1 => Q(3),
      I2 => \^sprite_y_reg[5]_0\,
      O => \sprite_y_reg[6]_1\(1)
    );
\bias[3]_i_2908\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => \bias_reg[3]_i_2462_0\,
      O => \sprite_y_reg[6]_1\(0)
    );
\bias[3]_i_2914\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \bias_reg[3]_i_2471_0\,
      I2 => \bias_reg[3]_i_2471_1\,
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \bias[3]_i_2914_n_0\
    );
\bias[3]_i_2915\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1106_0\(3),
      I2 => \^sprite_x_reg[15]_0\(6),
      I3 => \bias_reg[3]_i_2471_0\,
      O => \bias[3]_i_2915_n_0\
    );
\bias[3]_i_2916\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \bias_reg[3]_i_1106_0\(3),
      I1 => \^sprite_x_reg[15]_0\(5),
      I2 => \^sprite_x_reg[15]_0\(4),
      O => \bias[3]_i_2916_n_0\
    );
\bias[3]_i_2917\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \bias_reg[3]_i_1106_0\(2),
      O => \bias[3]_i_2917_n_0\
    );
\bias_reg[3]_i_1106\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1801_n_0\,
      CO(3) => \bias_reg[3]_i_1106_n_0\,
      CO(2) => \bias_reg[3]_i_1106_n_1\,
      CO(1) => \bias_reg[3]_i_1106_n_2\,
      CO(0) => \bias_reg[3]_i_1106_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bias_reg[3]_i_632_0\(3 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1106_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_1806_n_0\,
      S(2) => \bias[3]_i_1807_n_0\,
      S(1) => \bias[3]_i_1808_n_0\,
      S(0) => \bias[3]_i_1809_n_0\
    );
\bias_reg[3]_i_1801\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2471_n_0\,
      CO(3) => \bias_reg[3]_i_1801_n_0\,
      CO(2) => \bias_reg[3]_i_1801_n_1\,
      CO(1) => \bias_reg[3]_i_1801_n_2\,
      CO(0) => \bias_reg[3]_i_1801_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bias_reg[3]_i_1106_1\(3 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1801_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2476_n_0\,
      S(2) => \bias[3]_i_2477_n_0\,
      S(1) => \bias[3]_i_2478_n_0\,
      S(0) => \bias[3]_i_2479_n_0\
    );
\bias_reg[3]_i_2471\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1801_0\(0),
      CO(3) => \bias_reg[3]_i_2471_n_0\,
      CO(2) => \bias_reg[3]_i_2471_n_1\,
      CO(1) => \bias_reg[3]_i_2471_n_2\,
      CO(0) => \bias_reg[3]_i_2471_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \bias_reg[3]_i_1801_1\(2 downto 0),
      DI(0) => \^sprite_x_reg[15]_0\(4),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2471_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2914_n_0\,
      S(2) => \bias[3]_i_2915_n_0\,
      S(1) => \bias[3]_i_2916_n_0\,
      S(0) => \bias[3]_i_2917_n_0\
    );
\bias_reg[3]_i_632\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1106_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_632_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_sx_reg[15]\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bias_reg[3]_i_632_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_301\(0)
    );
cnt_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => score_e1,
      I1 => \enemy1/notcollision25_in\,
      I2 => \enemy1/notcollision1\,
      I3 => CO(0),
      O => cnt_reg
    );
\cnt_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^sprite_y_reg[14]_2\(0),
      I1 => sw(1),
      I2 => sw(0),
      I3 => \^sprite_x_reg[15]_11\(0),
      I4 => cnt_reg_26(0),
      O => sw_1_sn_1
    );
finish_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => p_0_in,
      Q => finish,
      R => '0'
    );
\notcollision[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \notcollision_reg[1]_i_3_0\(8),
      I2 => \^sprite_x_reg[15]_0\(8),
      I3 => \notcollision_reg[1]_i_3_0\(7),
      O => \notcollision[1]_i_10_n_0\
    );
\notcollision[1]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(15),
      I1 => \notcollision_reg[1]_i_2_2\(2),
      I2 => \notcollision_reg[1]_i_2_2\(1),
      I3 => \^sprite_x_reg[15]_0\(14),
      O => \notcollision[1]_i_10__0_n_0\
    );
\notcollision[1]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(15),
      I1 => shoot_x(14),
      I2 => shoot_x(13),
      I3 => \^sprite_x_reg[15]_0\(14),
      O => \notcollision[1]_i_10__1_n_0\
    );
\notcollision[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(15),
      I1 => \notcollision_reg[1]_i_3_0\(14),
      I2 => \notcollision_reg[1]_i_3_0\(13),
      I3 => \^sprite_x_reg[15]_0\(14),
      O => \notcollision[1]_i_11_n_0\
    );
\notcollision[1]_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \notcollision_reg[1]_i_3__2_1\(0),
      I2 => \^sprite_x_reg[15]_0\(8),
      I3 => \notcollision_reg[1]_i_3__2_0\(2),
      O => \notcollision[1]_i_14__1_n_0\
    );
\notcollision[1]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(15),
      I1 => \notcollision_reg[1]_i_3__2_2\(2),
      I2 => \^sprite_x_reg[15]_0\(14),
      I3 => \notcollision_reg[1]_i_3__2_2\(1),
      O => \notcollision[1]_i_15__0_n_0\
    );
\notcollision[1]_i_16__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \notcollision_reg[1]_i_3__2_2\(0),
      I2 => \^sprite_x_reg[15]_0\(12),
      I3 => \notcollision_reg[1]_i_3__2_1\(3),
      O => \notcollision[1]_i_16__1_n_0\
    );
\notcollision[1]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \notcollision_reg[1]_i_3__1\(8),
      I2 => \^sprite_x_reg[15]_0\(10),
      I3 => \notcollision_reg[1]_i_3__1\(7),
      O => \sprite_x_reg[11]_0\(0)
    );
\notcollision[1]_i_17__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \notcollision_reg[1]_i_3__2_1\(2),
      I2 => \^sprite_x_reg[15]_0\(10),
      I3 => \notcollision_reg[1]_i_3__2_1\(1),
      O => \notcollision[1]_i_17__1_n_0\
    );
\notcollision[1]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \notcollision_reg[1]_i_3__2_1\(0),
      I2 => \^sprite_x_reg[15]_0\(8),
      I3 => \notcollision_reg[1]_i_3__2_0\(2),
      O => \notcollision[1]_i_18__0_n_0\
    );
\notcollision[1]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      O => \notcollision[1]_i_22_n_0\
    );
\notcollision[1]_i_22__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      O => \notcollision[1]_i_22__0_n_0\
    );
\notcollision[1]_i_22__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \notcollision_reg[1]_i_2_0\(1),
      I2 => \^sprite_x_reg[15]_0\(6),
      I3 => \notcollision_reg[1]_i_5__0_5\(0),
      O => \notcollision[1]_i_22__1_n_0\
    );
\notcollision[1]_i_22__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => shoot_x(6),
      I2 => \^sprite_x_reg[15]_0\(6),
      I3 => shoot_x(5),
      O => \notcollision[1]_i_22__2_n_0\
    );
\notcollision[1]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \notcollision_reg[1]_i_3_0\(6),
      I2 => \^sprite_x_reg[15]_0\(6),
      I3 => \notcollision_reg[1]_i_3_0\(5),
      O => \notcollision[1]_i_23_n_0\
    );
\notcollision[1]_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \notcollision_reg[1]_i_2_0\(0),
      I2 => \^sprite_x_reg[15]_0\(4),
      I3 => \notcollision_reg[1]_i_5__0_4\,
      O => \notcollision[1]_i_23__0_n_0\
    );
\notcollision[1]_i_23__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => shoot_x(4),
      I2 => \^sprite_x_reg[15]_0\(4),
      I3 => shoot_x(3),
      O => \notcollision[1]_i_23__1_n_0\
    );
\notcollision[1]_i_23__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[4]_0\,
      I1 => \^sprite_y_reg[5]_0\,
      O => \notcollision[1]_i_23__2_n_0\
    );
\notcollision[1]_i_23__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[4]_0\,
      I1 => \^sprite_y_reg[5]_0\,
      O => \notcollision[1]_i_23__3_n_0\
    );
\notcollision[1]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \notcollision_reg[1]_i_3_0\(4),
      I2 => \^sprite_x_reg[15]_0\(4),
      I3 => \notcollision_reg[1]_i_3_0\(3),
      O => \notcollision[1]_i_24_n_0\
    );
\notcollision[1]_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \notcollision_reg[1]_i_5__0_2\,
      I2 => \notcollision_reg[1]_i_5__0_3\,
      I3 => \^sprite_x_reg[15]_0\(3),
      O => \notcollision[1]_i_24__0_n_0\
    );
\notcollision[1]_i_24__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => shoot_x(1),
      I2 => shoot_x(2),
      I3 => \^sprite_x_reg[15]_0\(3),
      O => \notcollision[1]_i_24__1_n_0\
    );
\notcollision[1]_i_24__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      I1 => \^sprite_y_reg[6]_0\,
      O => \notcollision[1]_i_24__2_n_0\
    );
\notcollision[1]_i_24__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      I1 => \^sprite_y_reg[6]_0\,
      O => \notcollision[1]_i_24__3_n_0\
    );
\notcollision[1]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \notcollision_reg[1]_i_3_0\(1),
      I2 => \notcollision_reg[1]_i_3_0\(2),
      I3 => \^sprite_x_reg[15]_0\(3),
      O => \notcollision[1]_i_25_n_0\
    );
\notcollision[1]_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \notcollision_reg[1]_i_5__0_0\,
      I2 => \notcollision_reg[1]_i_5__0_1\,
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \notcollision[1]_i_25__0_n_0\
    );
\notcollision[1]_i_25__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \notcollision_reg[1]_i_5__3_0\(0),
      I2 => shoot_x(0),
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \notcollision[1]_i_25__1_n_0\
    );
\notcollision[1]_i_25__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[4]_0\,
      I1 => \^sprite_y_reg[5]_0\,
      O => \notcollision[1]_i_25__2_n_0\
    );
\notcollision[1]_i_25__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[4]_0\,
      I1 => \^sprite_y_reg[5]_0\,
      O => \notcollision[1]_i_25__3_n_0\
    );
\notcollision[1]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \notcollision_reg[1]_i_6_0\(0),
      I2 => \notcollision_reg[1]_i_3_0\(0),
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \notcollision[1]_i_26_n_0\
    );
\notcollision[1]_i_26__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => \^sprite_y_reg[3]_0\,
      O => \notcollision[1]_i_26__2_n_0\
    );
\notcollision[1]_i_26__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => \^sprite_y_reg[3]_0\,
      O => \notcollision[1]_i_26__3_n_0\
    );
\notcollision[1]_i_27__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[0]_0\,
      I1 => \^sprite_y_reg[1]_0\,
      O => \notcollision[1]_i_27__2_n_0\
    );
\notcollision[1]_i_27__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[0]_0\,
      I1 => \^sprite_y_reg[1]_0\,
      O => \notcollision[1]_i_27__3_n_0\
    );
\notcollision[1]_i_28__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \notcollision_reg[1]_i_3__1\(5),
      I2 => \notcollision_reg[1]_i_3__1\(6),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \notcollision[1]_i_28__1_n_0\
    );
\notcollision[1]_i_29__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \notcollision_reg[1]_i_3__1\(3),
      I2 => \notcollision_reg[1]_i_3__1\(4),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \notcollision[1]_i_29__1_n_0\
    );
\notcollision[1]_i_29__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \notcollision_reg[1]_i_10__0_4\,
      I2 => \notcollision_reg[1]_i_3__2_0\(0),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \notcollision[1]_i_29__2_n_0\
    );
\notcollision[1]_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \notcollision_reg[1]_i_3__1\(2),
      I2 => \notcollision_reg[1]_i_3__1\(1),
      I3 => \^sprite_x_reg[15]_0\(2),
      O => \notcollision[1]_i_30__0_n_0\
    );
\notcollision[1]_i_30__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \notcollision_reg[1]_i_10__0_2\,
      I2 => \^sprite_x_reg[15]_0\(3),
      I3 => \notcollision_reg[1]_i_10__0_3\,
      O => \notcollision[1]_i_30__1_n_0\
    );
\notcollision[1]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(15),
      I1 => \notcollision_reg[1]_i_14_2\(2),
      I2 => \notcollision_reg[1]_i_14_2\(1),
      I3 => \^sprite_x_reg[15]_0\(14),
      O => \notcollision[1]_i_31_n_0\
    );
\notcollision[1]_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \notcollision_reg[1]_i_10_0\(0),
      I2 => \^sprite_x_reg[15]_0\(1),
      I3 => \notcollision_reg[1]_i_3__1\(0),
      O => \notcollision[1]_i_31__0_n_0\
    );
\notcollision[1]_i_31__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \notcollision_reg[1]_i_10__0_0\,
      I2 => \^sprite_x_reg[15]_0\(1),
      I3 => \notcollision_reg[1]_i_10__0_1\,
      O => \notcollision[1]_i_31__1_n_0\
    );
\notcollision[1]_i_31__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(15),
      I1 => \notcollision_reg[1]_i_14__0_2\(2),
      I2 => \notcollision_reg[1]_i_14__0_2\(1),
      I3 => \^sprite_x_reg[15]_0\(14),
      O => \notcollision[1]_i_31__2_n_0\
    );
\notcollision[1]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(15),
      I1 => \notcollision_reg[1]_i_15_2\(2),
      I2 => \notcollision_reg[1]_i_15_2\(1),
      I3 => \^sprite_x_reg[15]_0\(14),
      O => \notcollision[1]_i_32_n_0\
    );
\notcollision[1]_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \notcollision_reg[1]_i_14_2\(0),
      I2 => \notcollision_reg[1]_i_14_1\(3),
      I3 => \^sprite_x_reg[15]_0\(12),
      O => \notcollision[1]_i_32__0_n_0\
    );
\notcollision[1]_i_32__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \notcollision_reg[1]_i_3__1\(6),
      I2 => \notcollision_reg[1]_i_3__1\(5),
      I3 => \^sprite_x_reg[15]_0\(6),
      O => \notcollision[1]_i_32__1_n_0\
    );
\notcollision[1]_i_32__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \notcollision_reg[1]_i_3__2_0\(1),
      I2 => \notcollision_reg[1]_i_10__0_5\(0),
      I3 => \^sprite_x_reg[15]_0\(6),
      O => \notcollision[1]_i_32__2_n_0\
    );
\notcollision[1]_i_32__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \notcollision_reg[1]_i_14__0_2\(0),
      I2 => \notcollision_reg[1]_i_14__0_1\(3),
      I3 => \^sprite_x_reg[15]_0\(12),
      O => \notcollision[1]_i_32__3_n_0\
    );
\notcollision[1]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \notcollision_reg[1]_i_15_2\(0),
      I2 => \notcollision_reg[1]_i_15_1\(3),
      I3 => \^sprite_x_reg[15]_0\(12),
      O => \notcollision[1]_i_33_n_0\
    );
\notcollision[1]_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \notcollision_reg[1]_i_14_1\(2),
      I2 => \notcollision_reg[1]_i_14_1\(1),
      I3 => \^sprite_x_reg[15]_0\(10),
      O => \notcollision[1]_i_33__0_n_0\
    );
\notcollision[1]_i_33__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \notcollision_reg[1]_i_14__0_1\(2),
      I2 => \notcollision_reg[1]_i_14__0_1\(1),
      I3 => \^sprite_x_reg[15]_0\(10),
      O => \notcollision[1]_i_33__3_n_0\
    );
\notcollision[1]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \notcollision_reg[1]_i_15_1\(2),
      I2 => \notcollision_reg[1]_i_15_1\(1),
      I3 => \^sprite_x_reg[15]_0\(10),
      O => \notcollision[1]_i_34_n_0\
    );
\notcollision[1]_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \notcollision_reg[1]_i_14_1\(0),
      I2 => \notcollision_reg[1]_i_14_0\(3),
      I3 => \^sprite_x_reg[15]_0\(8),
      O => \notcollision[1]_i_34__0_n_0\
    );
\notcollision[1]_i_34__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \notcollision_reg[1]_i_3__1\(1),
      I2 => \^sprite_x_reg[15]_0\(3),
      I3 => \notcollision_reg[1]_i_3__1\(2),
      O => \notcollision[1]_i_34__1_n_0\
    );
\notcollision[1]_i_34__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \notcollision_reg[1]_i_10__0_2\,
      I2 => \^sprite_x_reg[15]_0\(3),
      I3 => \notcollision_reg[1]_i_10__0_3\,
      O => \notcollision[1]_i_34__2_n_0\
    );
\notcollision[1]_i_34__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \notcollision_reg[1]_i_14__0_1\(0),
      I2 => \notcollision_reg[1]_i_14__0_0\(3),
      I3 => \^sprite_x_reg[15]_0\(8),
      O => \notcollision[1]_i_34__3_n_0\
    );
\notcollision[1]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \notcollision_reg[1]_i_15_1\(0),
      I2 => \notcollision_reg[1]_i_15_0\(3),
      I3 => \^sprite_x_reg[15]_0\(8),
      O => \notcollision[1]_i_35_n_0\
    );
\notcollision[1]_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \notcollision_reg[1]_i_14_2\(2),
      I1 => \^sprite_x_reg[15]_0\(15),
      I2 => \notcollision_reg[1]_i_14_2\(1),
      I3 => \^sprite_x_reg[15]_0\(14),
      O => \notcollision[1]_i_35__0_n_0\
    );
\notcollision[1]_i_35__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \notcollision_reg[1]_i_10_0\(0),
      I2 => \^sprite_x_reg[15]_0\(1),
      I3 => \notcollision_reg[1]_i_3__1\(0),
      O => \notcollision[1]_i_35__1_n_0\
    );
\notcollision[1]_i_35__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \notcollision_reg[1]_i_10__0_0\,
      I2 => \^sprite_x_reg[15]_0\(1),
      I3 => \notcollision_reg[1]_i_10__0_1\,
      O => \notcollision[1]_i_35__2_n_0\
    );
\notcollision[1]_i_35__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \notcollision_reg[1]_i_14__0_2\(2),
      I1 => \^sprite_x_reg[15]_0\(15),
      I2 => \notcollision_reg[1]_i_14__0_2\(1),
      I3 => \^sprite_x_reg[15]_0\(14),
      O => \notcollision[1]_i_35__3_n_0\
    );
\notcollision[1]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \notcollision_reg[1]_i_15_2\(2),
      I1 => \^sprite_x_reg[15]_0\(15),
      I2 => \notcollision_reg[1]_i_15_2\(1),
      I3 => \^sprite_x_reg[15]_0\(14),
      O => \notcollision[1]_i_36_n_0\
    );
\notcollision[1]_i_36__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \notcollision_reg[1]_i_14_2\(0),
      I1 => \^sprite_x_reg[15]_0\(13),
      I2 => \notcollision_reg[1]_i_14_1\(3),
      I3 => \^sprite_x_reg[15]_0\(12),
      O => \notcollision[1]_i_36__0_n_0\
    );
\notcollision[1]_i_36__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \notcollision_reg[1]_i_14__0_2\(0),
      I1 => \^sprite_x_reg[15]_0\(13),
      I2 => \notcollision_reg[1]_i_14__0_1\(3),
      I3 => \^sprite_x_reg[15]_0\(12),
      O => \notcollision[1]_i_36__1_n_0\
    );
\notcollision[1]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \notcollision_reg[1]_i_15_2\(0),
      I1 => \^sprite_x_reg[15]_0\(13),
      I2 => \notcollision_reg[1]_i_15_1\(3),
      I3 => \^sprite_x_reg[15]_0\(12),
      O => \notcollision[1]_i_37_n_0\
    );
\notcollision[1]_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \notcollision_reg[1]_i_14_1\(2),
      I1 => \^sprite_x_reg[15]_0\(11),
      I2 => \notcollision_reg[1]_i_14_1\(1),
      I3 => \^sprite_x_reg[15]_0\(10),
      O => \notcollision[1]_i_37__0_n_0\
    );
\notcollision[1]_i_37__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \notcollision_reg[1]_i_19_2\(2),
      I1 => \^sprite_x_reg[15]_0\(15),
      I2 => \notcollision_reg[1]_i_19_2\(1),
      I3 => \^sprite_x_reg[15]_0\(14),
      O => \notcollision[1]_i_37__1_n_0\
    );
\notcollision[1]_i_37__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \notcollision_reg[1]_i_19__0_2\(2),
      I1 => \^sprite_x_reg[15]_0\(15),
      I2 => \notcollision_reg[1]_i_19__0_2\(1),
      I3 => \^sprite_x_reg[15]_0\(14),
      O => \notcollision[1]_i_37__2_n_0\
    );
\notcollision[1]_i_37__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \notcollision_reg[1]_i_14__0_1\(2),
      I1 => \^sprite_x_reg[15]_0\(11),
      I2 => \notcollision_reg[1]_i_14__0_1\(1),
      I3 => \^sprite_x_reg[15]_0\(10),
      O => \notcollision[1]_i_37__3_n_0\
    );
\notcollision[1]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \notcollision_reg[1]_i_15_1\(2),
      I1 => \^sprite_x_reg[15]_0\(11),
      I2 => \notcollision_reg[1]_i_15_1\(1),
      I3 => \^sprite_x_reg[15]_0\(10),
      O => \notcollision[1]_i_38_n_0\
    );
\notcollision[1]_i_38__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \notcollision_reg[1]_i_14_1\(0),
      I1 => \^sprite_x_reg[15]_0\(9),
      I2 => \notcollision_reg[1]_i_14_0\(3),
      I3 => \^sprite_x_reg[15]_0\(8),
      O => \notcollision[1]_i_38__0_n_0\
    );
\notcollision[1]_i_38__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \notcollision_reg[1]_i_19_2\(0),
      I1 => \^sprite_x_reg[15]_0\(13),
      I2 => \notcollision_reg[1]_i_19_1\(3),
      I3 => \^sprite_x_reg[15]_0\(12),
      O => \notcollision[1]_i_38__1_n_0\
    );
\notcollision[1]_i_38__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \notcollision_reg[1]_i_19__0_2\(0),
      I1 => \^sprite_x_reg[15]_0\(13),
      I2 => \notcollision_reg[1]_i_19__0_1\(3),
      I3 => \^sprite_x_reg[15]_0\(12),
      O => \notcollision[1]_i_38__2_n_0\
    );
\notcollision[1]_i_38__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \notcollision_reg[1]_i_14__0_1\(0),
      I1 => \^sprite_x_reg[15]_0\(9),
      I2 => \notcollision_reg[1]_i_14__0_0\(3),
      I3 => \^sprite_x_reg[15]_0\(8),
      O => \notcollision[1]_i_38__3_n_0\
    );
\notcollision[1]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \notcollision_reg[1]_i_15_1\(0),
      I1 => \^sprite_x_reg[15]_0\(9),
      I2 => \notcollision_reg[1]_i_15_0\(3),
      I3 => \^sprite_x_reg[15]_0\(8),
      O => \notcollision[1]_i_39_n_0\
    );
\notcollision[1]_i_39__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \notcollision_reg[1]_i_19_1\(2),
      I1 => \^sprite_x_reg[15]_0\(11),
      I2 => \notcollision_reg[1]_i_19_1\(1),
      I3 => \^sprite_x_reg[15]_0\(10),
      O => \notcollision[1]_i_39__0_n_0\
    );
\notcollision[1]_i_39__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \notcollision_reg[1]_i_19__0_1\(2),
      I1 => \^sprite_x_reg[15]_0\(11),
      I2 => \notcollision_reg[1]_i_19__0_1\(1),
      I3 => \^sprite_x_reg[15]_0\(10),
      O => \notcollision[1]_i_39__1_n_0\
    );
\notcollision[1]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      O => \notcollision[1]_i_40_n_0\
    );
\notcollision[1]_i_40__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      O => \notcollision[1]_i_40__0_n_0\
    );
\notcollision[1]_i_40__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \notcollision_reg[1]_i_19_1\(0),
      I1 => \^sprite_x_reg[15]_0\(9),
      I2 => \notcollision_reg[1]_i_19_0\(3),
      I3 => \^sprite_x_reg[15]_0\(8),
      O => \notcollision[1]_i_40__1_n_0\
    );
\notcollision[1]_i_40__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \notcollision_reg[1]_i_19__0_1\(0),
      I1 => \^sprite_x_reg[15]_0\(9),
      I2 => \notcollision_reg[1]_i_19__0_0\(3),
      I3 => \^sprite_x_reg[15]_0\(8),
      O => \notcollision[1]_i_40__2_n_0\
    );
\notcollision[1]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      O => \notcollision[1]_i_41_n_0\
    );
\notcollision[1]_i_41__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \notcollision_reg[1]_i_19_2\(2),
      I1 => \^sprite_x_reg[15]_0\(15),
      I2 => \notcollision_reg[1]_i_19_2\(1),
      I3 => \^sprite_x_reg[15]_0\(14),
      O => \notcollision[1]_i_41__0_n_0\
    );
\notcollision[1]_i_41__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \notcollision_reg[1]_i_19__0_2\(2),
      I1 => \^sprite_x_reg[15]_0\(15),
      I2 => \notcollision_reg[1]_i_19__0_2\(1),
      I3 => \^sprite_x_reg[15]_0\(14),
      O => \notcollision[1]_i_41__1_n_0\
    );
\notcollision[1]_i_41__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[4]_0\,
      I1 => \^sprite_y_reg[5]_0\,
      O => \notcollision[1]_i_41__2_n_0\
    );
\notcollision[1]_i_41__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[4]_0\,
      I1 => \^sprite_y_reg[5]_0\,
      O => \notcollision[1]_i_41__3_n_0\
    );
\notcollision[1]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \notcollision_reg[1]_i_19_2\(0),
      I1 => \^sprite_x_reg[15]_0\(13),
      I2 => \notcollision_reg[1]_i_19_1\(3),
      I3 => \^sprite_x_reg[15]_0\(12),
      O => \notcollision[1]_i_42_n_0\
    );
\notcollision[1]_i_42__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \notcollision_reg[1]_i_19__0_2\(0),
      I1 => \^sprite_x_reg[15]_0\(13),
      I2 => \notcollision_reg[1]_i_19__0_1\(3),
      I3 => \^sprite_x_reg[15]_0\(12),
      O => \notcollision[1]_i_42__0_n_0\
    );
\notcollision[1]_i_42__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      I1 => \^sprite_y_reg[6]_0\,
      O => \notcollision[1]_i_42__1_n_0\
    );
\notcollision[1]_i_42__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[4]_0\,
      I1 => \^sprite_y_reg[5]_0\,
      O => \notcollision[1]_i_42__2_n_0\
    );
\notcollision[1]_i_42__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      I1 => \^sprite_y_reg[6]_0\,
      O => \notcollision[1]_i_42__3_n_0\
    );
\notcollision[1]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \notcollision_reg[1]_i_19_1\(2),
      I1 => \^sprite_x_reg[15]_0\(11),
      I2 => \notcollision_reg[1]_i_19_1\(1),
      I3 => \^sprite_x_reg[15]_0\(10),
      O => \notcollision[1]_i_43_n_0\
    );
\notcollision[1]_i_43__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \notcollision_reg[1]_i_19__0_1\(2),
      I1 => \^sprite_x_reg[15]_0\(11),
      I2 => \notcollision_reg[1]_i_19__0_1\(1),
      I3 => \^sprite_x_reg[15]_0\(10),
      O => \notcollision[1]_i_43__0_n_0\
    );
\notcollision[1]_i_43__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[4]_0\,
      I1 => \^sprite_y_reg[5]_0\,
      O => \notcollision[1]_i_43__1_n_0\
    );
\notcollision[1]_i_43__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      I1 => \^sprite_y_reg[6]_0\,
      O => \notcollision[1]_i_43__2_n_0\
    );
\notcollision[1]_i_43__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[4]_0\,
      I1 => \^sprite_y_reg[5]_0\,
      O => \notcollision[1]_i_43__3_n_0\
    );
\notcollision[1]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \notcollision_reg[1]_i_19_1\(0),
      I1 => \^sprite_x_reg[15]_0\(9),
      I2 => \notcollision_reg[1]_i_19_0\(3),
      I3 => \^sprite_x_reg[15]_0\(8),
      O => \notcollision[1]_i_44_n_0\
    );
\notcollision[1]_i_44__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \notcollision_reg[1]_i_19__0_1\(0),
      I1 => \^sprite_x_reg[15]_0\(9),
      I2 => \notcollision_reg[1]_i_19__0_0\(3),
      I3 => \^sprite_x_reg[15]_0\(8),
      O => \notcollision[1]_i_44__0_n_0\
    );
\notcollision[1]_i_44__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[4]_0\,
      I1 => \^sprite_y_reg[5]_0\,
      O => \notcollision[1]_i_44__1_n_0\
    );
\notcollision[1]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \notcollision_reg[1]_i_14_0\(2),
      I2 => \notcollision_reg[1]_i_14_0\(1),
      I3 => \^sprite_x_reg[15]_0\(6),
      O => \sprite_x_reg[7]_16\(1)
    );
\notcollision[1]_i_46__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \notcollision_reg[1]_i_19_0\(2),
      I1 => \^sprite_x_reg[15]_0\(7),
      I2 => \notcollision_reg[1]_i_19_0\(1),
      I3 => \^sprite_x_reg[15]_0\(6),
      O => \notcollision[1]_i_46__0_n_0\
    );
\notcollision[1]_i_46__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \notcollision_reg[1]_i_19__0_0\(2),
      I1 => \^sprite_x_reg[15]_0\(7),
      I2 => \notcollision_reg[1]_i_19__0_0\(1),
      I3 => \^sprite_x_reg[15]_0\(6),
      O => \notcollision[1]_i_46__1_n_0\
    );
\notcollision[1]_i_46__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \notcollision_reg[1]_i_14__0_0\(2),
      I2 => \notcollision_reg[1]_i_14__0_0\(1),
      I3 => \^sprite_x_reg[15]_0\(6),
      O => \sprite_x_reg[7]_18\(1)
    );
\notcollision[1]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \notcollision_reg[1]_i_15_0\(2),
      I2 => \notcollision_reg[1]_i_15_0\(1),
      I3 => \^sprite_x_reg[15]_0\(6),
      O => \sprite_x_reg[7]_14\(1)
    );
\notcollision[1]_i_47__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D44"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \notcollision_reg[1]_i_14_0\(0),
      I2 => \^sprite_x_reg[15]_0\(4),
      I3 => \notcollision_reg[1]_i_5__0_4\,
      O => \sprite_x_reg[7]_16\(0)
    );
\notcollision[1]_i_47__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \notcollision_reg[1]_i_19_0\(0),
      I1 => \^sprite_x_reg[15]_0\(5),
      I2 => \notcollision_reg[1]_i_3__1\(3),
      I3 => \^sprite_x_reg[15]_0\(4),
      O => \notcollision[1]_i_47__1_n_0\
    );
\notcollision[1]_i_47__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \notcollision_reg[1]_i_19__0_0\(0),
      I1 => \^sprite_x_reg[15]_0\(5),
      I2 => \notcollision_reg[1]_i_10__0_4\,
      I3 => \^sprite_x_reg[15]_0\(4),
      O => \notcollision[1]_i_47__2_n_0\
    );
\notcollision[1]_i_47__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D44"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \notcollision_reg[1]_i_14__0_0\(0),
      I2 => \^sprite_x_reg[15]_0\(4),
      I3 => shoot_x(3),
      O => \sprite_x_reg[7]_18\(0)
    );
\notcollision[1]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D44"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \notcollision_reg[1]_i_15_0\(0),
      I2 => \^sprite_x_reg[15]_0\(4),
      I3 => \notcollision_reg[1]_i_3_0\(3),
      O => \sprite_x_reg[7]_14\(0)
    );
\notcollision[1]_i_48__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7150"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \^sprite_x_reg[15]_0\(2),
      I2 => \notcollision_reg[1]_i_3__1\(2),
      I3 => \notcollision_reg[1]_i_3__1\(1),
      O => \notcollision[1]_i_48__1_n_0\
    );
\notcollision[1]_i_50__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \notcollision_reg[1]_i_14_0\(2),
      I1 => \^sprite_x_reg[15]_0\(7),
      I2 => \notcollision_reg[1]_i_14_0\(1),
      I3 => \^sprite_x_reg[15]_0\(6),
      O => \sprite_x_reg[7]_17\(0)
    );
\notcollision[1]_i_50__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \notcollision_reg[1]_i_19_0\(2),
      I1 => \^sprite_x_reg[15]_0\(7),
      I2 => \notcollision_reg[1]_i_19_0\(1),
      I3 => \^sprite_x_reg[15]_0\(6),
      O => \notcollision[1]_i_50__1_n_0\
    );
\notcollision[1]_i_50__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \notcollision_reg[1]_i_19__0_0\(2),
      I1 => \^sprite_x_reg[15]_0\(7),
      I2 => \notcollision_reg[1]_i_19__0_0\(1),
      I3 => \^sprite_x_reg[15]_0\(6),
      O => \notcollision[1]_i_50__2_n_0\
    );
\notcollision[1]_i_50__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \notcollision_reg[1]_i_14__0_0\(2),
      I1 => \^sprite_x_reg[15]_0\(7),
      I2 => \notcollision_reg[1]_i_14__0_0\(1),
      I3 => \^sprite_x_reg[15]_0\(6),
      O => \sprite_x_reg[7]_19\(0)
    );
\notcollision[1]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \notcollision_reg[1]_i_15_0\(2),
      I1 => \^sprite_x_reg[15]_0\(7),
      I2 => \notcollision_reg[1]_i_15_0\(1),
      I3 => \^sprite_x_reg[15]_0\(6),
      O => \sprite_x_reg[7]_15\(0)
    );
\notcollision[1]_i_52__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \notcollision_reg[1]_i_3__1\(1),
      I2 => \^sprite_x_reg[15]_0\(3),
      I3 => \notcollision_reg[1]_i_3__1\(2),
      O => \notcollision[1]_i_52__1_n_0\
    );
\notcollision[1]_i_52__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \notcollision_reg[1]_i_10__0_2\,
      I2 => \^sprite_x_reg[15]_0\(3),
      I3 => \notcollision_reg[1]_i_10__0_3\,
      O => \notcollision[1]_i_52__2_n_0\
    );
\notcollision[1]_i_53__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \notcollision_reg[1]_i_10_0\(0),
      I2 => \^sprite_x_reg[15]_0\(1),
      I3 => \notcollision_reg[1]_i_3__1\(0),
      O => \notcollision[1]_i_53__1_n_0\
    );
\notcollision[1]_i_53__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \notcollision_reg[1]_i_10__0_0\,
      I2 => \^sprite_x_reg[15]_0\(1),
      I3 => \notcollision_reg[1]_i_10__0_1\,
      O => \notcollision[1]_i_53__2_n_0\
    );
\notcollision[1]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => \^sprite_y_reg[15]_0\,
      O => \notcollision[1]_i_6__1_n_0\
    );
\notcollision[1]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => \^sprite_y_reg[15]_0\,
      O => \notcollision[1]_i_6__2_n_0\
    );
\notcollision[1]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \notcollision_reg[1]_i_2_2\(0),
      I2 => \^sprite_x_reg[15]_0\(12),
      I3 => \notcollision_reg[1]_i_2_1\(3),
      O => \notcollision[1]_i_7__0_n_0\
    );
\notcollision[1]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => shoot_x(12),
      I2 => \^sprite_x_reg[15]_0\(12),
      I3 => shoot_x(11),
      O => \notcollision[1]_i_7__1_n_0\
    );
\notcollision[1]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => \^sprite_y_reg[13]_0\,
      O => \notcollision[1]_i_7__2_n_0\
    );
\notcollision[1]_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => \^sprite_y_reg[13]_0\,
      O => \notcollision[1]_i_7__3_n_0\
    );
\notcollision[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \notcollision_reg[1]_i_3_0\(12),
      I2 => \^sprite_x_reg[15]_0\(12),
      I3 => \notcollision_reg[1]_i_3_0\(11),
      O => \notcollision[1]_i_8_n_0\
    );
\notcollision[1]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \notcollision_reg[1]_i_2_1\(2),
      I2 => \^sprite_x_reg[15]_0\(10),
      I3 => \notcollision_reg[1]_i_2_1\(1),
      O => \notcollision[1]_i_8__0_n_0\
    );
\notcollision[1]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => shoot_x(10),
      I2 => \^sprite_x_reg[15]_0\(10),
      I3 => shoot_x(9),
      O => \notcollision[1]_i_8__1_n_0\
    );
\notcollision[1]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => \^sprite_y_reg[11]_0\,
      O => \notcollision[1]_i_8__2_n_0\
    );
\notcollision[1]_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => \^sprite_y_reg[11]_0\,
      O => \notcollision[1]_i_8__3_n_0\
    );
\notcollision[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \notcollision_reg[1]_i_3_0\(10),
      I2 => \^sprite_x_reg[15]_0\(10),
      I3 => \notcollision_reg[1]_i_3_0\(9),
      O => \notcollision[1]_i_9_n_0\
    );
\notcollision[1]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \notcollision_reg[1]_i_2_1\(0),
      I2 => \^sprite_x_reg[15]_0\(8),
      I3 => \notcollision_reg[1]_i_2_0\(2),
      O => \notcollision[1]_i_9__0_n_0\
    );
\notcollision[1]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => shoot_x(8),
      I2 => \^sprite_x_reg[15]_0\(8),
      I3 => shoot_x(7),
      O => \notcollision[1]_i_9__1_n_0\
    );
\notcollision[1]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => \^sprite_y_reg[9]_0\,
      O => \notcollision[1]_i_9__2_n_0\
    );
\notcollision[1]_i_9__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => \^sprite_y_reg[9]_0\,
      O => \notcollision[1]_i_9__3_n_0\
    );
notcollision_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => notcollision,
      I1 => \enemy1/notcollision25_in\,
      I2 => \enemy1/notcollision1\,
      I3 => CO(0),
      O => notcollision_reg
    );
\notcollision_i_10__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \notcollision_reg_i_3__10_1\(3),
      I2 => \notcollision_reg_i_3__10_2\(0),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \notcollision_i_10__10_n_0\
    );
\notcollision_i_10__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \notcollision_reg_i_3__11_0\(11),
      I2 => \notcollision_reg_i_3__11_0\(12),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \notcollision_i_10__11_n_0\
    );
\notcollision_i_10__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \notcollision_reg_i_3__12_1\(3),
      I2 => \notcollision_reg_i_3__12_2\(0),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \notcollision_i_10__12_n_0\
    );
\notcollision_i_10__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \notcollision_reg_i_3__4_1\(3),
      I2 => \notcollision_reg_i_3__4_2\(0),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \notcollision_i_10__4_n_0\
    );
\notcollision_i_10__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \notcollision_reg_i_3__5_0\(11),
      I2 => \notcollision_reg_i_3__5_0\(12),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \notcollision_i_10__5_n_0\
    );
\notcollision_i_10__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \notcollision_reg_i_3__6_1\(3),
      I2 => \notcollision_reg_i_3__6_2\(0),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \notcollision_i_10__6_n_0\
    );
\notcollision_i_10__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \notcollision_reg_i_3__7_0\(11),
      I2 => \notcollision_reg_i_3__7_0\(12),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \notcollision_i_10__7_n_0\
    );
\notcollision_i_10__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \notcollision_reg_i_3__8_1\(3),
      I2 => \notcollision_reg_i_3__8_2\(0),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \notcollision_i_10__8_n_0\
    );
\notcollision_i_10__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \notcollision_reg_i_3__9_0\(11),
      I2 => \notcollision_reg_i_3__9_0\(12),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \notcollision_i_10__9_n_0\
    );
\notcollision_i_11__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \notcollision_reg_i_3__10_1\(1),
      I2 => \notcollision_reg_i_3__10_1\(2),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \notcollision_i_11__10_n_0\
    );
\notcollision_i_11__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \notcollision_reg_i_3__11_0\(9),
      I2 => \notcollision_reg_i_3__11_0\(10),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \notcollision_i_11__11_n_0\
    );
\notcollision_i_11__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \notcollision_reg_i_3__12_1\(1),
      I2 => \notcollision_reg_i_3__12_1\(2),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \notcollision_i_11__12_n_0\
    );
\notcollision_i_11__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \notcollision_reg_i_3__4_1\(1),
      I2 => \notcollision_reg_i_3__4_1\(2),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \notcollision_i_11__4_n_0\
    );
\notcollision_i_11__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \notcollision_reg_i_3__5_0\(9),
      I2 => \notcollision_reg_i_3__5_0\(10),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \notcollision_i_11__5_n_0\
    );
\notcollision_i_11__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \notcollision_reg_i_3__6_1\(1),
      I2 => \notcollision_reg_i_3__6_1\(2),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \notcollision_i_11__6_n_0\
    );
\notcollision_i_11__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \notcollision_reg_i_3__7_0\(9),
      I2 => \notcollision_reg_i_3__7_0\(10),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \notcollision_i_11__7_n_0\
    );
\notcollision_i_11__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \notcollision_reg_i_3__8_1\(1),
      I2 => \notcollision_reg_i_3__8_1\(2),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \notcollision_i_11__8_n_0\
    );
\notcollision_i_11__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \notcollision_reg_i_3__9_0\(9),
      I2 => \notcollision_reg_i_3__9_0\(10),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \notcollision_i_11__9_n_0\
    );
\notcollision_i_12__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \notcollision_reg_i_3__10_0\(2),
      I2 => \notcollision_reg_i_3__10_1\(0),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \notcollision_i_12__10_n_0\
    );
\notcollision_i_12__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \notcollision_reg_i_3__11_0\(7),
      I2 => \notcollision_reg_i_3__11_0\(8),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \notcollision_i_12__11_n_0\
    );
\notcollision_i_12__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \notcollision_reg_i_3__12_0\(2),
      I2 => \notcollision_reg_i_3__12_1\(0),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \notcollision_i_12__12_n_0\
    );
\notcollision_i_12__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \notcollision_reg_i_3__4_0\(2),
      I2 => \notcollision_reg_i_3__4_1\(0),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \notcollision_i_12__4_n_0\
    );
\notcollision_i_12__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \notcollision_reg_i_3__5_0\(7),
      I2 => \notcollision_reg_i_3__5_0\(8),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \notcollision_i_12__5_n_0\
    );
\notcollision_i_12__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \notcollision_reg_i_3__6_0\(2),
      I2 => \notcollision_reg_i_3__6_1\(0),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \notcollision_i_12__6_n_0\
    );
\notcollision_i_12__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \notcollision_reg_i_3__7_0\(7),
      I2 => \notcollision_reg_i_3__7_0\(8),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \notcollision_i_12__7_n_0\
    );
\notcollision_i_12__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \notcollision_reg_i_3__8_0\(2),
      I2 => \notcollision_reg_i_3__8_1\(0),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \notcollision_i_12__8_n_0\
    );
\notcollision_i_12__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \notcollision_reg_i_3__9_0\(7),
      I2 => \notcollision_reg_i_3__9_0\(8),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \notcollision_i_12__9_n_0\
    );
notcollision_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => sprite_e1_x(6),
      I2 => sprite_e1_x(7),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => notcollision_i_22_n_0
    );
\notcollision_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \notcollision_reg_i_5__0_5\,
      I2 => \notcollision_reg_i_2__0_0\(1),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \notcollision_i_22__0_n_0\
    );
\notcollision_i_22__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => sprite_e3_x(6),
      I2 => sprite_e3_x(7),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \notcollision_i_22__1_n_0\
    );
\notcollision_i_22__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \notcollision_reg_i_5__2_5\,
      I2 => \notcollision_reg_i_2__2_0\(1),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \notcollision_i_22__2_n_0\
    );
\notcollision_i_22__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => sprite_e5_x(6),
      I2 => sprite_e5_x(7),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \notcollision_i_22__3_n_0\
    );
notcollision_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => sprite_e1_x(4),
      I2 => sprite_e1_x(5),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => notcollision_i_23_n_0
    );
\notcollision_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \notcollision_reg_i_5__0_4\,
      I2 => \notcollision_reg_i_2__0_0\(0),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \notcollision_i_23__0_n_0\
    );
\notcollision_i_23__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => sprite_e3_x(4),
      I2 => sprite_e3_x(5),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \notcollision_i_23__1_n_0\
    );
\notcollision_i_23__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__10_2\(1),
      I1 => \^sprite_x_reg[15]_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => \notcollision_reg_i_5__10_2\(2),
      O => \notcollision_i_23__10_n_0\
    );
\notcollision_i_23__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__11_2\(1),
      I1 => \^sprite_x_reg[15]_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => \notcollision_reg_i_5__11_2\(2),
      O => \notcollision_i_23__11_n_0\
    );
\notcollision_i_23__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__12_2\(1),
      I1 => \^sprite_x_reg[15]_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => \notcollision_reg_i_5__12_2\(2),
      O => \notcollision_i_23__12_n_0\
    );
\notcollision_i_23__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \notcollision_reg_i_5__2_4\,
      I2 => \notcollision_reg_i_2__2_0\(0),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \notcollision_i_23__2_n_0\
    );
\notcollision_i_23__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => sprite_e5_x(4),
      I2 => sprite_e5_x(5),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \notcollision_i_23__3_n_0\
    );
\notcollision_i_23__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__4_1\(1),
      I1 => \^sprite_x_reg[15]_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => \notcollision_reg_i_5__4_1\(2),
      O => \notcollision_i_23__4_n_0\
    );
\notcollision_i_23__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__5_2\(1),
      I1 => \^sprite_x_reg[15]_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => \notcollision_reg_i_5__5_2\(2),
      O => \notcollision_i_23__5_n_0\
    );
\notcollision_i_23__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__6_2\(1),
      I1 => \^sprite_x_reg[15]_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => \notcollision_reg_i_5__6_2\(2),
      O => \notcollision_i_23__6_n_0\
    );
\notcollision_i_23__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__7_2\(1),
      I1 => \^sprite_x_reg[15]_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => \notcollision_reg_i_5__7_2\(2),
      O => \notcollision_i_23__7_n_0\
    );
\notcollision_i_23__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__8_2\(1),
      I1 => \^sprite_x_reg[15]_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => \notcollision_reg_i_5__8_2\(2),
      O => \notcollision_i_23__8_n_0\
    );
\notcollision_i_23__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__9_2\(1),
      I1 => \^sprite_x_reg[15]_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => \notcollision_reg_i_5__9_2\(2),
      O => \notcollision_i_23__9_n_0\
    );
notcollision_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => sprite_e1_x(2),
      I2 => sprite_e1_x(3),
      I3 => \^sprite_x_reg[15]_0\(3),
      O => notcollision_i_24_n_0
    );
\notcollision_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \notcollision_reg_i_5__0_2\,
      I2 => \notcollision_reg_i_5__0_3\,
      I3 => \^sprite_x_reg[15]_0\(3),
      O => \notcollision_i_24__0_n_0\
    );
\notcollision_i_24__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => sprite_e3_x(2),
      I2 => sprite_e3_x(3),
      I3 => \^sprite_x_reg[15]_0\(3),
      O => \notcollision_i_24__1_n_0\
    );
\notcollision_i_24__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__10_1\(3),
      I1 => \^sprite_x_reg[15]_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => \notcollision_reg_i_5__10_2\(0),
      O => \notcollision_i_24__10_n_0\
    );
\notcollision_i_24__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__11_1\(3),
      I1 => \^sprite_x_reg[15]_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => \notcollision_reg_i_5__11_2\(0),
      O => \notcollision_i_24__11_n_0\
    );
\notcollision_i_24__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__12_1\(3),
      I1 => \^sprite_x_reg[15]_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => \notcollision_reg_i_5__12_2\(0),
      O => \notcollision_i_24__12_n_0\
    );
\notcollision_i_24__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \notcollision_reg_i_5__2_2\,
      I2 => \notcollision_reg_i_5__2_3\,
      I3 => \^sprite_x_reg[15]_0\(3),
      O => \notcollision_i_24__2_n_0\
    );
\notcollision_i_24__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => sprite_e5_x(2),
      I2 => sprite_e5_x(3),
      I3 => \^sprite_x_reg[15]_0\(3),
      O => \notcollision_i_24__3_n_0\
    );
\notcollision_i_24__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__4_0\(3),
      I1 => \^sprite_x_reg[15]_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => \notcollision_reg_i_5__4_1\(0),
      O => \notcollision_i_24__4_n_0\
    );
\notcollision_i_24__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__5_1\(3),
      I1 => \^sprite_x_reg[15]_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => \notcollision_reg_i_5__5_2\(0),
      O => \notcollision_i_24__5_n_0\
    );
\notcollision_i_24__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__6_1\(3),
      I1 => \^sprite_x_reg[15]_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => \notcollision_reg_i_5__6_2\(0),
      O => \notcollision_i_24__6_n_0\
    );
\notcollision_i_24__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__7_1\(3),
      I1 => \^sprite_x_reg[15]_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => \notcollision_reg_i_5__7_2\(0),
      O => \notcollision_i_24__7_n_0\
    );
\notcollision_i_24__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__8_1\(3),
      I1 => \^sprite_x_reg[15]_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => \notcollision_reg_i_5__8_2\(0),
      O => \notcollision_i_24__8_n_0\
    );
\notcollision_i_24__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__9_1\(3),
      I1 => \^sprite_x_reg[15]_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => \notcollision_reg_i_5__9_2\(0),
      O => \notcollision_i_24__9_n_0\
    );
notcollision_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => sprite_e1_x(0),
      I2 => sprite_e1_x(1),
      I3 => \^sprite_x_reg[15]_0\(1),
      O => notcollision_i_25_n_0
    );
\notcollision_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \notcollision_reg_i_5__0_0\,
      I2 => \notcollision_reg_i_5__0_1\,
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \notcollision_i_25__0_n_0\
    );
\notcollision_i_25__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => sprite_e3_x(0),
      I2 => sprite_e3_x(1),
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \notcollision_i_25__1_n_0\
    );
\notcollision_i_25__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__10_1\(1),
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \notcollision_reg_i_5__10_1\(2),
      O => \notcollision_i_25__10_n_0\
    );
\notcollision_i_25__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__11_1\(1),
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \notcollision_reg_i_5__11_1\(2),
      O => \notcollision_i_25__11_n_0\
    );
\notcollision_i_25__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__12_1\(1),
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \notcollision_reg_i_5__12_1\(2),
      O => \notcollision_i_25__12_n_0\
    );
\notcollision_i_25__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \notcollision_reg_i_5__2_0\,
      I2 => \notcollision_reg_i_5__2_1\,
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \notcollision_i_25__2_n_0\
    );
\notcollision_i_25__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => sprite_e5_x(0),
      I2 => sprite_e5_x(1),
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \notcollision_i_25__3_n_0\
    );
\notcollision_i_25__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__4_0\(1),
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \notcollision_reg_i_5__4_0\(2),
      O => \notcollision_i_25__4_n_0\
    );
\notcollision_i_25__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__5_1\(1),
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \notcollision_reg_i_5__5_1\(2),
      O => \notcollision_i_25__5_n_0\
    );
\notcollision_i_25__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__6_1\(1),
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \notcollision_reg_i_5__6_1\(2),
      O => \notcollision_i_25__6_n_0\
    );
\notcollision_i_25__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__7_1\(1),
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \notcollision_reg_i_5__7_1\(2),
      O => \notcollision_i_25__7_n_0\
    );
\notcollision_i_25__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__8_1\(1),
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \notcollision_reg_i_5__8_1\(2),
      O => \notcollision_i_25__8_n_0\
    );
\notcollision_i_25__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__9_1\(1),
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \notcollision_reg_i_5__9_1\(2),
      O => \notcollision_i_25__9_n_0\
    );
\notcollision_i_26__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__10_0\(3),
      I1 => \^sprite_x_reg[15]_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \notcollision_reg_i_5__10_1\(0),
      O => \notcollision_i_26__10_n_0\
    );
\notcollision_i_26__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__11_0\(3),
      I1 => \^sprite_x_reg[15]_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \notcollision_reg_i_5__11_1\(0),
      O => \notcollision_i_26__11_n_0\
    );
\notcollision_i_26__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__12_0\(3),
      I1 => \^sprite_x_reg[15]_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \notcollision_reg_i_5__12_1\(0),
      O => \notcollision_i_26__12_n_0\
    );
\notcollision_i_26__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => O(3),
      I1 => \^sprite_x_reg[15]_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \notcollision_reg_i_5__4_0\(0),
      O => \notcollision_i_26__4_n_0\
    );
\notcollision_i_26__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__5_0\(3),
      I1 => \^sprite_x_reg[15]_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \notcollision_reg_i_5__5_1\(0),
      O => \notcollision_i_26__5_n_0\
    );
\notcollision_i_26__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__6_0\(3),
      I1 => \^sprite_x_reg[15]_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \notcollision_reg_i_5__6_1\(0),
      O => \notcollision_i_26__6_n_0\
    );
\notcollision_i_26__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__7_0\(3),
      I1 => \^sprite_x_reg[15]_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \notcollision_reg_i_5__7_1\(0),
      O => \notcollision_i_26__7_n_0\
    );
\notcollision_i_26__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__8_0\(3),
      I1 => \^sprite_x_reg[15]_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \notcollision_reg_i_5__8_1\(0),
      O => \notcollision_i_26__8_n_0\
    );
\notcollision_i_26__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__9_0\(3),
      I1 => \^sprite_x_reg[15]_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \notcollision_reg_i_5__9_1\(0),
      O => \notcollision_i_26__9_n_0\
    );
\notcollision_i_27__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(15),
      I1 => \notcollision_reg_i_5__10_2\(2),
      I2 => \notcollision_reg_i_5__10_2\(1),
      I3 => \^sprite_x_reg[15]_0\(14),
      O => \notcollision_i_27__10_n_0\
    );
\notcollision_i_27__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(15),
      I1 => \notcollision_reg_i_5__11_2\(2),
      I2 => \notcollision_reg_i_5__11_2\(1),
      I3 => \^sprite_x_reg[15]_0\(14),
      O => \notcollision_i_27__11_n_0\
    );
\notcollision_i_27__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(15),
      I1 => \notcollision_reg_i_5__12_2\(2),
      I2 => \notcollision_reg_i_5__12_2\(1),
      I3 => \^sprite_x_reg[15]_0\(14),
      O => \notcollision_i_27__12_n_0\
    );
\notcollision_i_27__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(15),
      I1 => \notcollision_reg_i_5__4_1\(2),
      I2 => \notcollision_reg_i_5__4_1\(1),
      I3 => \^sprite_x_reg[15]_0\(14),
      O => \notcollision_i_27__4_n_0\
    );
\notcollision_i_27__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(15),
      I1 => \notcollision_reg_i_5__5_2\(2),
      I2 => \notcollision_reg_i_5__5_2\(1),
      I3 => \^sprite_x_reg[15]_0\(14),
      O => \notcollision_i_27__5_n_0\
    );
\notcollision_i_27__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(15),
      I1 => \notcollision_reg_i_5__6_2\(2),
      I2 => \notcollision_reg_i_5__6_2\(1),
      I3 => \^sprite_x_reg[15]_0\(14),
      O => \notcollision_i_27__6_n_0\
    );
\notcollision_i_27__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(15),
      I1 => \notcollision_reg_i_5__7_2\(2),
      I2 => \notcollision_reg_i_5__7_2\(1),
      I3 => \^sprite_x_reg[15]_0\(14),
      O => \notcollision_i_27__7_n_0\
    );
\notcollision_i_27__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(15),
      I1 => \notcollision_reg_i_5__8_2\(2),
      I2 => \notcollision_reg_i_5__8_2\(1),
      I3 => \^sprite_x_reg[15]_0\(14),
      O => \notcollision_i_27__8_n_0\
    );
\notcollision_i_27__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(15),
      I1 => \notcollision_reg_i_5__9_2\(2),
      I2 => \notcollision_reg_i_5__9_2\(1),
      I3 => \^sprite_x_reg[15]_0\(14),
      O => \notcollision_i_27__9_n_0\
    );
\notcollision_i_28__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \notcollision_reg_i_5__10_2\(0),
      I2 => \notcollision_reg_i_5__10_1\(3),
      I3 => \^sprite_x_reg[15]_0\(12),
      O => \notcollision_i_28__10_n_0\
    );
\notcollision_i_28__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \notcollision_reg_i_5__11_2\(0),
      I2 => \notcollision_reg_i_5__11_1\(3),
      I3 => \^sprite_x_reg[15]_0\(12),
      O => \notcollision_i_28__11_n_0\
    );
\notcollision_i_28__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \notcollision_reg_i_5__12_2\(0),
      I2 => \notcollision_reg_i_5__12_1\(3),
      I3 => \^sprite_x_reg[15]_0\(12),
      O => \notcollision_i_28__12_n_0\
    );
\notcollision_i_28__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \notcollision_reg_i_5__4_1\(0),
      I2 => \notcollision_reg_i_5__4_0\(3),
      I3 => \^sprite_x_reg[15]_0\(12),
      O => \notcollision_i_28__4_n_0\
    );
\notcollision_i_28__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \notcollision_reg_i_5__5_2\(0),
      I2 => \notcollision_reg_i_5__5_1\(3),
      I3 => \^sprite_x_reg[15]_0\(12),
      O => \notcollision_i_28__5_n_0\
    );
\notcollision_i_28__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \notcollision_reg_i_5__6_2\(0),
      I2 => \notcollision_reg_i_5__6_1\(3),
      I3 => \^sprite_x_reg[15]_0\(12),
      O => \notcollision_i_28__6_n_0\
    );
\notcollision_i_28__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \notcollision_reg_i_5__7_2\(0),
      I2 => \notcollision_reg_i_5__7_1\(3),
      I3 => \^sprite_x_reg[15]_0\(12),
      O => \notcollision_i_28__7_n_0\
    );
\notcollision_i_28__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \notcollision_reg_i_5__8_2\(0),
      I2 => \notcollision_reg_i_5__8_1\(3),
      I3 => \^sprite_x_reg[15]_0\(12),
      O => \notcollision_i_28__8_n_0\
    );
\notcollision_i_28__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \notcollision_reg_i_5__9_2\(0),
      I2 => \notcollision_reg_i_5__9_1\(3),
      I3 => \^sprite_x_reg[15]_0\(12),
      O => \notcollision_i_28__9_n_0\
    );
\notcollision_i_29__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \notcollision_reg_i_5__10_1\(2),
      I2 => \notcollision_reg_i_5__10_1\(1),
      I3 => \^sprite_x_reg[15]_0\(10),
      O => \notcollision_i_29__10_n_0\
    );
\notcollision_i_29__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \notcollision_reg_i_5__11_1\(2),
      I2 => \notcollision_reg_i_5__11_1\(1),
      I3 => \^sprite_x_reg[15]_0\(10),
      O => \notcollision_i_29__11_n_0\
    );
\notcollision_i_29__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \notcollision_reg_i_5__12_1\(2),
      I2 => \notcollision_reg_i_5__12_1\(1),
      I3 => \^sprite_x_reg[15]_0\(10),
      O => \notcollision_i_29__12_n_0\
    );
\notcollision_i_29__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \notcollision_reg_i_5__4_0\(2),
      I2 => \notcollision_reg_i_5__4_0\(1),
      I3 => \^sprite_x_reg[15]_0\(10),
      O => \notcollision_i_29__4_n_0\
    );
\notcollision_i_29__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \notcollision_reg_i_5__5_1\(2),
      I2 => \notcollision_reg_i_5__5_1\(1),
      I3 => \^sprite_x_reg[15]_0\(10),
      O => \notcollision_i_29__5_n_0\
    );
\notcollision_i_29__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \notcollision_reg_i_5__6_1\(2),
      I2 => \notcollision_reg_i_5__6_1\(1),
      I3 => \^sprite_x_reg[15]_0\(10),
      O => \notcollision_i_29__6_n_0\
    );
\notcollision_i_29__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \notcollision_reg_i_5__7_1\(2),
      I2 => \notcollision_reg_i_5__7_1\(1),
      I3 => \^sprite_x_reg[15]_0\(10),
      O => \notcollision_i_29__7_n_0\
    );
\notcollision_i_29__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \notcollision_reg_i_5__8_1\(2),
      I2 => \notcollision_reg_i_5__8_1\(1),
      I3 => \^sprite_x_reg[15]_0\(10),
      O => \notcollision_i_29__8_n_0\
    );
\notcollision_i_29__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \notcollision_reg_i_5__9_1\(2),
      I2 => \notcollision_reg_i_5__9_1\(1),
      I3 => \^sprite_x_reg[15]_0\(10),
      O => \notcollision_i_29__9_n_0\
    );
notcollision_i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      O => notcollision_i_30_n_0
    );
\notcollision_i_30__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      O => \notcollision_i_30__0_n_0\
    );
\notcollision_i_30__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      O => \notcollision_i_30__1_n_0\
    );
\notcollision_i_30__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \notcollision_reg_i_5__10_1\(0),
      I2 => \notcollision_reg_i_5__10_0\(3),
      I3 => \^sprite_x_reg[15]_0\(8),
      O => \notcollision_i_30__10_n_0\
    );
\notcollision_i_30__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \notcollision_reg_i_5__11_1\(0),
      I2 => \notcollision_reg_i_5__11_0\(3),
      I3 => \^sprite_x_reg[15]_0\(8),
      O => \notcollision_i_30__11_n_0\
    );
\notcollision_i_30__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \notcollision_reg_i_5__12_1\(0),
      I2 => \notcollision_reg_i_5__12_0\(3),
      I3 => \^sprite_x_reg[15]_0\(8),
      O => \notcollision_i_30__12_n_0\
    );
\notcollision_i_30__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      O => \notcollision_i_30__2_n_0\
    );
\notcollision_i_30__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      O => \notcollision_i_30__3_n_0\
    );
\notcollision_i_30__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \notcollision_reg_i_5__4_0\(0),
      I2 => O(3),
      I3 => \^sprite_x_reg[15]_0\(8),
      O => \notcollision_i_30__4_n_0\
    );
\notcollision_i_30__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \notcollision_reg_i_5__5_1\(0),
      I2 => \notcollision_reg_i_5__5_0\(3),
      I3 => \^sprite_x_reg[15]_0\(8),
      O => \notcollision_i_30__5_n_0\
    );
\notcollision_i_30__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \notcollision_reg_i_5__6_1\(0),
      I2 => \notcollision_reg_i_5__6_0\(3),
      I3 => \^sprite_x_reg[15]_0\(8),
      O => \notcollision_i_30__6_n_0\
    );
\notcollision_i_30__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \notcollision_reg_i_5__7_1\(0),
      I2 => \notcollision_reg_i_5__7_0\(3),
      I3 => \^sprite_x_reg[15]_0\(8),
      O => \notcollision_i_30__7_n_0\
    );
\notcollision_i_30__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \notcollision_reg_i_5__8_1\(0),
      I2 => \notcollision_reg_i_5__8_0\(3),
      I3 => \^sprite_x_reg[15]_0\(8),
      O => \notcollision_i_30__8_n_0\
    );
\notcollision_i_30__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \notcollision_reg_i_5__9_1\(0),
      I2 => \notcollision_reg_i_5__9_0\(3),
      I3 => \^sprite_x_reg[15]_0\(8),
      O => \notcollision_i_30__9_n_0\
    );
notcollision_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => notcollision_reg_i_8_5(0),
      I2 => \notcollision_reg_i_3__4_0\(1),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => notcollision_i_32_n_0
    );
\notcollision_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \notcollision_reg_i_3__5_0\(5),
      I2 => \notcollision_reg_i_3__5_0\(6),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \notcollision_i_32__0_n_0\
    );
\notcollision_i_32__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \notcollision_reg_i_8__1_5\(0),
      I2 => \notcollision_reg_i_3__6_0\(1),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \notcollision_i_32__1_n_0\
    );
\notcollision_i_32__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      I1 => \^sprite_y_reg[6]_0\,
      O => \notcollision_i_32__10_n_0\
    );
\notcollision_i_32__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      I1 => \^sprite_y_reg[6]_0\,
      O => \notcollision_i_32__11_n_0\
    );
\notcollision_i_32__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      I1 => \^sprite_y_reg[6]_0\,
      O => \notcollision_i_32__12_n_0\
    );
\notcollision_i_32__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \notcollision_reg_i_3__7_0\(5),
      I2 => \notcollision_reg_i_3__7_0\(6),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \notcollision_i_32__2_n_0\
    );
\notcollision_i_32__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \notcollision_reg_i_8__3_5\(0),
      I2 => \notcollision_reg_i_3__8_0\(1),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \notcollision_i_32__3_n_0\
    );
\notcollision_i_32__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \notcollision_reg_i_3__9_0\(5),
      I2 => \notcollision_reg_i_3__9_0\(6),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \notcollision_i_32__4_n_0\
    );
\notcollision_i_32__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \notcollision_reg_i_8__5_5\(0),
      I2 => \notcollision_reg_i_3__10_0\(1),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \notcollision_i_32__5_n_0\
    );
\notcollision_i_32__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \notcollision_reg_i_3__11_0\(5),
      I2 => \notcollision_reg_i_3__11_0\(6),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \notcollision_i_32__6_n_0\
    );
\notcollision_i_32__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \notcollision_reg_i_8__7_5\(0),
      I2 => \notcollision_reg_i_3__12_0\(1),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \notcollision_i_32__7_n_0\
    );
\notcollision_i_32__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      I1 => \^sprite_y_reg[6]_0\,
      O => \notcollision_i_32__8_n_0\
    );
\notcollision_i_32__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      I1 => \^sprite_y_reg[6]_0\,
      O => \notcollision_i_32__9_n_0\
    );
notcollision_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => notcollision_reg_i_8_4,
      I2 => \notcollision_reg_i_3__4_0\(0),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => notcollision_i_33_n_0
    );
\notcollision_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \notcollision_reg_i_3__5_0\(3),
      I2 => \notcollision_reg_i_3__5_0\(4),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \notcollision_i_33__0_n_0\
    );
\notcollision_i_33__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \notcollision_reg_i_8__1_4\,
      I2 => \notcollision_reg_i_3__6_0\(0),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \notcollision_i_33__1_n_0\
    );
\notcollision_i_33__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[4]_0\,
      I1 => \^sprite_y_reg[5]_0\,
      O => \notcollision_i_33__10_n_0\
    );
\notcollision_i_33__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[4]_0\,
      I1 => \^sprite_y_reg[5]_0\,
      O => \notcollision_i_33__11_n_0\
    );
\notcollision_i_33__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[4]_0\,
      I1 => \^sprite_y_reg[5]_0\,
      O => \notcollision_i_33__12_n_0\
    );
\notcollision_i_33__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \notcollision_reg_i_3__7_0\(3),
      I2 => \notcollision_reg_i_3__7_0\(4),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \notcollision_i_33__2_n_0\
    );
\notcollision_i_33__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \notcollision_reg_i_8__3_4\,
      I2 => \notcollision_reg_i_3__8_0\(0),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \notcollision_i_33__3_n_0\
    );
\notcollision_i_33__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \notcollision_reg_i_3__9_0\(3),
      I2 => \notcollision_reg_i_3__9_0\(4),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \notcollision_i_33__4_n_0\
    );
\notcollision_i_33__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \notcollision_reg_i_8__5_4\,
      I2 => \notcollision_reg_i_3__10_0\(0),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \notcollision_i_33__5_n_0\
    );
\notcollision_i_33__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \notcollision_reg_i_3__11_0\(3),
      I2 => \notcollision_reg_i_3__11_0\(4),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \notcollision_i_33__6_n_0\
    );
\notcollision_i_33__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \notcollision_reg_i_8__7_4\,
      I2 => \notcollision_reg_i_3__12_0\(0),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \notcollision_i_33__7_n_0\
    );
\notcollision_i_33__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[4]_0\,
      I1 => \^sprite_y_reg[5]_0\,
      O => \notcollision_i_33__8_n_0\
    );
\notcollision_i_33__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[4]_0\,
      I1 => \^sprite_y_reg[5]_0\,
      O => \notcollision_i_33__9_n_0\
    );
notcollision_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => notcollision_reg_i_8_2,
      I2 => notcollision_reg_i_8_3,
      I3 => \^sprite_x_reg[15]_0\(3),
      O => notcollision_i_34_n_0
    );
\notcollision_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \notcollision_reg_i_3__5_0\(1),
      I2 => \notcollision_reg_i_3__5_0\(2),
      I3 => \^sprite_x_reg[15]_0\(3),
      O => \notcollision_i_34__0_n_0\
    );
\notcollision_i_34__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \notcollision_reg_i_8__1_2\,
      I2 => \notcollision_reg_i_8__1_3\,
      I3 => \^sprite_x_reg[15]_0\(3),
      O => \notcollision_i_34__1_n_0\
    );
\notcollision_i_34__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \notcollision_reg_i_3__7_0\(1),
      I2 => \notcollision_reg_i_3__7_0\(2),
      I3 => \^sprite_x_reg[15]_0\(3),
      O => \notcollision_i_34__2_n_0\
    );
\notcollision_i_34__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \notcollision_reg_i_8__3_2\,
      I2 => \notcollision_reg_i_8__3_3\,
      I3 => \^sprite_x_reg[15]_0\(3),
      O => \notcollision_i_34__3_n_0\
    );
\notcollision_i_34__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \notcollision_reg_i_3__9_0\(1),
      I2 => \notcollision_reg_i_3__9_0\(2),
      I3 => \^sprite_x_reg[15]_0\(3),
      O => \notcollision_i_34__4_n_0\
    );
\notcollision_i_34__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \notcollision_reg_i_8__5_2\,
      I2 => \notcollision_reg_i_8__5_3\,
      I3 => \^sprite_x_reg[15]_0\(3),
      O => \notcollision_i_34__5_n_0\
    );
\notcollision_i_34__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \notcollision_reg_i_3__11_0\(1),
      I2 => \notcollision_reg_i_3__11_0\(2),
      I3 => \^sprite_x_reg[15]_0\(3),
      O => \notcollision_i_34__6_n_0\
    );
\notcollision_i_34__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \notcollision_reg_i_8__7_2\,
      I2 => \notcollision_reg_i_8__7_3\,
      I3 => \^sprite_x_reg[15]_0\(3),
      O => \notcollision_i_34__7_n_0\
    );
notcollision_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => notcollision_reg_i_8_0,
      I2 => notcollision_reg_i_8_1,
      I3 => \^sprite_x_reg[15]_0\(1),
      O => notcollision_i_35_n_0
    );
\notcollision_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => D(0),
      I2 => \notcollision_reg_i_3__5_0\(0),
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \notcollision_i_35__0_n_0\
    );
\notcollision_i_35__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \notcollision_reg_i_8__1_0\,
      I2 => \notcollision_reg_i_8__1_1\,
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \notcollision_i_35__1_n_0\
    );
\notcollision_i_35__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \notcollision_reg_i_8__2_0\(0),
      I2 => \notcollision_reg_i_3__7_0\(0),
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \notcollision_i_35__2_n_0\
    );
\notcollision_i_35__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \notcollision_reg_i_8__3_0\,
      I2 => \notcollision_reg_i_8__3_1\,
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \notcollision_i_35__3_n_0\
    );
\notcollision_i_35__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \notcollision_reg_i_8__4_0\(0),
      I2 => \notcollision_reg_i_3__9_0\(0),
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \notcollision_i_35__4_n_0\
    );
\notcollision_i_35__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \notcollision_reg_i_8__5_0\,
      I2 => \notcollision_reg_i_8__5_1\,
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \notcollision_i_35__5_n_0\
    );
\notcollision_i_35__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \notcollision_reg_i_8__6_0\(0),
      I2 => \notcollision_reg_i_3__11_0\(0),
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \notcollision_i_35__6_n_0\
    );
\notcollision_i_35__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \notcollision_reg_i_8__7_0\,
      I2 => \notcollision_reg_i_8__7_1\,
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \notcollision_i_35__7_n_0\
    );
\notcollision_i_40__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      O => \notcollision_i_40__0_n_0\
    );
\notcollision_i_40__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      O => \notcollision_i_40__1_n_0\
    );
\notcollision_i_40__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      O => \notcollision_i_40__2_n_0\
    );
\notcollision_i_40__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      O => \notcollision_i_40__3_n_0\
    );
\notcollision_i_40__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      O => \notcollision_i_40__4_n_0\
    );
\notcollision_i_40__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      O => \notcollision_i_40__5_n_0\
    );
\notcollision_i_40__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      O => \notcollision_i_40__6_n_0\
    );
\notcollision_i_40__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      O => \notcollision_i_40__7_n_0\
    );
\notcollision_i_40__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      O => \notcollision_i_40__8_n_0\
    );
notcollision_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(15),
      I1 => notcollision_reg_i_19(9),
      I2 => notcollision_reg_i_19(8),
      I3 => \^sprite_x_reg[15]_0\(14),
      O => \sprite_x_reg[15]_1\(3)
    );
\notcollision_i_41__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(15),
      I1 => \notcollision_reg_i_19__0\(9),
      I2 => \notcollision_reg_i_19__0\(8),
      I3 => \^sprite_x_reg[15]_0\(14),
      O => \sprite_x_reg[15]_2\(3)
    );
\notcollision_i_41__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(15),
      I1 => \notcollision_reg_i_19__1\(9),
      I2 => \notcollision_reg_i_19__1\(8),
      I3 => \^sprite_x_reg[15]_0\(14),
      O => \sprite_x_reg[15]_3\(3)
    );
\notcollision_i_41__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(15),
      I1 => \notcollision_reg_i_19__2\(9),
      I2 => \notcollision_reg_i_19__2\(8),
      I3 => \^sprite_x_reg[15]_0\(14),
      O => \sprite_x_reg[15]_4\(3)
    );
\notcollision_i_41__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(15),
      I1 => \notcollision_reg_i_19__3\(9),
      I2 => \notcollision_reg_i_19__3\(8),
      I3 => \^sprite_x_reg[15]_0\(14),
      O => \sprite_x_reg[15]_5\(3)
    );
notcollision_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => notcollision_reg_i_19(7),
      I2 => notcollision_reg_i_19(6),
      I3 => \^sprite_x_reg[15]_0\(12),
      O => \sprite_x_reg[15]_1\(2)
    );
\notcollision_i_42__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \notcollision_reg_i_19__0\(7),
      I2 => \notcollision_reg_i_19__0\(6),
      I3 => \^sprite_x_reg[15]_0\(12),
      O => \sprite_x_reg[15]_2\(2)
    );
\notcollision_i_42__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \notcollision_reg_i_19__1\(7),
      I2 => \notcollision_reg_i_19__1\(6),
      I3 => \^sprite_x_reg[15]_0\(12),
      O => \sprite_x_reg[15]_3\(2)
    );
\notcollision_i_42__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      I1 => \^sprite_y_reg[6]_0\,
      O => \notcollision_i_42__10_n_0\
    );
\notcollision_i_42__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      I1 => \^sprite_y_reg[6]_0\,
      O => \notcollision_i_42__11_n_0\
    );
\notcollision_i_42__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      I1 => \^sprite_y_reg[6]_0\,
      O => \notcollision_i_42__12_n_0\
    );
\notcollision_i_42__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \notcollision_reg_i_19__2\(7),
      I2 => \notcollision_reg_i_19__2\(6),
      I3 => \^sprite_x_reg[15]_0\(12),
      O => \sprite_x_reg[15]_4\(2)
    );
\notcollision_i_42__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \notcollision_reg_i_19__3\(7),
      I2 => \notcollision_reg_i_19__3\(6),
      I3 => \^sprite_x_reg[15]_0\(12),
      O => \sprite_x_reg[15]_5\(2)
    );
\notcollision_i_42__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      I1 => \^sprite_y_reg[6]_0\,
      O => \notcollision_i_42__4_n_0\
    );
\notcollision_i_42__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      I1 => \^sprite_y_reg[6]_0\,
      O => \notcollision_i_42__5_n_0\
    );
\notcollision_i_42__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      I1 => \^sprite_y_reg[6]_0\,
      O => \notcollision_i_42__6_n_0\
    );
\notcollision_i_42__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      I1 => \^sprite_y_reg[6]_0\,
      O => \notcollision_i_42__7_n_0\
    );
\notcollision_i_42__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      I1 => \^sprite_y_reg[6]_0\,
      O => \notcollision_i_42__8_n_0\
    );
\notcollision_i_42__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      I1 => \^sprite_y_reg[6]_0\,
      O => \notcollision_i_42__9_n_0\
    );
notcollision_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => notcollision_reg_i_19(5),
      I2 => notcollision_reg_i_19(4),
      I3 => \^sprite_x_reg[15]_0\(10),
      O => \sprite_x_reg[15]_1\(1)
    );
\notcollision_i_43__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \notcollision_reg_i_19__0\(5),
      I2 => \notcollision_reg_i_19__0\(4),
      I3 => \^sprite_x_reg[15]_0\(10),
      O => \sprite_x_reg[15]_2\(1)
    );
\notcollision_i_43__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \notcollision_reg_i_19__1\(5),
      I2 => \notcollision_reg_i_19__1\(4),
      I3 => \^sprite_x_reg[15]_0\(10),
      O => \sprite_x_reg[15]_3\(1)
    );
\notcollision_i_43__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[4]_0\,
      I1 => \^sprite_y_reg[5]_0\,
      O => \notcollision_i_43__10_n_0\
    );
\notcollision_i_43__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[4]_0\,
      I1 => \^sprite_y_reg[5]_0\,
      O => \notcollision_i_43__11_n_0\
    );
\notcollision_i_43__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[4]_0\,
      I1 => \^sprite_y_reg[5]_0\,
      O => \notcollision_i_43__12_n_0\
    );
\notcollision_i_43__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \notcollision_reg_i_19__2\(5),
      I2 => \notcollision_reg_i_19__2\(4),
      I3 => \^sprite_x_reg[15]_0\(10),
      O => \sprite_x_reg[15]_4\(1)
    );
\notcollision_i_43__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \notcollision_reg_i_19__3\(5),
      I2 => \notcollision_reg_i_19__3\(4),
      I3 => \^sprite_x_reg[15]_0\(10),
      O => \sprite_x_reg[15]_5\(1)
    );
\notcollision_i_43__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[4]_0\,
      I1 => \^sprite_y_reg[5]_0\,
      O => \notcollision_i_43__4_n_0\
    );
\notcollision_i_43__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[4]_0\,
      I1 => \^sprite_y_reg[5]_0\,
      O => \notcollision_i_43__5_n_0\
    );
\notcollision_i_43__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[4]_0\,
      I1 => \^sprite_y_reg[5]_0\,
      O => \notcollision_i_43__6_n_0\
    );
\notcollision_i_43__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[4]_0\,
      I1 => \^sprite_y_reg[5]_0\,
      O => \notcollision_i_43__7_n_0\
    );
\notcollision_i_43__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[4]_0\,
      I1 => \^sprite_y_reg[5]_0\,
      O => \notcollision_i_43__8_n_0\
    );
\notcollision_i_43__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[4]_0\,
      I1 => \^sprite_y_reg[5]_0\,
      O => \notcollision_i_43__9_n_0\
    );
notcollision_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => notcollision_reg_i_19(3),
      I2 => notcollision_reg_i_19(2),
      I3 => \^sprite_x_reg[15]_0\(8),
      O => \sprite_x_reg[15]_1\(0)
    );
\notcollision_i_44__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \notcollision_reg_i_19__0\(3),
      I2 => \notcollision_reg_i_19__0\(2),
      I3 => \^sprite_x_reg[15]_0\(8),
      O => \sprite_x_reg[15]_2\(0)
    );
\notcollision_i_44__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \notcollision_reg_i_19__1\(3),
      I2 => \notcollision_reg_i_19__1\(2),
      I3 => \^sprite_x_reg[15]_0\(8),
      O => \sprite_x_reg[15]_3\(0)
    );
\notcollision_i_44__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \notcollision_reg_i_19__2\(3),
      I2 => \notcollision_reg_i_19__2\(2),
      I3 => \^sprite_x_reg[15]_0\(8),
      O => \sprite_x_reg[15]_4\(0)
    );
\notcollision_i_44__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \notcollision_reg_i_19__3\(3),
      I2 => \notcollision_reg_i_19__3\(2),
      I3 => \^sprite_x_reg[15]_0\(8),
      O => \sprite_x_reg[15]_5\(0)
    );
\notcollision_i_46__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__10_0\(1),
      I1 => \^sprite_x_reg[15]_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \notcollision_reg_i_5__10_0\(2),
      O => \sprite_x_reg[6]_6\(1)
    );
\notcollision_i_46__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__11_0\(1),
      I1 => \^sprite_x_reg[15]_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \notcollision_reg_i_5__11_0\(2),
      O => \sprite_x_reg[6]_7\(1)
    );
\notcollision_i_46__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__12_0\(1),
      I1 => \^sprite_x_reg[15]_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \notcollision_reg_i_5__12_0\(2),
      O => \sprite_x_reg[6]_8\(1)
    );
\notcollision_i_46__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => O(1),
      I1 => \^sprite_x_reg[15]_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => O(2),
      O => \sprite_x_reg[6]_0\(1)
    );
\notcollision_i_46__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__5_0\(1),
      I1 => \^sprite_x_reg[15]_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \notcollision_reg_i_5__5_0\(2),
      O => \sprite_x_reg[6]_1\(1)
    );
\notcollision_i_46__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__6_0\(1),
      I1 => \^sprite_x_reg[15]_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \notcollision_reg_i_5__6_0\(2),
      O => \sprite_x_reg[6]_2\(1)
    );
\notcollision_i_46__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__7_0\(1),
      I1 => \^sprite_x_reg[15]_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \notcollision_reg_i_5__7_0\(2),
      O => \sprite_x_reg[6]_3\(1)
    );
\notcollision_i_46__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__8_0\(1),
      I1 => \^sprite_x_reg[15]_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \notcollision_reg_i_5__8_0\(2),
      O => \sprite_x_reg[6]_4\(1)
    );
\notcollision_i_46__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_5__9_0\(1),
      I1 => \^sprite_x_reg[15]_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \notcollision_reg_i_5__9_0\(2),
      O => \sprite_x_reg[6]_5\(1)
    );
\notcollision_i_47__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_8__5_4\,
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => \notcollision_reg_i_5__10_0\(0),
      O => \sprite_x_reg[6]_6\(0)
    );
\notcollision_i_47__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_3__11_0\(3),
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => \notcollision_reg_i_5__11_0\(0),
      O => \sprite_x_reg[6]_7\(0)
    );
\notcollision_i_47__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_8__7_4\,
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => \notcollision_reg_i_5__12_0\(0),
      O => \sprite_x_reg[6]_8\(0)
    );
\notcollision_i_47__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => notcollision_reg_i_8_4,
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => O(0),
      O => \sprite_x_reg[6]_0\(0)
    );
\notcollision_i_47__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_3__5_0\(3),
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => \notcollision_reg_i_5__5_0\(0),
      O => \sprite_x_reg[6]_1\(0)
    );
\notcollision_i_47__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_8__1_4\,
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => \notcollision_reg_i_5__6_0\(0),
      O => \sprite_x_reg[6]_2\(0)
    );
\notcollision_i_47__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_3__7_0\(3),
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => \notcollision_reg_i_5__7_0\(0),
      O => \sprite_x_reg[6]_3\(0)
    );
\notcollision_i_47__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_8__3_4\,
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => \notcollision_reg_i_5__8_0\(0),
      O => \sprite_x_reg[6]_4\(0)
    );
\notcollision_i_47__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \notcollision_reg_i_3__9_0\(3),
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => \notcollision_reg_i_5__9_0\(0),
      O => \sprite_x_reg[6]_5\(0)
    );
notcollision_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => notcollision_reg_i_19(1),
      I2 => notcollision_reg_i_19(0),
      I3 => \^sprite_x_reg[15]_0\(6),
      O => \sprite_x_reg[7]_0\(0)
    );
\notcollision_i_50__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \notcollision_reg_i_19__0\(1),
      I2 => \notcollision_reg_i_19__0\(0),
      I3 => \^sprite_x_reg[15]_0\(6),
      O => \sprite_x_reg[7]_1\(0)
    );
\notcollision_i_50__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \notcollision_reg_i_19__1\(1),
      I2 => \notcollision_reg_i_19__1\(0),
      I3 => \^sprite_x_reg[15]_0\(6),
      O => \sprite_x_reg[7]_2\(0)
    );
\notcollision_i_50__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \notcollision_reg_i_5__10_0\(2),
      I2 => \notcollision_reg_i_5__10_0\(1),
      I3 => \^sprite_x_reg[15]_0\(6),
      O => \sprite_x_reg[7]_11\(0)
    );
\notcollision_i_50__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \notcollision_reg_i_5__11_0\(2),
      I2 => \notcollision_reg_i_5__11_0\(1),
      I3 => \^sprite_x_reg[15]_0\(6),
      O => \sprite_x_reg[7]_12\(0)
    );
\notcollision_i_50__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \notcollision_reg_i_5__12_0\(2),
      I2 => \notcollision_reg_i_5__12_0\(1),
      I3 => \^sprite_x_reg[15]_0\(6),
      O => \sprite_x_reg[7]_13\(0)
    );
\notcollision_i_50__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \notcollision_reg_i_19__2\(1),
      I2 => \notcollision_reg_i_19__2\(0),
      I3 => \^sprite_x_reg[15]_0\(6),
      O => \sprite_x_reg[7]_3\(0)
    );
\notcollision_i_50__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \notcollision_reg_i_19__3\(1),
      I2 => \notcollision_reg_i_19__3\(0),
      I3 => \^sprite_x_reg[15]_0\(6),
      O => \sprite_x_reg[7]_4\(0)
    );
\notcollision_i_50__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => O(2),
      I2 => O(1),
      I3 => \^sprite_x_reg[15]_0\(6),
      O => \sprite_x_reg[7]_5\(0)
    );
\notcollision_i_50__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \notcollision_reg_i_5__5_0\(2),
      I2 => \notcollision_reg_i_5__5_0\(1),
      I3 => \^sprite_x_reg[15]_0\(6),
      O => \sprite_x_reg[7]_6\(0)
    );
\notcollision_i_50__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \notcollision_reg_i_5__6_0\(2),
      I2 => \notcollision_reg_i_5__6_0\(1),
      I3 => \^sprite_x_reg[15]_0\(6),
      O => \sprite_x_reg[7]_7\(0)
    );
\notcollision_i_50__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \notcollision_reg_i_5__7_0\(2),
      I2 => \notcollision_reg_i_5__7_0\(1),
      I3 => \^sprite_x_reg[15]_0\(6),
      O => \sprite_x_reg[7]_8\(0)
    );
\notcollision_i_50__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \notcollision_reg_i_5__8_0\(2),
      I2 => \notcollision_reg_i_5__8_0\(1),
      I3 => \^sprite_x_reg[15]_0\(6),
      O => \sprite_x_reg[7]_9\(0)
    );
\notcollision_i_50__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \notcollision_reg_i_5__9_0\(2),
      I2 => \notcollision_reg_i_5__9_0\(1),
      I3 => \^sprite_x_reg[15]_0\(6),
      O => \sprite_x_reg[7]_10\(0)
    );
notcollision_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => sprite_e1_x(14),
      I2 => sprite_e1_x(15),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => notcollision_i_6_n_0
    );
\notcollision_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \notcollision_reg_i_2__0_2\(1),
      I2 => \notcollision_reg_i_2__0_2\(2),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \notcollision_i_6__0_n_0\
    );
\notcollision_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => sprite_e3_x(14),
      I2 => sprite_e3_x(15),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \notcollision_i_6__1_n_0\
    );
\notcollision_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \notcollision_reg_i_2__2_2\(1),
      I2 => \notcollision_reg_i_2__2_2\(2),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \notcollision_i_6__2_n_0\
    );
\notcollision_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => sprite_e5_x(14),
      I2 => sprite_e5_x(15),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \notcollision_i_6__3_n_0\
    );
notcollision_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => sprite_e1_x(12),
      I2 => sprite_e1_x(13),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => notcollision_i_7_n_0
    );
\notcollision_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \notcollision_reg_i_2__0_1\(3),
      I2 => \notcollision_reg_i_2__0_2\(0),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \notcollision_i_7__0_n_0\
    );
\notcollision_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => sprite_e3_x(12),
      I2 => sprite_e3_x(13),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \notcollision_i_7__1_n_0\
    );
\notcollision_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \notcollision_reg_i_2__2_1\(3),
      I2 => \notcollision_reg_i_2__2_2\(0),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \notcollision_i_7__2_n_0\
    );
\notcollision_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => sprite_e5_x(12),
      I2 => sprite_e5_x(13),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \notcollision_i_7__3_n_0\
    );
notcollision_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => sprite_e1_x(10),
      I2 => sprite_e1_x(11),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => notcollision_i_8_n_0
    );
\notcollision_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \notcollision_reg_i_2__0_1\(1),
      I2 => \notcollision_reg_i_2__0_1\(2),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \notcollision_i_8__0_n_0\
    );
\notcollision_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => sprite_e3_x(10),
      I2 => sprite_e3_x(11),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \notcollision_i_8__1_n_0\
    );
\notcollision_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \notcollision_reg_i_2__2_1\(1),
      I2 => \notcollision_reg_i_2__2_1\(2),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \notcollision_i_8__2_n_0\
    );
\notcollision_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => sprite_e5_x(10),
      I2 => sprite_e5_x(11),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \notcollision_i_8__3_n_0\
    );
notcollision_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => sprite_e1_x(8),
      I2 => sprite_e1_x(9),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => notcollision_i_9_n_0
    );
\notcollision_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \notcollision_reg_i_2__0_0\(2),
      I2 => \notcollision_reg_i_2__0_1\(0),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \notcollision_i_9__0_n_0\
    );
\notcollision_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => sprite_e3_x(8),
      I2 => sprite_e3_x(9),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \notcollision_i_9__1_n_0\
    );
\notcollision_i_9__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \notcollision_reg_i_3__10_2\(1),
      I2 => \notcollision_reg_i_3__10_2\(2),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \notcollision_i_9__10_n_0\
    );
\notcollision_i_9__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \notcollision_reg_i_3__11_0\(13),
      I2 => \notcollision_reg_i_3__11_0\(14),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \notcollision_i_9__11_n_0\
    );
\notcollision_i_9__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \notcollision_reg_i_3__12_2\(1),
      I2 => \notcollision_reg_i_3__12_2\(2),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \notcollision_i_9__12_n_0\
    );
\notcollision_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \notcollision_reg_i_2__2_0\(2),
      I2 => \notcollision_reg_i_2__2_1\(0),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \notcollision_i_9__2_n_0\
    );
\notcollision_i_9__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => sprite_e5_x(8),
      I2 => sprite_e5_x(9),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \notcollision_i_9__3_n_0\
    );
\notcollision_i_9__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \notcollision_reg_i_3__4_2\(1),
      I2 => \notcollision_reg_i_3__4_2\(2),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \notcollision_i_9__4_n_0\
    );
\notcollision_i_9__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \notcollision_reg_i_3__5_0\(13),
      I2 => \notcollision_reg_i_3__5_0\(14),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \notcollision_i_9__5_n_0\
    );
\notcollision_i_9__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \notcollision_reg_i_3__6_2\(1),
      I2 => \notcollision_reg_i_3__6_2\(2),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \notcollision_i_9__6_n_0\
    );
\notcollision_i_9__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \notcollision_reg_i_3__7_0\(13),
      I2 => \notcollision_reg_i_3__7_0\(14),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \notcollision_i_9__7_n_0\
    );
\notcollision_i_9__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \notcollision_reg_i_3__8_2\(1),
      I2 => \notcollision_reg_i_3__8_2\(2),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \notcollision_i_9__8_n_0\
    );
\notcollision_i_9__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \notcollision_reg_i_3__9_0\(13),
      I2 => \notcollision_reg_i_3__9_0\(14),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \notcollision_i_9__9_n_0\
    );
\notcollision_reg[1]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[6]_9\(0),
      CO(2) => \notcollision_reg[1]_i_10_n_1\,
      CO(1) => \notcollision_reg[1]_i_10_n_2\,
      CO(0) => \notcollision_reg[1]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision[1]_i_28__1_n_0\,
      DI(2) => \notcollision[1]_i_29__1_n_0\,
      DI(1) => \notcollision[1]_i_30__0_n_0\,
      DI(0) => \notcollision[1]_i_31__0_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision[1]_i_32__1_n_0\,
      S(2) => \notcollision_reg[1]_i_3__1_0\(0),
      S(1) => \notcollision[1]_i_34__1_n_0\,
      S(0) => \notcollision[1]_i_35__1_n_0\
    );
\notcollision_reg[1]_i_10__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg[1]_i_10__0_n_0\,
      CO(2) => \notcollision_reg[1]_i_10__0_n_1\,
      CO(1) => \notcollision_reg[1]_i_10__0_n_2\,
      CO(0) => \notcollision_reg[1]_i_10__0_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_reg[1]_i_3__2_3\(0),
      DI(2) => \notcollision[1]_i_29__2_n_0\,
      DI(1) => \notcollision[1]_i_30__1_n_0\,
      DI(0) => \notcollision[1]_i_31__1_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_10__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision[1]_i_32__2_n_0\,
      S(2) => \notcollision_reg[1]_i_3__2_4\(0),
      S(1) => \notcollision[1]_i_34__2_n_0\,
      S(0) => \notcollision[1]_i_35__2_n_0\
    );
\notcollision_reg[1]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg[1]_i_3__0\(0),
      CO(3) => \sprite_x_reg[15]_9\(0),
      CO(2) => \notcollision_reg[1]_i_14_n_1\,
      CO(1) => \notcollision_reg[1]_i_14_n_2\,
      CO(0) => \notcollision_reg[1]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision[1]_i_31_n_0\,
      DI(2) => \notcollision[1]_i_32__0_n_0\,
      DI(1) => \notcollision[1]_i_33__0_n_0\,
      DI(0) => \notcollision[1]_i_34__0_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision[1]_i_35__0_n_0\,
      S(2) => \notcollision[1]_i_36__0_n_0\,
      S(1) => \notcollision[1]_i_37__0_n_0\,
      S(0) => \notcollision[1]_i_38__0_n_0\
    );
\notcollision_reg[1]_i_14__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg[1]_i_3__3\(0),
      CO(3) => \sprite_x_reg[15]_14\(0),
      CO(2) => \notcollision_reg[1]_i_14__0_n_1\,
      CO(1) => \notcollision_reg[1]_i_14__0_n_2\,
      CO(0) => \notcollision_reg[1]_i_14__0_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision[1]_i_31__2_n_0\,
      DI(2) => \notcollision[1]_i_32__3_n_0\,
      DI(1) => \notcollision[1]_i_33__3_n_0\,
      DI(0) => \notcollision[1]_i_34__3_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_14__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision[1]_i_35__3_n_0\,
      S(2) => \notcollision[1]_i_36__1_n_0\,
      S(1) => \notcollision[1]_i_37__3_n_0\,
      S(0) => \notcollision[1]_i_38__3_n_0\
    );
\notcollision_reg[1]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg[1]_i_4\(0),
      CO(3) => \sprite_x_reg[15]_7\(0),
      CO(2) => \notcollision_reg[1]_i_15_n_1\,
      CO(1) => \notcollision_reg[1]_i_15_n_2\,
      CO(0) => \notcollision_reg[1]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision[1]_i_32_n_0\,
      DI(2) => \notcollision[1]_i_33_n_0\,
      DI(1) => \notcollision[1]_i_34_n_0\,
      DI(0) => \notcollision[1]_i_35_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision[1]_i_36_n_0\,
      S(2) => \notcollision[1]_i_37_n_0\,
      S(1) => \notcollision[1]_i_38_n_0\,
      S(0) => \notcollision[1]_i_39_n_0\
    );
\notcollision_reg[1]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg[1]_i_17_n_0\,
      CO(2) => \notcollision_reg[1]_i_17_n_1\,
      CO(1) => \notcollision_reg[1]_i_17_n_2\,
      CO(0) => \notcollision_reg[1]_i_17_n_3\,
      CYINIT => '1',
      DI(3) => \notcollision[1]_i_40__0_n_0\,
      DI(2) => \notcollision[1]_i_41__3_n_0\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision[1]_i_42__3_n_0\,
      S(2) => \notcollision[1]_i_43__3_n_0\,
      S(1 downto 0) => \notcollision_reg[1]_i_4__0_0\(1 downto 0)
    );
\notcollision_reg[1]_i_17__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg[1]_i_17__0_n_0\,
      CO(2) => \notcollision_reg[1]_i_17__0_n_1\,
      CO(1) => \notcollision_reg[1]_i_17__0_n_2\,
      CO(0) => \notcollision_reg[1]_i_17__0_n_3\,
      CYINIT => '1',
      DI(3) => \notcollision[1]_i_40_n_0\,
      DI(2) => \notcollision[1]_i_41__2_n_0\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_17__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision[1]_i_42__1_n_0\,
      S(2) => \notcollision[1]_i_43__1_n_0\,
      S(1 downto 0) => \notcollision_reg[1]_i_4__3_0\(1 downto 0)
    );
\notcollision_reg[1]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg[1]_i_18_n_0\,
      CO(2) => \notcollision_reg[1]_i_18_n_1\,
      CO(1) => \notcollision_reg[1]_i_18_n_2\,
      CO(0) => \notcollision_reg[1]_i_18_n_3\,
      CYINIT => '1',
      DI(3) => \notcollision[1]_i_41_n_0\,
      DI(2) => \notcollision[1]_i_42__2_n_0\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision[1]_i_43__2_n_0\,
      S(2) => \notcollision[1]_i_44__1_n_0\,
      S(1 downto 0) => \notcollision_reg[1]_i_5_0\(1 downto 0)
    );
\notcollision_reg[1]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg[1]_i_36_n_0\,
      CO(3) => \sprite_x_reg[15]_10\(0),
      CO(2) => \notcollision_reg[1]_i_19_n_1\,
      CO(1) => \notcollision_reg[1]_i_19_n_2\,
      CO(0) => \notcollision_reg[1]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision[1]_i_37__1_n_0\,
      DI(2) => \notcollision[1]_i_38__1_n_0\,
      DI(1) => \notcollision[1]_i_39__0_n_0\,
      DI(0) => \notcollision[1]_i_40__1_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision[1]_i_41__0_n_0\,
      S(2) => \notcollision[1]_i_42_n_0\,
      S(1) => \notcollision[1]_i_43_n_0\,
      S(0) => \notcollision[1]_i_44_n_0\
    );
\notcollision_reg[1]_i_19__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg[1]_i_36__0_n_0\,
      CO(3) => \sprite_x_reg[15]_12\(0),
      CO(2) => \notcollision_reg[1]_i_19__0_n_1\,
      CO(1) => \notcollision_reg[1]_i_19__0_n_2\,
      CO(0) => \notcollision_reg[1]_i_19__0_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision[1]_i_37__2_n_0\,
      DI(2) => \notcollision[1]_i_38__2_n_0\,
      DI(1) => \notcollision[1]_i_39__1_n_0\,
      DI(0) => \notcollision[1]_i_40__2_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_19__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision[1]_i_41__1_n_0\,
      S(2) => \notcollision[1]_i_42__0_n_0\,
      S(1) => \notcollision[1]_i_43__0_n_0\,
      S(0) => \notcollision[1]_i_44__0_n_0\
    );
\notcollision_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg[1]_i_5__0_n_0\,
      CO(3) => \sprite_x_reg[15]_8\(0),
      CO(2) => \notcollision_reg[1]_i_2_n_1\,
      CO(1) => \notcollision_reg[1]_i_2_n_2\,
      CO(0) => \notcollision_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_reg[0]_2\(0),
      DI(2) => \notcollision[1]_i_7__0_n_0\,
      DI(1) => \notcollision[1]_i_8__0_n_0\,
      DI(0) => \notcollision[1]_i_9__0_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision[1]_i_10__0_n_0\,
      S(2 downto 0) => \notcollision_reg[0]_3\(2 downto 0)
    );
\notcollision_reg[1]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg[1]_i_5__1_n_0\,
      CO(3) => \sprite_y_reg[14]_1\(0),
      CO(2) => \notcollision_reg[1]_i_2__0_n_1\,
      CO(1) => \notcollision_reg[1]_i_2__0_n_2\,
      CO(0) => \notcollision_reg[1]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision[1]_i_6__2_n_0\,
      S(2) => \notcollision[1]_i_7__3_n_0\,
      S(1) => \notcollision[1]_i_8__3_n_0\,
      S(0) => \notcollision[1]_i_9__3_n_0\
    );
\notcollision_reg[1]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg[1]_i_5__2_n_0\,
      CO(3) => \^sprite_y_reg[14]_2\(0),
      CO(2) => \notcollision_reg[1]_i_2__1_n_1\,
      CO(1) => \notcollision_reg[1]_i_2__1_n_2\,
      CO(0) => \notcollision_reg[1]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision[1]_i_6__1_n_0\,
      S(2) => \notcollision[1]_i_7__2_n_0\,
      S(1) => \notcollision[1]_i_8__2_n_0\,
      S(0) => \notcollision[1]_i_9__2_n_0\
    );
\notcollision_reg[1]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg[1]_i_5__3_n_0\,
      CO(3) => \sprite_x_reg[15]_13\(0),
      CO(2) => \notcollision_reg[1]_i_2__2_n_1\,
      CO(1) => \notcollision_reg[1]_i_2__2_n_2\,
      CO(0) => \notcollision_reg[1]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_reg[0]_6\(0),
      DI(2) => \notcollision[1]_i_7__1_n_0\,
      DI(1) => \notcollision[1]_i_8__1_n_0\,
      DI(0) => \notcollision[1]_i_9__1_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_2__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision[1]_i_10__1_n_0\,
      S(2 downto 0) => \notcollision_reg[0]_7\(2 downto 0)
    );
\notcollision_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg[1]_i_6_n_0\,
      CO(3) => \sprite_x_reg[15]_6\(0),
      CO(2) => \notcollision_reg[1]_i_3_n_1\,
      CO(1) => \notcollision_reg[1]_i_3_n_2\,
      CO(0) => \notcollision_reg[1]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_reg[0]\(0),
      DI(2) => \notcollision[1]_i_8_n_0\,
      DI(1) => \notcollision[1]_i_9_n_0\,
      DI(0) => \notcollision[1]_i_10_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision[1]_i_11_n_0\,
      S(2 downto 0) => \notcollision_reg[0]_0\(2 downto 0)
    );
\notcollision_reg[1]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg[1]_i_36_n_0\,
      CO(2) => \notcollision_reg[1]_i_36_n_1\,
      CO(1) => \notcollision_reg[1]_i_36_n_2\,
      CO(0) => \notcollision_reg[1]_i_36_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision[1]_i_46__0_n_0\,
      DI(2) => \notcollision[1]_i_47__1_n_0\,
      DI(1) => \notcollision[1]_i_48__1_n_0\,
      DI(0) => \notcollision_reg[1]_i_19_3\(0),
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_36_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision[1]_i_50__1_n_0\,
      S(2) => \notcollision_reg[1]_i_19_4\(0),
      S(1) => \notcollision[1]_i_52__1_n_0\,
      S(0) => \notcollision[1]_i_53__1_n_0\
    );
\notcollision_reg[1]_i_36__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg[1]_i_36__0_n_0\,
      CO(2) => \notcollision_reg[1]_i_36__0_n_1\,
      CO(1) => \notcollision_reg[1]_i_36__0_n_2\,
      CO(0) => \notcollision_reg[1]_i_36__0_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision[1]_i_46__1_n_0\,
      DI(2) => \notcollision[1]_i_47__2_n_0\,
      DI(1 downto 0) => \notcollision_reg[1]_i_19__0_3\(1 downto 0),
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_36__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision[1]_i_50__2_n_0\,
      S(2) => \notcollision_reg[1]_i_19__0_4\(0),
      S(1) => \notcollision[1]_i_52__2_n_0\,
      S(0) => \notcollision[1]_i_53__2_n_0\
    );
\notcollision_reg[1]_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg[1]_i_10__0_n_0\,
      CO(3) => \^sprite_x_reg[15]_11\(0),
      CO(2) => \notcollision_reg[1]_i_3__2_n_1\,
      CO(1) => \notcollision_reg[1]_i_3__2_n_2\,
      CO(0) => \notcollision_reg[1]_i_3__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \notcollision_reg[0]_5\(2 downto 0),
      DI(0) => \notcollision[1]_i_14__1_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_3__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision[1]_i_15__0_n_0\,
      S(2) => \notcollision[1]_i_16__1_n_0\,
      S(1) => \notcollision[1]_i_17__1_n_0\,
      S(0) => \notcollision[1]_i_18__0_n_0\
    );
\notcollision_reg[1]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg[1]_i_17_n_0\,
      CO(3) => \sprite_y_reg[15]_15\(0),
      CO(2) => \notcollision_reg[1]_i_4__0_n_1\,
      CO(1) => \notcollision_reg[1]_i_4__0_n_2\,
      CO(0) => \notcollision_reg[1]_i_4__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_4__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \notcollision_reg[0]_4\(3 downto 0)
    );
\notcollision_reg[1]_i_4__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg[1]_i_17__0_n_0\,
      CO(3) => \sprite_y_reg[15]_16\(0),
      CO(2) => \notcollision_reg[1]_i_4__3_n_1\,
      CO(1) => \notcollision_reg[1]_i_4__3_n_2\,
      CO(0) => \notcollision_reg[1]_i_4__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_4__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \notcollision_reg[0]_8\(3 downto 0)
    );
\notcollision_reg[1]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg[1]_i_18_n_0\,
      CO(3) => \sprite_y_reg[15]_14\(0),
      CO(2) => \notcollision_reg[1]_i_5_n_1\,
      CO(1) => \notcollision_reg[1]_i_5_n_2\,
      CO(0) => \notcollision_reg[1]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \notcollision_reg[0]_1\(3 downto 0)
    );
\notcollision_reg[1]_i_5__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg[1]_i_5__0_n_0\,
      CO(2) => \notcollision_reg[1]_i_5__0_n_1\,
      CO(1) => \notcollision_reg[1]_i_5__0_n_2\,
      CO(0) => \notcollision_reg[1]_i_5__0_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision[1]_i_22__1_n_0\,
      DI(2) => \notcollision[1]_i_23__0_n_0\,
      DI(1) => \notcollision[1]_i_24__0_n_0\,
      DI(0) => \notcollision[1]_i_25__0_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_5__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \notcollision_reg[1]_i_2_3\(3 downto 0)
    );
\notcollision_reg[1]_i_5__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg[1]_i_5__1_n_0\,
      CO(2) => \notcollision_reg[1]_i_5__1_n_1\,
      CO(1) => \notcollision_reg[1]_i_5__1_n_2\,
      CO(0) => \notcollision_reg[1]_i_5__1_n_3\,
      CYINIT => '1',
      DI(3) => \notcollision[1]_i_22_n_0\,
      DI(2) => \notcollision[1]_i_23__2_n_0\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_5__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision[1]_i_24__2_n_0\,
      S(2) => \notcollision[1]_i_25__2_n_0\,
      S(1) => \notcollision[1]_i_26__3_n_0\,
      S(0) => \notcollision[1]_i_27__3_n_0\
    );
\notcollision_reg[1]_i_5__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg[1]_i_5__2_n_0\,
      CO(2) => \notcollision_reg[1]_i_5__2_n_1\,
      CO(1) => \notcollision_reg[1]_i_5__2_n_2\,
      CO(0) => \notcollision_reg[1]_i_5__2_n_3\,
      CYINIT => '1',
      DI(3) => \notcollision[1]_i_22__0_n_0\,
      DI(2) => \notcollision[1]_i_23__3_n_0\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_5__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision[1]_i_24__3_n_0\,
      S(2) => \notcollision[1]_i_25__3_n_0\,
      S(1) => \notcollision[1]_i_26__2_n_0\,
      S(0) => \notcollision[1]_i_27__2_n_0\
    );
\notcollision_reg[1]_i_5__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg[1]_i_5__3_n_0\,
      CO(2) => \notcollision_reg[1]_i_5__3_n_1\,
      CO(1) => \notcollision_reg[1]_i_5__3_n_2\,
      CO(0) => \notcollision_reg[1]_i_5__3_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision[1]_i_22__2_n_0\,
      DI(2) => \notcollision[1]_i_23__1_n_0\,
      DI(1) => \notcollision[1]_i_24__1_n_0\,
      DI(0) => \notcollision[1]_i_25__1_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_5__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \notcollision_reg[1]_i_2__2_0\(3 downto 0)
    );
\notcollision_reg[1]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg[1]_i_6_n_0\,
      CO(2) => \notcollision_reg[1]_i_6_n_1\,
      CO(1) => \notcollision_reg[1]_i_6_n_2\,
      CO(0) => \notcollision_reg[1]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision[1]_i_23_n_0\,
      DI(2) => \notcollision[1]_i_24_n_0\,
      DI(1) => \notcollision[1]_i_25_n_0\,
      DI(0) => \notcollision[1]_i_26_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \notcollision_reg[1]_i_3_1\(3 downto 0)
    );
notcollision_reg_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => notcollision_reg_i_14_n_0,
      CO(2) => notcollision_reg_i_14_n_1,
      CO(1) => notcollision_reg_i_14_n_2,
      CO(0) => notcollision_reg_i_14_n_3,
      CYINIT => '1',
      DI(3) => notcollision_i_30_n_0,
      DI(2) => DI(0),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => NLW_notcollision_reg_i_14_O_UNCONNECTED(3 downto 0),
      S(3) => \notcollision_i_32__8_n_0\,
      S(2) => \notcollision_i_33__8_n_0\,
      S(1 downto 0) => notcollision_reg_i_3_0(1 downto 0)
    );
\notcollision_reg_i_14__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_14__0_n_0\,
      CO(2) => \notcollision_reg_i_14__0_n_1\,
      CO(1) => \notcollision_reg_i_14__0_n_2\,
      CO(0) => \notcollision_reg_i_14__0_n_3\,
      CYINIT => '1',
      DI(3) => \notcollision_i_30__0_n_0\,
      DI(2) => \notcollision_reg_i_3__0_0\(0),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_notcollision_reg_i_14__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_i_32__9_n_0\,
      S(2) => \notcollision_i_33__9_n_0\,
      S(1 downto 0) => \notcollision_reg_i_3__0_1\(1 downto 0)
    );
\notcollision_reg_i_14__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_14__1_n_0\,
      CO(2) => \notcollision_reg_i_14__1_n_1\,
      CO(1) => \notcollision_reg_i_14__1_n_2\,
      CO(0) => \notcollision_reg_i_14__1_n_3\,
      CYINIT => '1',
      DI(3) => \notcollision_i_30__1_n_0\,
      DI(2) => \notcollision_reg_i_3__1_0\(0),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_notcollision_reg_i_14__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_i_32__10_n_0\,
      S(2) => \notcollision_i_33__10_n_0\,
      S(1 downto 0) => \notcollision_reg_i_3__1_1\(1 downto 0)
    );
\notcollision_reg_i_14__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_14__2_n_0\,
      CO(2) => \notcollision_reg_i_14__2_n_1\,
      CO(1) => \notcollision_reg_i_14__2_n_2\,
      CO(0) => \notcollision_reg_i_14__2_n_3\,
      CYINIT => '1',
      DI(3) => \notcollision_i_30__2_n_0\,
      DI(2) => \notcollision_reg_i_3__2_0\(0),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_notcollision_reg_i_14__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_i_32__11_n_0\,
      S(2) => \notcollision_i_33__11_n_0\,
      S(1 downto 0) => \notcollision_reg_i_3__2_1\(1 downto 0)
    );
\notcollision_reg_i_14__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_14__3_n_0\,
      CO(2) => \notcollision_reg_i_14__3_n_1\,
      CO(1) => \notcollision_reg_i_14__3_n_2\,
      CO(0) => \notcollision_reg_i_14__3_n_3\,
      CYINIT => '1',
      DI(3) => \notcollision_i_30__3_n_0\,
      DI(2) => \notcollision_reg_i_3__3_0\(0),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_notcollision_reg_i_14__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_i_32__12_n_0\,
      S(2) => \notcollision_i_33__12_n_0\,
      S(1 downto 0) => \notcollision_reg_i_3__3_1\(1 downto 0)
    );
notcollision_reg_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => notcollision_reg_i_17_n_0,
      CO(2) => notcollision_reg_i_17_n_1,
      CO(1) => notcollision_reg_i_17_n_2,
      CO(0) => notcollision_reg_i_17_n_3,
      CYINIT => '1',
      DI(3) => \notcollision_i_40__0_n_0\,
      DI(2) => \notcollision_reg_i_4__4_0\(0),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => NLW_notcollision_reg_i_17_O_UNCONNECTED(3 downto 0),
      S(3) => \notcollision_i_42__4_n_0\,
      S(2) => \notcollision_i_43__4_n_0\,
      S(1 downto 0) => \notcollision_reg_i_4__4_1\(1 downto 0)
    );
\notcollision_reg_i_17__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_17__0_n_0\,
      CO(2) => \notcollision_reg_i_17__0_n_1\,
      CO(1) => \notcollision_reg_i_17__0_n_2\,
      CO(0) => \notcollision_reg_i_17__0_n_3\,
      CYINIT => '1',
      DI(3) => \notcollision_i_40__1_n_0\,
      DI(2) => \notcollision_reg_i_4__5_0\(0),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_notcollision_reg_i_17__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_i_42__5_n_0\,
      S(2) => \notcollision_i_43__5_n_0\,
      S(1 downto 0) => \notcollision_reg_i_4__5_1\(1 downto 0)
    );
\notcollision_reg_i_17__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_17__1_n_0\,
      CO(2) => \notcollision_reg_i_17__1_n_1\,
      CO(1) => \notcollision_reg_i_17__1_n_2\,
      CO(0) => \notcollision_reg_i_17__1_n_3\,
      CYINIT => '1',
      DI(3) => \notcollision_i_40__2_n_0\,
      DI(2) => \notcollision_reg_i_4__6_0\(0),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_notcollision_reg_i_17__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_i_42__6_n_0\,
      S(2) => \notcollision_i_43__6_n_0\,
      S(1 downto 0) => \notcollision_reg_i_4__6_1\(1 downto 0)
    );
\notcollision_reg_i_17__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_17__2_n_0\,
      CO(2) => \notcollision_reg_i_17__2_n_1\,
      CO(1) => \notcollision_reg_i_17__2_n_2\,
      CO(0) => \notcollision_reg_i_17__2_n_3\,
      CYINIT => '1',
      DI(3) => \notcollision_i_40__3_n_0\,
      DI(2) => \notcollision_reg_i_4__7_0\(0),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_notcollision_reg_i_17__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_i_42__7_n_0\,
      S(2) => \notcollision_i_43__7_n_0\,
      S(1 downto 0) => \notcollision_reg_i_4__7_1\(1 downto 0)
    );
\notcollision_reg_i_17__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_17__3_n_0\,
      CO(2) => \notcollision_reg_i_17__3_n_1\,
      CO(1) => \notcollision_reg_i_17__3_n_2\,
      CO(0) => \notcollision_reg_i_17__3_n_3\,
      CYINIT => '1',
      DI(3) => \notcollision_i_40__4_n_0\,
      DI(2) => \notcollision_reg_i_4__8_0\(0),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_notcollision_reg_i_17__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_i_42__8_n_0\,
      S(2) => \notcollision_i_43__8_n_0\,
      S(1 downto 0) => \notcollision_reg_i_4__8_1\(1 downto 0)
    );
\notcollision_reg_i_17__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_17__4_n_0\,
      CO(2) => \notcollision_reg_i_17__4_n_1\,
      CO(1) => \notcollision_reg_i_17__4_n_2\,
      CO(0) => \notcollision_reg_i_17__4_n_3\,
      CYINIT => '1',
      DI(3) => \notcollision_i_40__5_n_0\,
      DI(2) => \notcollision_reg_i_4__9_0\(0),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_notcollision_reg_i_17__4_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_i_42__9_n_0\,
      S(2) => \notcollision_i_43__9_n_0\,
      S(1 downto 0) => \notcollision_reg_i_4__9_1\(1 downto 0)
    );
\notcollision_reg_i_17__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_17__5_n_0\,
      CO(2) => \notcollision_reg_i_17__5_n_1\,
      CO(1) => \notcollision_reg_i_17__5_n_2\,
      CO(0) => \notcollision_reg_i_17__5_n_3\,
      CYINIT => '1',
      DI(3) => \notcollision_i_40__6_n_0\,
      DI(2) => \notcollision_reg_i_4__10_0\(0),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_notcollision_reg_i_17__5_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_i_42__10_n_0\,
      S(2) => \notcollision_i_43__10_n_0\,
      S(1 downto 0) => \notcollision_reg_i_4__10_1\(1 downto 0)
    );
\notcollision_reg_i_17__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_17__6_n_0\,
      CO(2) => \notcollision_reg_i_17__6_n_1\,
      CO(1) => \notcollision_reg_i_17__6_n_2\,
      CO(0) => \notcollision_reg_i_17__6_n_3\,
      CYINIT => '1',
      DI(3) => \notcollision_i_40__7_n_0\,
      DI(2) => \notcollision_reg_i_4__11_0\(0),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_notcollision_reg_i_17__6_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_i_42__11_n_0\,
      S(2) => \notcollision_i_43__11_n_0\,
      S(1 downto 0) => \notcollision_reg_i_4__11_1\(1 downto 0)
    );
\notcollision_reg_i_17__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_17__7_n_0\,
      CO(2) => \notcollision_reg_i_17__7_n_1\,
      CO(1) => \notcollision_reg_i_17__7_n_2\,
      CO(0) => \notcollision_reg_i_17__7_n_3\,
      CYINIT => '1',
      DI(3) => \notcollision_i_40__8_n_0\,
      DI(2) => \notcollision_reg_i_4__12_0\(0),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_notcollision_reg_i_17__7_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_i_42__12_n_0\,
      S(2) => \notcollision_i_43__12_n_0\,
      S(1 downto 0) => \notcollision_reg_i_4__12_1\(1 downto 0)
    );
notcollision_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => notcollision_reg_i_5_n_0,
      CO(3) => \enemy1/notcollision25_in\,
      CO(2) => notcollision_reg_i_2_n_1,
      CO(1) => notcollision_reg_i_2_n_2,
      CO(0) => notcollision_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => notcollision_i_6_n_0,
      DI(2) => notcollision_i_7_n_0,
      DI(1) => notcollision_i_8_n_0,
      DI(0) => notcollision_i_9_n_0,
      O(3 downto 0) => NLW_notcollision_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => notcollision_reg_1(3 downto 0)
    );
\notcollision_reg_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_5__0_n_0\,
      CO(3) => \sprite_x_reg[14]_0\(0),
      CO(2) => \notcollision_reg_i_2__0_n_1\,
      CO(1) => \notcollision_reg_i_2__0_n_2\,
      CO(0) => \notcollision_reg_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_6__0_n_0\,
      DI(2) => \notcollision_i_7__0_n_0\,
      DI(1) => \notcollision_i_8__0_n_0\,
      DI(0) => \notcollision_i_9__0_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => cnt_reg_1(3 downto 0)
    );
\notcollision_reg_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_5__1_n_0\,
      CO(3) => \sprite_x_reg[14]_1\(0),
      CO(2) => \notcollision_reg_i_2__1_n_1\,
      CO(1) => \notcollision_reg_i_2__1_n_2\,
      CO(0) => \notcollision_reg_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_6__1_n_0\,
      DI(2) => \notcollision_i_7__1_n_0\,
      DI(1) => \notcollision_i_8__1_n_0\,
      DI(0) => \notcollision_i_9__1_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => cnt_reg_3(3 downto 0)
    );
\notcollision_reg_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_5__2_n_0\,
      CO(3) => \sprite_x_reg[14]_2\(0),
      CO(2) => \notcollision_reg_i_2__2_n_1\,
      CO(1) => \notcollision_reg_i_2__2_n_2\,
      CO(0) => \notcollision_reg_i_2__2_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_6__2_n_0\,
      DI(2) => \notcollision_i_7__2_n_0\,
      DI(1) => \notcollision_i_8__2_n_0\,
      DI(0) => \notcollision_i_9__2_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_2__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => cnt_reg_5(3 downto 0)
    );
\notcollision_reg_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_5__3_n_0\,
      CO(3) => \sprite_x_reg[14]_3\(0),
      CO(2) => \notcollision_reg_i_2__3_n_1\,
      CO(1) => \notcollision_reg_i_2__3_n_2\,
      CO(0) => \notcollision_reg_i_2__3_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_6__3_n_0\,
      DI(2) => \notcollision_i_7__3_n_0\,
      DI(1) => \notcollision_i_8__3_n_0\,
      DI(0) => \notcollision_i_9__3_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_2__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => cnt_reg_7(3 downto 0)
    );
notcollision_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => notcollision_reg_i_14_n_0,
      CO(3) => \enemy1/notcollision1\,
      CO(2) => notcollision_reg_i_3_n_1,
      CO(1) => notcollision_reg_i_3_n_2,
      CO(0) => notcollision_reg_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_notcollision_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => notcollision_reg_0(3 downto 0)
    );
\notcollision_reg_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_14__0_n_0\,
      CO(3) => \sprite_y_reg[15]_1\(0),
      CO(2) => \notcollision_reg_i_3__0_n_1\,
      CO(1) => \notcollision_reg_i_3__0_n_2\,
      CO(0) => \notcollision_reg_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_notcollision_reg_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => cnt_reg_0(3 downto 0)
    );
\notcollision_reg_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_14__1_n_0\,
      CO(3) => \sprite_y_reg[15]_2\(0),
      CO(2) => \notcollision_reg_i_3__1_n_1\,
      CO(1) => \notcollision_reg_i_3__1_n_2\,
      CO(0) => \notcollision_reg_i_3__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_notcollision_reg_i_3__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => cnt_reg_2(3 downto 0)
    );
\notcollision_reg_i_3__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_8__5_n_0\,
      CO(3) => \sprite_x_reg[14]_16\(0),
      CO(2) => \notcollision_reg_i_3__10_n_1\,
      CO(1) => \notcollision_reg_i_3__10_n_2\,
      CO(0) => \notcollision_reg_i_3__10_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_9__10_n_0\,
      DI(2) => \notcollision_i_10__10_n_0\,
      DI(1) => \notcollision_i_11__10_n_0\,
      DI(0) => \notcollision_i_12__10_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_3__10_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => cnt_reg_20(3 downto 0)
    );
\notcollision_reg_i_3__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_8__6_n_0\,
      CO(3) => \sprite_x_reg[14]_18\(0),
      CO(2) => \notcollision_reg_i_3__11_n_1\,
      CO(1) => \notcollision_reg_i_3__11_n_2\,
      CO(0) => \notcollision_reg_i_3__11_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_9__11_n_0\,
      DI(2) => \notcollision_i_10__11_n_0\,
      DI(1) => \notcollision_i_11__11_n_0\,
      DI(0) => \notcollision_i_12__11_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_3__11_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => cnt_reg_22(3 downto 0)
    );
\notcollision_reg_i_3__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_8__7_n_0\,
      CO(3) => \sprite_x_reg[14]_20\(0),
      CO(2) => \notcollision_reg_i_3__12_n_1\,
      CO(1) => \notcollision_reg_i_3__12_n_2\,
      CO(0) => \notcollision_reg_i_3__12_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_9__12_n_0\,
      DI(2) => \notcollision_i_10__12_n_0\,
      DI(1) => \notcollision_i_11__12_n_0\,
      DI(0) => \notcollision_i_12__12_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_3__12_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => cnt_reg_24(3 downto 0)
    );
\notcollision_reg_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_14__2_n_0\,
      CO(3) => \sprite_y_reg[15]_3\(0),
      CO(2) => \notcollision_reg_i_3__2_n_1\,
      CO(1) => \notcollision_reg_i_3__2_n_2\,
      CO(0) => \notcollision_reg_i_3__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_notcollision_reg_i_3__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => cnt_reg_4(3 downto 0)
    );
\notcollision_reg_i_3__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_14__3_n_0\,
      CO(3) => \sprite_y_reg[15]_4\(0),
      CO(2) => \notcollision_reg_i_3__3_n_1\,
      CO(1) => \notcollision_reg_i_3__3_n_2\,
      CO(0) => \notcollision_reg_i_3__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_notcollision_reg_i_3__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => cnt_reg_6(3 downto 0)
    );
\notcollision_reg_i_3__4\: unisim.vcomponents.CARRY4
     port map (
      CI => notcollision_reg_i_8_n_0,
      CO(3) => \sprite_x_reg[14]_4\(0),
      CO(2) => \notcollision_reg_i_3__4_n_1\,
      CO(1) => \notcollision_reg_i_3__4_n_2\,
      CO(0) => \notcollision_reg_i_3__4_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_9__4_n_0\,
      DI(2) => \notcollision_i_10__4_n_0\,
      DI(1) => \notcollision_i_11__4_n_0\,
      DI(0) => \notcollision_i_12__4_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_3__4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => cnt_reg_8(3 downto 0)
    );
\notcollision_reg_i_3__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_8__0_n_0\,
      CO(3) => \sprite_x_reg[14]_6\(0),
      CO(2) => \notcollision_reg_i_3__5_n_1\,
      CO(1) => \notcollision_reg_i_3__5_n_2\,
      CO(0) => \notcollision_reg_i_3__5_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_9__5_n_0\,
      DI(2) => \notcollision_i_10__5_n_0\,
      DI(1) => \notcollision_i_11__5_n_0\,
      DI(0) => \notcollision_i_12__5_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_3__5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => cnt_reg_10(3 downto 0)
    );
\notcollision_reg_i_3__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_8__1_n_0\,
      CO(3) => \sprite_x_reg[14]_8\(0),
      CO(2) => \notcollision_reg_i_3__6_n_1\,
      CO(1) => \notcollision_reg_i_3__6_n_2\,
      CO(0) => \notcollision_reg_i_3__6_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_9__6_n_0\,
      DI(2) => \notcollision_i_10__6_n_0\,
      DI(1) => \notcollision_i_11__6_n_0\,
      DI(0) => \notcollision_i_12__6_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_3__6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => cnt_reg_12(3 downto 0)
    );
\notcollision_reg_i_3__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_8__2_n_0\,
      CO(3) => \sprite_x_reg[14]_10\(0),
      CO(2) => \notcollision_reg_i_3__7_n_1\,
      CO(1) => \notcollision_reg_i_3__7_n_2\,
      CO(0) => \notcollision_reg_i_3__7_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_9__7_n_0\,
      DI(2) => \notcollision_i_10__7_n_0\,
      DI(1) => \notcollision_i_11__7_n_0\,
      DI(0) => \notcollision_i_12__7_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_3__7_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => cnt_reg_14(3 downto 0)
    );
\notcollision_reg_i_3__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_8__3_n_0\,
      CO(3) => \sprite_x_reg[14]_12\(0),
      CO(2) => \notcollision_reg_i_3__8_n_1\,
      CO(1) => \notcollision_reg_i_3__8_n_2\,
      CO(0) => \notcollision_reg_i_3__8_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_9__8_n_0\,
      DI(2) => \notcollision_i_10__8_n_0\,
      DI(1) => \notcollision_i_11__8_n_0\,
      DI(0) => \notcollision_i_12__8_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_3__8_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => cnt_reg_16(3 downto 0)
    );
\notcollision_reg_i_3__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_8__4_n_0\,
      CO(3) => \sprite_x_reg[14]_14\(0),
      CO(2) => \notcollision_reg_i_3__9_n_1\,
      CO(1) => \notcollision_reg_i_3__9_n_2\,
      CO(0) => \notcollision_reg_i_3__9_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_9__9_n_0\,
      DI(2) => \notcollision_i_10__9_n_0\,
      DI(1) => \notcollision_i_11__9_n_0\,
      DI(0) => \notcollision_i_12__9_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_3__9_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => cnt_reg_18(3 downto 0)
    );
\notcollision_reg_i_4__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_17__5_n_0\,
      CO(3) => \sprite_y_reg[15]_11\(0),
      CO(2) => \notcollision_reg_i_4__10_n_1\,
      CO(1) => \notcollision_reg_i_4__10_n_2\,
      CO(0) => \notcollision_reg_i_4__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_notcollision_reg_i_4__10_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => cnt_reg_21(3 downto 0)
    );
\notcollision_reg_i_4__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_17__6_n_0\,
      CO(3) => \sprite_y_reg[15]_12\(0),
      CO(2) => \notcollision_reg_i_4__11_n_1\,
      CO(1) => \notcollision_reg_i_4__11_n_2\,
      CO(0) => \notcollision_reg_i_4__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_notcollision_reg_i_4__11_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => cnt_reg_23(3 downto 0)
    );
\notcollision_reg_i_4__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_17__7_n_0\,
      CO(3) => \sprite_y_reg[15]_13\(0),
      CO(2) => \notcollision_reg_i_4__12_n_1\,
      CO(1) => \notcollision_reg_i_4__12_n_2\,
      CO(0) => \notcollision_reg_i_4__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_notcollision_reg_i_4__12_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => cnt_reg_25(3 downto 0)
    );
\notcollision_reg_i_4__4\: unisim.vcomponents.CARRY4
     port map (
      CI => notcollision_reg_i_17_n_0,
      CO(3) => \sprite_y_reg[15]_5\(0),
      CO(2) => \notcollision_reg_i_4__4_n_1\,
      CO(1) => \notcollision_reg_i_4__4_n_2\,
      CO(0) => \notcollision_reg_i_4__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_notcollision_reg_i_4__4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => cnt_reg_9(3 downto 0)
    );
\notcollision_reg_i_4__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_17__0_n_0\,
      CO(3) => \sprite_y_reg[15]_6\(0),
      CO(2) => \notcollision_reg_i_4__5_n_1\,
      CO(1) => \notcollision_reg_i_4__5_n_2\,
      CO(0) => \notcollision_reg_i_4__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_notcollision_reg_i_4__5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => cnt_reg_11(3 downto 0)
    );
\notcollision_reg_i_4__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_17__1_n_0\,
      CO(3) => \sprite_y_reg[15]_7\(0),
      CO(2) => \notcollision_reg_i_4__6_n_1\,
      CO(1) => \notcollision_reg_i_4__6_n_2\,
      CO(0) => \notcollision_reg_i_4__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_notcollision_reg_i_4__6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => cnt_reg_13(3 downto 0)
    );
\notcollision_reg_i_4__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_17__2_n_0\,
      CO(3) => \sprite_y_reg[15]_8\(0),
      CO(2) => \notcollision_reg_i_4__7_n_1\,
      CO(1) => \notcollision_reg_i_4__7_n_2\,
      CO(0) => \notcollision_reg_i_4__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_notcollision_reg_i_4__7_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => cnt_reg_15(3 downto 0)
    );
\notcollision_reg_i_4__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_17__3_n_0\,
      CO(3) => \sprite_y_reg[15]_9\(0),
      CO(2) => \notcollision_reg_i_4__8_n_1\,
      CO(1) => \notcollision_reg_i_4__8_n_2\,
      CO(0) => \notcollision_reg_i_4__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_notcollision_reg_i_4__8_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => cnt_reg_17(3 downto 0)
    );
\notcollision_reg_i_4__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_17__4_n_0\,
      CO(3) => \sprite_y_reg[15]_10\(0),
      CO(2) => \notcollision_reg_i_4__9_n_1\,
      CO(1) => \notcollision_reg_i_4__9_n_2\,
      CO(0) => \notcollision_reg_i_4__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_notcollision_reg_i_4__9_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => cnt_reg_19(3 downto 0)
    );
notcollision_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => notcollision_reg_i_5_n_0,
      CO(2) => notcollision_reg_i_5_n_1,
      CO(1) => notcollision_reg_i_5_n_2,
      CO(0) => notcollision_reg_i_5_n_3,
      CYINIT => '0',
      DI(3) => notcollision_i_22_n_0,
      DI(2) => notcollision_i_23_n_0,
      DI(1) => notcollision_i_24_n_0,
      DI(0) => notcollision_i_25_n_0,
      O(3 downto 0) => NLW_notcollision_reg_i_5_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\notcollision_reg_i_5__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_5__0_n_0\,
      CO(2) => \notcollision_reg_i_5__0_n_1\,
      CO(1) => \notcollision_reg_i_5__0_n_2\,
      CO(0) => \notcollision_reg_i_5__0_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_22__0_n_0\,
      DI(2) => \notcollision_i_23__0_n_0\,
      DI(1) => \notcollision_i_24__0_n_0\,
      DI(0) => \notcollision_i_25__0_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_5__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \notcollision_reg_i_2__0_3\(3 downto 0)
    );
\notcollision_reg_i_5__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_5__1_n_0\,
      CO(2) => \notcollision_reg_i_5__1_n_1\,
      CO(1) => \notcollision_reg_i_5__1_n_2\,
      CO(0) => \notcollision_reg_i_5__1_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_22__1_n_0\,
      DI(2) => \notcollision_i_23__1_n_0\,
      DI(1) => \notcollision_i_24__1_n_0\,
      DI(0) => \notcollision_i_25__1_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_5__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \notcollision_reg_i_2__1_0\(3 downto 0)
    );
\notcollision_reg_i_5__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_2__10\(0),
      CO(3) => \sprite_x_reg[14]_17\(0),
      CO(2) => \notcollision_reg_i_5__10_n_1\,
      CO(1) => \notcollision_reg_i_5__10_n_2\,
      CO(0) => \notcollision_reg_i_5__10_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_23__10_n_0\,
      DI(2) => \notcollision_i_24__10_n_0\,
      DI(1) => \notcollision_i_25__10_n_0\,
      DI(0) => \notcollision_i_26__10_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_5__10_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_i_27__10_n_0\,
      S(2) => \notcollision_i_28__10_n_0\,
      S(1) => \notcollision_i_29__10_n_0\,
      S(0) => \notcollision_i_30__10_n_0\
    );
\notcollision_reg_i_5__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_2__11\(0),
      CO(3) => \sprite_x_reg[14]_19\(0),
      CO(2) => \notcollision_reg_i_5__11_n_1\,
      CO(1) => \notcollision_reg_i_5__11_n_2\,
      CO(0) => \notcollision_reg_i_5__11_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_23__11_n_0\,
      DI(2) => \notcollision_i_24__11_n_0\,
      DI(1) => \notcollision_i_25__11_n_0\,
      DI(0) => \notcollision_i_26__11_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_5__11_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_i_27__11_n_0\,
      S(2) => \notcollision_i_28__11_n_0\,
      S(1) => \notcollision_i_29__11_n_0\,
      S(0) => \notcollision_i_30__11_n_0\
    );
\notcollision_reg_i_5__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_2__12\(0),
      CO(3) => \sprite_x_reg[14]_21\(0),
      CO(2) => \notcollision_reg_i_5__12_n_1\,
      CO(1) => \notcollision_reg_i_5__12_n_2\,
      CO(0) => \notcollision_reg_i_5__12_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_23__12_n_0\,
      DI(2) => \notcollision_i_24__12_n_0\,
      DI(1) => \notcollision_i_25__12_n_0\,
      DI(0) => \notcollision_i_26__12_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_5__12_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_i_27__12_n_0\,
      S(2) => \notcollision_i_28__12_n_0\,
      S(1) => \notcollision_i_29__12_n_0\,
      S(0) => \notcollision_i_30__12_n_0\
    );
\notcollision_reg_i_5__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_5__2_n_0\,
      CO(2) => \notcollision_reg_i_5__2_n_1\,
      CO(1) => \notcollision_reg_i_5__2_n_2\,
      CO(0) => \notcollision_reg_i_5__2_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_22__2_n_0\,
      DI(2) => \notcollision_i_23__2_n_0\,
      DI(1) => \notcollision_i_24__2_n_0\,
      DI(0) => \notcollision_i_25__2_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_5__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \notcollision_reg_i_2__2_3\(3 downto 0)
    );
\notcollision_reg_i_5__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_5__3_n_0\,
      CO(2) => \notcollision_reg_i_5__3_n_1\,
      CO(1) => \notcollision_reg_i_5__3_n_2\,
      CO(0) => \notcollision_reg_i_5__3_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_22__3_n_0\,
      DI(2) => \notcollision_i_23__3_n_0\,
      DI(1) => \notcollision_i_24__3_n_0\,
      DI(0) => \notcollision_i_25__3_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_5__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \notcollision_reg_i_2__3_0\(3 downto 0)
    );
\notcollision_reg_i_5__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_2__4\(0),
      CO(3) => \sprite_x_reg[14]_5\(0),
      CO(2) => \notcollision_reg_i_5__4_n_1\,
      CO(1) => \notcollision_reg_i_5__4_n_2\,
      CO(0) => \notcollision_reg_i_5__4_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_23__4_n_0\,
      DI(2) => \notcollision_i_24__4_n_0\,
      DI(1) => \notcollision_i_25__4_n_0\,
      DI(0) => \notcollision_i_26__4_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_5__4_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_i_27__4_n_0\,
      S(2) => \notcollision_i_28__4_n_0\,
      S(1) => \notcollision_i_29__4_n_0\,
      S(0) => \notcollision_i_30__4_n_0\
    );
\notcollision_reg_i_5__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_2__5\(0),
      CO(3) => \sprite_x_reg[14]_7\(0),
      CO(2) => \notcollision_reg_i_5__5_n_1\,
      CO(1) => \notcollision_reg_i_5__5_n_2\,
      CO(0) => \notcollision_reg_i_5__5_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_23__5_n_0\,
      DI(2) => \notcollision_i_24__5_n_0\,
      DI(1) => \notcollision_i_25__5_n_0\,
      DI(0) => \notcollision_i_26__5_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_5__5_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_i_27__5_n_0\,
      S(2) => \notcollision_i_28__5_n_0\,
      S(1) => \notcollision_i_29__5_n_0\,
      S(0) => \notcollision_i_30__5_n_0\
    );
\notcollision_reg_i_5__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_2__6\(0),
      CO(3) => \sprite_x_reg[14]_9\(0),
      CO(2) => \notcollision_reg_i_5__6_n_1\,
      CO(1) => \notcollision_reg_i_5__6_n_2\,
      CO(0) => \notcollision_reg_i_5__6_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_23__6_n_0\,
      DI(2) => \notcollision_i_24__6_n_0\,
      DI(1) => \notcollision_i_25__6_n_0\,
      DI(0) => \notcollision_i_26__6_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_5__6_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_i_27__6_n_0\,
      S(2) => \notcollision_i_28__6_n_0\,
      S(1) => \notcollision_i_29__6_n_0\,
      S(0) => \notcollision_i_30__6_n_0\
    );
\notcollision_reg_i_5__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_2__7\(0),
      CO(3) => \sprite_x_reg[14]_11\(0),
      CO(2) => \notcollision_reg_i_5__7_n_1\,
      CO(1) => \notcollision_reg_i_5__7_n_2\,
      CO(0) => \notcollision_reg_i_5__7_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_23__7_n_0\,
      DI(2) => \notcollision_i_24__7_n_0\,
      DI(1) => \notcollision_i_25__7_n_0\,
      DI(0) => \notcollision_i_26__7_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_5__7_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_i_27__7_n_0\,
      S(2) => \notcollision_i_28__7_n_0\,
      S(1) => \notcollision_i_29__7_n_0\,
      S(0) => \notcollision_i_30__7_n_0\
    );
\notcollision_reg_i_5__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_2__8\(0),
      CO(3) => \sprite_x_reg[14]_13\(0),
      CO(2) => \notcollision_reg_i_5__8_n_1\,
      CO(1) => \notcollision_reg_i_5__8_n_2\,
      CO(0) => \notcollision_reg_i_5__8_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_23__8_n_0\,
      DI(2) => \notcollision_i_24__8_n_0\,
      DI(1) => \notcollision_i_25__8_n_0\,
      DI(0) => \notcollision_i_26__8_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_5__8_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_i_27__8_n_0\,
      S(2) => \notcollision_i_28__8_n_0\,
      S(1) => \notcollision_i_29__8_n_0\,
      S(0) => \notcollision_i_30__8_n_0\
    );
\notcollision_reg_i_5__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_2__9\(0),
      CO(3) => \sprite_x_reg[14]_15\(0),
      CO(2) => \notcollision_reg_i_5__9_n_1\,
      CO(1) => \notcollision_reg_i_5__9_n_2\,
      CO(0) => \notcollision_reg_i_5__9_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_23__9_n_0\,
      DI(2) => \notcollision_i_24__9_n_0\,
      DI(1) => \notcollision_i_25__9_n_0\,
      DI(0) => \notcollision_i_26__9_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_5__9_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_i_27__9_n_0\,
      S(2) => \notcollision_i_28__9_n_0\,
      S(1) => \notcollision_i_29__9_n_0\,
      S(0) => \notcollision_i_30__9_n_0\
    );
notcollision_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => notcollision_reg_i_8_n_0,
      CO(2) => notcollision_reg_i_8_n_1,
      CO(1) => notcollision_reg_i_8_n_2,
      CO(0) => notcollision_reg_i_8_n_3,
      CYINIT => '0',
      DI(3) => notcollision_i_32_n_0,
      DI(2) => notcollision_i_33_n_0,
      DI(1) => notcollision_i_34_n_0,
      DI(0) => notcollision_i_35_n_0,
      O(3 downto 0) => NLW_notcollision_reg_i_8_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \notcollision_reg_i_3__4_3\(3 downto 0)
    );
\notcollision_reg_i_8__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_8__0_n_0\,
      CO(2) => \notcollision_reg_i_8__0_n_1\,
      CO(1) => \notcollision_reg_i_8__0_n_2\,
      CO(0) => \notcollision_reg_i_8__0_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_32__0_n_0\,
      DI(2) => \notcollision_i_33__0_n_0\,
      DI(1) => \notcollision_i_34__0_n_0\,
      DI(0) => \notcollision_i_35__0_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_8__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \notcollision_reg_i_3__5_1\(3 downto 0)
    );
\notcollision_reg_i_8__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_8__1_n_0\,
      CO(2) => \notcollision_reg_i_8__1_n_1\,
      CO(1) => \notcollision_reg_i_8__1_n_2\,
      CO(0) => \notcollision_reg_i_8__1_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_32__1_n_0\,
      DI(2) => \notcollision_i_33__1_n_0\,
      DI(1) => \notcollision_i_34__1_n_0\,
      DI(0) => \notcollision_i_35__1_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_8__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \notcollision_reg_i_3__6_3\(3 downto 0)
    );
\notcollision_reg_i_8__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_8__2_n_0\,
      CO(2) => \notcollision_reg_i_8__2_n_1\,
      CO(1) => \notcollision_reg_i_8__2_n_2\,
      CO(0) => \notcollision_reg_i_8__2_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_32__2_n_0\,
      DI(2) => \notcollision_i_33__2_n_0\,
      DI(1) => \notcollision_i_34__2_n_0\,
      DI(0) => \notcollision_i_35__2_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_8__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \notcollision_reg_i_3__7_1\(3 downto 0)
    );
\notcollision_reg_i_8__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_8__3_n_0\,
      CO(2) => \notcollision_reg_i_8__3_n_1\,
      CO(1) => \notcollision_reg_i_8__3_n_2\,
      CO(0) => \notcollision_reg_i_8__3_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_32__3_n_0\,
      DI(2) => \notcollision_i_33__3_n_0\,
      DI(1) => \notcollision_i_34__3_n_0\,
      DI(0) => \notcollision_i_35__3_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_8__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \notcollision_reg_i_3__8_3\(3 downto 0)
    );
\notcollision_reg_i_8__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_8__4_n_0\,
      CO(2) => \notcollision_reg_i_8__4_n_1\,
      CO(1) => \notcollision_reg_i_8__4_n_2\,
      CO(0) => \notcollision_reg_i_8__4_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_32__4_n_0\,
      DI(2) => \notcollision_i_33__4_n_0\,
      DI(1) => \notcollision_i_34__4_n_0\,
      DI(0) => \notcollision_i_35__4_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_8__4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \notcollision_reg_i_3__9_1\(3 downto 0)
    );
\notcollision_reg_i_8__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_8__5_n_0\,
      CO(2) => \notcollision_reg_i_8__5_n_1\,
      CO(1) => \notcollision_reg_i_8__5_n_2\,
      CO(0) => \notcollision_reg_i_8__5_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_32__5_n_0\,
      DI(2) => \notcollision_i_33__5_n_0\,
      DI(1) => \notcollision_i_34__5_n_0\,
      DI(0) => \notcollision_i_35__5_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_8__5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \notcollision_reg_i_3__10_3\(3 downto 0)
    );
\notcollision_reg_i_8__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_8__6_n_0\,
      CO(2) => \notcollision_reg_i_8__6_n_1\,
      CO(1) => \notcollision_reg_i_8__6_n_2\,
      CO(0) => \notcollision_reg_i_8__6_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_32__6_n_0\,
      DI(2) => \notcollision_i_33__6_n_0\,
      DI(1) => \notcollision_i_34__6_n_0\,
      DI(0) => \notcollision_i_35__6_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_8__6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \notcollision_reg_i_3__11_1\(3 downto 0)
    );
\notcollision_reg_i_8__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_8__7_n_0\,
      CO(2) => \notcollision_reg_i_8__7_n_1\,
      CO(1) => \notcollision_reg_i_8__7_n_2\,
      CO(0) => \notcollision_reg_i_8__7_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_32__7_n_0\,
      DI(2) => \notcollision_i_33__7_n_0\,
      DI(1) => \notcollision_i_34__7_n_0\,
      DI(0) => \notcollision_i_35__7_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_8__7_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \notcollision_reg_i_3__12_3\(3 downto 0)
    );
\sprite_x[15]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      O => \sprite_x[15]_i_10_n_0\
    );
\sprite_x[15]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => \^sprite_y_reg[8]_0\,
      O => \sprite_x[15]_i_12_n_0\
    );
\sprite_x[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\,
      I1 => \^sprite_y_reg[6]_0\,
      O => \sprite_x[15]_i_13_n_0\
    );
\sprite_x[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => \^sprite_y_reg[4]_0\,
      O => \sprite_x[15]_i_14_n_0\
    );
\sprite_x[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => sprite_y20_in,
      I1 => \sprite_x[15]_i_4__0_n_0\,
      I2 => \sprite_x[15]_i_5__0_n_0\,
      O => p_0_in
    );
\sprite_x[15]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEEEEEEEEE"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => \^sprite_y_reg[9]_0\,
      I2 => \^sprite_y_reg[4]_0\,
      I3 => \^sprite_y_reg[6]_0\,
      I4 => \^sprite_y_reg[5]_0\,
      I5 => \^sprite_y_reg[7]_0\,
      O => \sprite_x[15]_i_4__0_n_0\
    );
\sprite_x[15]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => \^sprite_y_reg[12]_0\,
      I2 => \^sprite_y_reg[13]_0\,
      I3 => \^sprite_y_reg[14]_0\,
      I4 => \^sprite_y_reg[15]_0\,
      I5 => \^sprite_y_reg[8]_0\,
      O => \sprite_x[15]_i_5__0_n_0\
    );
\sprite_x[15]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      O => \sprite_x[15]_i_9_n_0\
    );
\sprite_x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => p_0_in,
      D => \sprite_x_reg[12]_0\(0),
      Q => \^sprite_x_reg[15]_0\(0),
      R => '0'
    );
\sprite_x_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => p_0_in,
      D => sprite_x0(10),
      Q => \^sprite_x_reg[15]_0\(10),
      R => '0'
    );
\sprite_x_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => p_0_in,
      D => sprite_x0(11),
      Q => \^sprite_x_reg[15]_0\(11),
      R => '0'
    );
\sprite_x_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => p_0_in,
      D => sprite_x0(12),
      Q => \^sprite_x_reg[15]_0\(12),
      R => '0'
    );
\sprite_x_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[8]_i_1_n_0\,
      CO(3) => \sprite_x_reg[12]_i_1_n_0\,
      CO(2) => \sprite_x_reg[12]_i_1_n_1\,
      CO(1) => \sprite_x_reg[12]_i_1_n_2\,
      CO(0) => \sprite_x_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sprite_x0(12 downto 9),
      S(3) => \sprite_x_reg[15]_16\(0),
      S(2 downto 0) => \sprite_x_reg[12]_0\(11 downto 9)
    );
\sprite_x_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => p_0_in,
      D => sprite_x0(13),
      Q => \^sprite_x_reg[15]_0\(13),
      R => '0'
    );
\sprite_x_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => p_0_in,
      D => sprite_x0(14),
      Q => \^sprite_x_reg[15]_0\(14),
      R => '0'
    );
\sprite_x_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => p_0_in,
      D => sprite_x0(15),
      Q => \^sprite_x_reg[15]_0\(15),
      R => '0'
    );
\sprite_x_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sprite_x_reg[15]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sprite_x_reg[15]_i_2_n_2\,
      CO(0) => \sprite_x_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sprite_x_reg[15]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => sprite_x0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => \sprite_x_reg[15]_16\(3 downto 1)
    );
\sprite_x_reg[15]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[15]_i_6_n_0\,
      CO(3 downto 2) => \NLW_sprite_x_reg[15]_i_3__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sprite_y20_in,
      CO(0) => \sprite_x_reg[15]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sprite_x_reg[15]_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => finish_reg_0(1 downto 0)
    );
\sprite_x_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[15]_i_6_n_0\,
      CO(2) => \sprite_x_reg[15]_i_6_n_1\,
      CO(1) => \sprite_x_reg[15]_i_6_n_2\,
      CO(0) => \sprite_x_reg[15]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sprite_x[15]_i_9_n_0\,
      DI(1) => '0',
      DI(0) => \sprite_x[15]_i_10_n_0\,
      O(3 downto 0) => \NLW_sprite_x_reg[15]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \sprite_x_reg[15]_i_3__0_0\(0),
      S(2) => \sprite_x[15]_i_12_n_0\,
      S(1) => \sprite_x[15]_i_13_n_0\,
      S(0) => \sprite_x[15]_i_14_n_0\
    );
\sprite_x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => p_0_in,
      D => sprite_x0(1),
      Q => \^sprite_x_reg[15]_0\(1),
      R => '0'
    );
\sprite_x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => p_0_in,
      D => sprite_x0(2),
      Q => \^sprite_x_reg[15]_0\(2),
      R => '0'
    );
\sprite_x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => p_0_in,
      D => sprite_x0(3),
      Q => \^sprite_x_reg[15]_0\(3),
      R => '0'
    );
\sprite_x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => p_0_in,
      D => sprite_x0(4),
      Q => \^sprite_x_reg[15]_0\(4),
      R => '0'
    );
\sprite_x_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[4]_i_1_n_0\,
      CO(2) => \sprite_x_reg[4]_i_1_n_1\,
      CO(1) => \sprite_x_reg[4]_i_1_n_2\,
      CO(0) => \sprite_x_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \sprite_x_reg[12]_0\(4 downto 2),
      DI(0) => '0',
      O(3 downto 0) => sprite_x0(4 downto 1),
      S(3 downto 1) => \sprite_x_reg[4]_0\(2 downto 0),
      S(0) => \sprite_x_reg[12]_0\(1)
    );
\sprite_x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => p_0_in,
      D => sprite_x0(5),
      Q => \^sprite_x_reg[15]_0\(5),
      R => '0'
    );
\sprite_x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => p_0_in,
      D => sprite_x0(6),
      Q => \^sprite_x_reg[15]_0\(6),
      R => '0'
    );
\sprite_x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => p_0_in,
      D => sprite_x0(7),
      Q => \^sprite_x_reg[15]_0\(7),
      R => '0'
    );
\sprite_x_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => p_0_in,
      D => sprite_x0(8),
      Q => \^sprite_x_reg[15]_0\(8),
      R => '0'
    );
\sprite_x_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[4]_i_1_n_0\,
      CO(3) => \sprite_x_reg[8]_i_1_n_0\,
      CO(2) => \sprite_x_reg[8]_i_1_n_1\,
      CO(1) => \sprite_x_reg[8]_i_1_n_2\,
      CO(0) => \sprite_x_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sprite_x0(8 downto 5),
      S(3 downto 0) => \sprite_x_reg[12]_0\(8 downto 5)
    );
\sprite_x_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => p_0_in,
      D => sprite_x0(9),
      Q => \^sprite_x_reg[15]_0\(9),
      R => '0'
    );
\sprite_y[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF57A800"
    )
        port map (
      I0 => sprite_y20_in,
      I1 => \sprite_x[15]_i_4__0_n_0\,
      I2 => \sprite_x[15]_i_5__0_n_0\,
      I3 => \^sprite_y_reg[0]_0\,
      I4 => btn1,
      O => \sprite_y[0]_i_1_n_0\
    );
\sprite_y[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sprite_y20_in,
      I1 => \sprite_x[15]_i_4__0_n_0\,
      I2 => \sprite_x[15]_i_5__0_n_0\,
      O => \sprite_y[13]_i_2_n_0\
    );
\sprite_y[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sprite_y20_in,
      I1 => \sprite_x[15]_i_4__0_n_0\,
      I2 => \sprite_x[15]_i_5__0_n_0\,
      O => \sprite_y[13]_i_3_n_0\
    );
\sprite_y[13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => sprite_y20_in,
      I1 => \sprite_x[15]_i_4__0_n_0\,
      I2 => \sprite_x[15]_i_5__0_n_0\,
      I3 => \^sprite_y_reg[15]_0\,
      O => \sprite_y[13]_i_4_n_0\
    );
\sprite_y[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => sprite_y20_in,
      I1 => \sprite_x[15]_i_4__0_n_0\,
      I2 => \sprite_x[15]_i_5__0_n_0\,
      I3 => \^sprite_y_reg[14]_0\,
      O => \sprite_y[13]_i_5_n_0\
    );
\sprite_y[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => sprite_y20_in,
      I1 => \sprite_x[15]_i_4__0_n_0\,
      I2 => \sprite_x[15]_i_5__0_n_0\,
      I3 => \^sprite_y_reg[13]_0\,
      O => \sprite_y[13]_i_6_n_0\
    );
\sprite_y[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sprite_y20_in,
      I1 => \sprite_x[15]_i_4__0_n_0\,
      I2 => \sprite_x[15]_i_5__0_n_0\,
      O => sprite_y1
    );
\sprite_y[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5700FFA8"
    )
        port map (
      I0 => sprite_y20_in,
      I1 => \sprite_x[15]_i_4__0_n_0\,
      I2 => \sprite_x[15]_i_5__0_n_0\,
      I3 => btn1,
      I4 => \^sprite_y_reg[4]_0\,
      O => \sprite_y[1]_i_3_n_0\
    );
\sprite_y[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5700FFA8"
    )
        port map (
      I0 => sprite_y20_in,
      I1 => \sprite_x[15]_i_4__0_n_0\,
      I2 => \sprite_x[15]_i_5__0_n_0\,
      I3 => btn1,
      I4 => \^sprite_y_reg[3]_0\,
      O => \sprite_y[1]_i_4_n_0\
    );
\sprite_y[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5700FFA8"
    )
        port map (
      I0 => sprite_y20_in,
      I1 => \sprite_x[15]_i_4__0_n_0\,
      I2 => \sprite_x[15]_i_5__0_n_0\,
      I3 => btn1,
      I4 => \^sprite_y_reg[2]_0\,
      O => \sprite_y[1]_i_5_n_0\
    );
\sprite_y[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF57A800"
    )
        port map (
      I0 => sprite_y20_in,
      I1 => \sprite_x[15]_i_4__0_n_0\,
      I2 => \sprite_x[15]_i_5__0_n_0\,
      I3 => \^sprite_y_reg[1]_0\,
      I4 => btn1,
      O => \sprite_y[1]_i_6_n_0\
    );
\sprite_y[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sprite_y20_in,
      I1 => \sprite_x[15]_i_4__0_n_0\,
      I2 => \sprite_x[15]_i_5__0_n_0\,
      O => \sprite_y[5]_i_2_n_0\
    );
\sprite_y[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sprite_y20_in,
      I1 => \sprite_x[15]_i_4__0_n_0\,
      I2 => \sprite_x[15]_i_5__0_n_0\,
      O => \sprite_y[5]_i_3_n_0\
    );
\sprite_y[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sprite_y20_in,
      I1 => \sprite_x[15]_i_4__0_n_0\,
      I2 => \sprite_x[15]_i_5__0_n_0\,
      O => \sprite_y[5]_i_4_n_0\
    );
\sprite_y[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => sprite_y20_in,
      I1 => \sprite_x[15]_i_4__0_n_0\,
      I2 => \sprite_x[15]_i_5__0_n_0\,
      I3 => \^sprite_y_reg[8]_0\,
      O => \sprite_y[5]_i_5_n_0\
    );
\sprite_y[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => sprite_y20_in,
      I1 => \sprite_x[15]_i_4__0_n_0\,
      I2 => \sprite_x[15]_i_5__0_n_0\,
      I3 => \^sprite_y_reg[7]_0\,
      O => \sprite_y[5]_i_6_n_0\
    );
\sprite_y[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => sprite_y20_in,
      I1 => \sprite_x[15]_i_4__0_n_0\,
      I2 => \sprite_x[15]_i_5__0_n_0\,
      I3 => \^sprite_y_reg[6]_0\,
      O => \sprite_y[5]_i_7_n_0\
    );
\sprite_y[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0057A8FF"
    )
        port map (
      I0 => sprite_y20_in,
      I1 => \sprite_x[15]_i_4__0_n_0\,
      I2 => \sprite_x[15]_i_5__0_n_0\,
      I3 => btn1,
      I4 => \^sprite_y_reg[5]_0\,
      O => \sprite_y[5]_i_8_n_0\
    );
\sprite_y[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sprite_y20_in,
      I1 => \sprite_x[15]_i_4__0_n_0\,
      I2 => \sprite_x[15]_i_5__0_n_0\,
      O => \sprite_y[9]_i_2_n_0\
    );
\sprite_y[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sprite_y20_in,
      I1 => \sprite_x[15]_i_4__0_n_0\,
      I2 => \sprite_x[15]_i_5__0_n_0\,
      O => \sprite_y[9]_i_3_n_0\
    );
\sprite_y[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sprite_y20_in,
      I1 => \sprite_x[15]_i_4__0_n_0\,
      I2 => \sprite_x[15]_i_5__0_n_0\,
      O => \sprite_y[9]_i_4_n_0\
    );
\sprite_y[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sprite_y20_in,
      I1 => \sprite_x[15]_i_4__0_n_0\,
      I2 => \sprite_x[15]_i_5__0_n_0\,
      O => \sprite_y[9]_i_5_n_0\
    );
\sprite_y[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => sprite_y20_in,
      I1 => \sprite_x[15]_i_4__0_n_0\,
      I2 => \sprite_x[15]_i_5__0_n_0\,
      I3 => \^sprite_y_reg[12]_0\,
      O => \sprite_y[9]_i_6_n_0\
    );
\sprite_y[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => sprite_y20_in,
      I1 => \sprite_x[15]_i_4__0_n_0\,
      I2 => \sprite_x[15]_i_5__0_n_0\,
      I3 => \^sprite_y_reg[11]_0\,
      O => \sprite_y[9]_i_7_n_0\
    );
\sprite_y[9]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => sprite_y20_in,
      I1 => \sprite_x[15]_i_4__0_n_0\,
      I2 => \sprite_x[15]_i_5__0_n_0\,
      I3 => \^sprite_y_reg[10]_0\,
      O => \sprite_y[9]_i_8_n_0\
    );
\sprite_y[9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57FF"
    )
        port map (
      I0 => sprite_y20_in,
      I1 => \sprite_x[15]_i_4__0_n_0\,
      I2 => \sprite_x[15]_i_5__0_n_0\,
      I3 => \^sprite_y_reg[9]_0\,
      O => \sprite_y[9]_i_9_n_0\
    );
\sprite_y_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y[0]_i_1_n_0\,
      Q => \^sprite_y_reg[0]_0\,
      R => '0'
    );
\sprite_y_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[9]_i_1_n_6\,
      Q => \^sprite_y_reg[10]_0\,
      R => '0'
    );
\sprite_y_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[9]_i_1_n_5\,
      Q => \^sprite_y_reg[11]_0\,
      R => '0'
    );
\sprite_y_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[9]_i_1_n_4\,
      Q => \^sprite_y_reg[12]_0\,
      R => '0'
    );
\sprite_y_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[13]_i_1_n_7\,
      Q => \^sprite_y_reg[13]_0\,
      R => '0'
    );
\sprite_y_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[9]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sprite_y_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sprite_y_reg[13]_i_1_n_2\,
      CO(0) => \sprite_y_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sprite_y[13]_i_2_n_0\,
      DI(0) => \sprite_y[13]_i_3_n_0\,
      O(3) => \NLW_sprite_y_reg[13]_i_1_O_UNCONNECTED\(3),
      O(2) => \sprite_y_reg[13]_i_1_n_5\,
      O(1) => \sprite_y_reg[13]_i_1_n_6\,
      O(0) => \sprite_y_reg[13]_i_1_n_7\,
      S(3) => '0',
      S(2) => \sprite_y[13]_i_4_n_0\,
      S(1) => \sprite_y[13]_i_5_n_0\,
      S(0) => \sprite_y[13]_i_6_n_0\
    );
\sprite_y_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[13]_i_1_n_6\,
      Q => \^sprite_y_reg[14]_0\,
      R => '0'
    );
\sprite_y_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[13]_i_1_n_5\,
      Q => \^sprite_y_reg[15]_0\,
      R => '0'
    );
\sprite_y_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[1]_i_1_n_7\,
      Q => \^sprite_y_reg[1]_0\,
      R => '0'
    );
\sprite_y_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_reg[1]_i_1_n_0\,
      CO(2) => \sprite_y_reg[1]_i_1_n_1\,
      CO(1) => \sprite_y_reg[1]_i_1_n_2\,
      CO(0) => \sprite_y_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => sprite_y1,
      DI(2) => sprite_y1,
      DI(1) => sprite_y1,
      DI(0) => '0',
      O(3) => \sprite_y_reg[1]_i_1_n_4\,
      O(2) => \sprite_y_reg[1]_i_1_n_5\,
      O(1) => \sprite_y_reg[1]_i_1_n_6\,
      O(0) => \sprite_y_reg[1]_i_1_n_7\,
      S(3) => \sprite_y[1]_i_3_n_0\,
      S(2) => \sprite_y[1]_i_4_n_0\,
      S(1) => \sprite_y[1]_i_5_n_0\,
      S(0) => \sprite_y[1]_i_6_n_0\
    );
\sprite_y_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[1]_i_1_n_6\,
      Q => \^sprite_y_reg[2]_0\,
      R => '0'
    );
\sprite_y_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[1]_i_1_n_5\,
      Q => \^sprite_y_reg[3]_0\,
      R => '0'
    );
\sprite_y_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[1]_i_1_n_4\,
      Q => \^sprite_y_reg[4]_0\,
      R => '0'
    );
\sprite_y_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[5]_i_1_n_7\,
      Q => \^sprite_y_reg[5]_0\,
      R => '0'
    );
\sprite_y_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[1]_i_1_n_0\,
      CO(3) => \sprite_y_reg[5]_i_1_n_0\,
      CO(2) => \sprite_y_reg[5]_i_1_n_1\,
      CO(1) => \sprite_y_reg[5]_i_1_n_2\,
      CO(0) => \sprite_y_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[5]_i_2_n_0\,
      DI(2) => \sprite_y[5]_i_3_n_0\,
      DI(1) => \sprite_y[5]_i_4_n_0\,
      DI(0) => sprite_y1,
      O(3) => \sprite_y_reg[5]_i_1_n_4\,
      O(2) => \sprite_y_reg[5]_i_1_n_5\,
      O(1) => \sprite_y_reg[5]_i_1_n_6\,
      O(0) => \sprite_y_reg[5]_i_1_n_7\,
      S(3) => \sprite_y[5]_i_5_n_0\,
      S(2) => \sprite_y[5]_i_6_n_0\,
      S(1) => \sprite_y[5]_i_7_n_0\,
      S(0) => \sprite_y[5]_i_8_n_0\
    );
\sprite_y_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[5]_i_1_n_6\,
      Q => \^sprite_y_reg[6]_0\,
      R => '0'
    );
\sprite_y_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[5]_i_1_n_5\,
      Q => \^sprite_y_reg[7]_0\,
      R => '0'
    );
\sprite_y_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[5]_i_1_n_4\,
      Q => \^sprite_y_reg[8]_0\,
      R => '0'
    );
\sprite_y_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[9]_i_1_n_7\,
      Q => \^sprite_y_reg[9]_0\,
      R => '0'
    );
\sprite_y_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[5]_i_1_n_0\,
      CO(3) => \sprite_y_reg[9]_i_1_n_0\,
      CO(2) => \sprite_y_reg[9]_i_1_n_1\,
      CO(1) => \sprite_y_reg[9]_i_1_n_2\,
      CO(0) => \sprite_y_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[9]_i_2_n_0\,
      DI(2) => \sprite_y[9]_i_3_n_0\,
      DI(1) => \sprite_y[9]_i_4_n_0\,
      DI(0) => \sprite_y[9]_i_5_n_0\,
      O(3) => \sprite_y_reg[9]_i_1_n_4\,
      O(2) => \sprite_y_reg[9]_i_1_n_5\,
      O(1) => \sprite_y_reg[9]_i_1_n_6\,
      O(0) => \sprite_y_reg[9]_i_1_n_7\,
      S(3) => \sprite_y[9]_i_6_n_0\,
      S(2) => \sprite_y[9]_i_7_n_0\,
      S(1) => \sprite_y[9]_i_8_n_0\,
      S(0) => \sprite_y[9]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_sprite_compositor_e1 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    shoot_x : out STD_LOGIC_VECTOR ( 14 downto 0 );
    notcollision : out STD_LOGIC;
    score_e1 : out STD_LOGIC;
    shoot_signal_e1 : out STD_LOGIC;
    \sprite_x_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \sprite_x_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    shoot_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_0 : out STD_LOGIC;
    v_sync : in STD_LOGIC;
    notcollision_reg_0 : in STD_LOGIC;
    cnt_reg_1 : in STD_LOGIC;
    \bias_reg[3]_i_187\ : in STD_LOGIC;
    \bias_reg[3]_i_187_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[3]_i_450\ : in STD_LOGIC;
    \bias_reg[3]_i_69\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \bias_reg[3]_i_450_0\ : in STD_LOGIC;
    notcollision_reg_i_19_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    notcollision_reg_i_4_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_22\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[3]\ : in STD_LOGIC;
    \bias[3]_i_557\ : in STD_LOGIC;
    score_stage3_e1 : in STD_LOGIC;
    score_stage2_e9 : in STD_LOGIC;
    score_stage3_e2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_sprite_compositor_e1 : entity is "sprite_compositor_e1";
end design_1_HDMI_TOP_0_0_sprite_compositor_e1;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_sprite_compositor_e1 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \bias[3]_i_211_n_0\ : STD_LOGIC;
  signal \^notcollision\ : STD_LOGIC;
  signal notcollision3 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal notcollision_i_21_n_0 : STD_LOGIC;
  signal notcollision_i_37_n_0 : STD_LOGIC;
  signal notcollision_i_38_n_0 : STD_LOGIC;
  signal notcollision_i_39_n_0 : STD_LOGIC;
  signal notcollision_i_40_n_0 : STD_LOGIC;
  signal notcollision_i_46_n_0 : STD_LOGIC;
  signal notcollision_i_47_n_0 : STD_LOGIC;
  signal notcollision_i_48_n_0 : STD_LOGIC;
  signal notcollision_i_49_n_0 : STD_LOGIC;
  signal notcollision_i_51_n_0 : STD_LOGIC;
  signal notcollision_i_52_n_0 : STD_LOGIC;
  signal notcollision_i_53_n_0 : STD_LOGIC;
  signal notcollision_i_55_n_0 : STD_LOGIC;
  signal notcollision_reg_i_19_n_0 : STD_LOGIC;
  signal notcollision_reg_i_19_n_1 : STD_LOGIC;
  signal notcollision_reg_i_19_n_2 : STD_LOGIC;
  signal notcollision_reg_i_19_n_3 : STD_LOGIC;
  signal notcollision_reg_i_20_n_2 : STD_LOGIC;
  signal notcollision_reg_i_20_n_3 : STD_LOGIC;
  signal notcollision_reg_i_36_n_0 : STD_LOGIC;
  signal notcollision_reg_i_36_n_1 : STD_LOGIC;
  signal notcollision_reg_i_36_n_2 : STD_LOGIC;
  signal notcollision_reg_i_36_n_3 : STD_LOGIC;
  signal notcollision_reg_i_45_n_0 : STD_LOGIC;
  signal notcollision_reg_i_45_n_1 : STD_LOGIC;
  signal notcollision_reg_i_45_n_2 : STD_LOGIC;
  signal notcollision_reg_i_45_n_3 : STD_LOGIC;
  signal notcollision_reg_i_54_n_0 : STD_LOGIC;
  signal notcollision_reg_i_54_n_1 : STD_LOGIC;
  signal notcollision_reg_i_54_n_2 : STD_LOGIC;
  signal notcollision_reg_i_54_n_3 : STD_LOGIC;
  signal \^score_e1\ : STD_LOGIC;
  signal shoot_i_1_n_0 : STD_LOGIC;
  signal shoot_i_2_n_0 : STD_LOGIC;
  signal shoot_i_3_n_0 : STD_LOGIC;
  signal shoot_i_4_n_0 : STD_LOGIC;
  signal shoot_i_5_n_0 : STD_LOGIC;
  signal shoot_i_6_n_0 : STD_LOGIC;
  signal shoot_i_7_n_0 : STD_LOGIC;
  signal \^shoot_signal_e1\ : STD_LOGIC;
  signal \^shoot_x\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \sprite_x[0]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_3_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_4_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_5_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_3_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_4_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_5_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_4_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_5__0_n_0\ : STD_LOGIC;
  signal sprite_x_direction : STD_LOGIC;
  signal sprite_x_direction_i_1_n_0 : STD_LOGIC;
  signal sprite_x_direction_i_2_n_0 : STD_LOGIC;
  signal sprite_x_direction_i_3_n_0 : STD_LOGIC;
  signal sprite_x_direction_i_4_n_0 : STD_LOGIC;
  signal sprite_x_direction_i_5_n_0 : STD_LOGIC;
  signal sprite_x_direction_i_6_n_0 : STD_LOGIC;
  signal sprite_x_direction_i_7_n_0 : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \sprite_x_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_bias_reg[3]_i_72_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_72_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_notcollision_reg_i_19_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_notcollision_reg_i_20_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_notcollision_reg_i_20_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_notcollision_reg_i_36_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_notcollision_reg_i_4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_notcollision_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_x_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_72\ : label is 11;
  attribute COMPARATOR_THRESHOLD of notcollision_reg_i_19 : label is 11;
  attribute COMPARATOR_THRESHOLD of notcollision_reg_i_36 : label is 11;
  attribute COMPARATOR_THRESHOLD of notcollision_reg_i_4 : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of shoot_i_5 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of shoot_i_6 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of shoot_i_7 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of sprite_x_direction_i_1 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of sprite_x_direction_i_6 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of sprite_x_direction_i_7 : label is "soft_lutpair126";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sprite_x_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[8]_i_1\ : label is 11;
begin
  D(0) <= \^d\(0);
  notcollision <= \^notcollision\;
  score_e1 <= \^score_e1\;
  shoot_signal_e1 <= \^shoot_signal_e1\;
  shoot_x(14 downto 0) <= \^shoot_x\(14 downto 0);
  \sprite_x_reg[15]_0\(10 downto 0) <= \^sprite_x_reg[15]_0\(10 downto 0);
\bias[3]_i_192\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(14),
      I1 => \bias_reg[3]_i_69\(11),
      I2 => \bias_reg[3]_i_69\(10),
      I3 => \^shoot_x\(13),
      O => \sprite_x_reg[15]_2\(3)
    );
\bias[3]_i_193\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(12),
      I1 => \bias_reg[3]_i_69\(9),
      I2 => \bias_reg[3]_i_69\(8),
      I3 => \^shoot_x\(11),
      O => \sprite_x_reg[15]_2\(2)
    );
\bias[3]_i_194\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(10),
      I1 => \bias_reg[3]_i_69\(7),
      I2 => \bias_reg[3]_i_69\(6),
      I3 => \^shoot_x\(9),
      O => \sprite_x_reg[15]_2\(1)
    );
\bias[3]_i_195\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(8),
      I1 => \bias_reg[3]_i_69\(5),
      I2 => \bias_reg[3]_i_69\(4),
      I3 => \^shoot_x\(7),
      O => \sprite_x_reg[15]_2\(0)
    );
\bias[3]_i_211\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => notcollision3(16),
      O => \bias[3]_i_211_n_0\
    );
\bias[3]_i_434\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(6),
      I1 => \bias_reg[3]_i_69\(3),
      I2 => \bias_reg[3]_i_69\(2),
      I3 => \^shoot_x\(5),
      O => \sprite_x_reg[7]_0\(3)
    );
\bias[3]_i_435\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(3),
      I1 => \bias_reg[3]_i_187\,
      I2 => \^shoot_x\(4),
      I3 => \bias_reg[3]_i_187_0\,
      O => \sprite_x_reg[7]_0\(2)
    );
\bias[3]_i_436\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(1),
      I1 => \bias_reg[3]_i_69\(1),
      I2 => \^shoot_x\(2),
      I3 => \bias_reg[3]_i_450_0\,
      O => \sprite_x_reg[7]_0\(1)
    );
\bias[3]_i_437\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(0),
      I1 => \bias_reg[3]_i_450\,
      I2 => \^shoot_x\(0),
      I3 => \bias_reg[3]_i_69\(0),
      O => \sprite_x_reg[7]_0\(0)
    );
\bias[3]_i_780\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^shoot_x\(1),
      I1 => \bias_reg[3]_i_69\(1),
      I2 => \bias_reg[3]_i_450_0\,
      I3 => \^shoot_x\(2),
      O => \sprite_x_reg[2]_0\(1)
    );
\bias[3]_i_781\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^d\(0),
      I1 => \bias_reg[3]_i_450\,
      I2 => \bias_reg[3]_i_69\(0),
      I3 => \^shoot_x\(0),
      O => \sprite_x_reg[2]_0\(0)
    );
\bias[3]_i_784\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(1),
      I1 => \bias_reg[3]_i_69\(1),
      I2 => \^shoot_x\(2),
      I3 => \bias_reg[3]_i_450_0\,
      O => \sprite_x_reg[2]_1\(1)
    );
\bias[3]_i_785\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(0),
      I1 => \bias_reg[3]_i_450\,
      I2 => \^shoot_x\(0),
      I3 => \bias_reg[3]_i_69\(0),
      O => \sprite_x_reg[2]_1\(0)
    );
\bias[3]_i_918\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => \^score_e1\,
      I1 => \bias[3]_i_557\,
      I2 => score_stage3_e1,
      I3 => score_stage2_e9,
      I4 => score_stage3_e2,
      O => cnt_reg_0
    );
\bias_reg[3]_i_72\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias[3]_i_22\(0),
      CO(3 downto 1) => \NLW_bias_reg[3]_i_72_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_x_reg[15]_3\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => notcollision3(16),
      O(3 downto 0) => \NLW_bias_reg[3]_i_72_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_211_n_0\
    );
cnt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => cnt_reg_1,
      Q => \^score_e1\,
      R => '0'
    );
notcollision_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(14),
      I1 => Q(15),
      I2 => Q(14),
      I3 => \^shoot_x\(13),
      O => \sprite_x_reg[15]_1\(3)
    );
notcollision_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(12),
      I1 => Q(13),
      I2 => Q(12),
      I3 => \^shoot_x\(11),
      O => \sprite_x_reg[15]_1\(2)
    );
notcollision_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(10),
      I1 => Q(11),
      I2 => Q(10),
      I3 => \^shoot_x\(9),
      O => \sprite_x_reg[15]_1\(1)
    );
notcollision_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(8),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \^shoot_x\(7),
      O => \sprite_x_reg[15]_1\(0)
    );
notcollision_i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => notcollision3(16),
      O => notcollision_i_21_n_0
    );
notcollision_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(6),
      I1 => Q(7),
      I2 => Q(6),
      I3 => \^shoot_x\(5),
      O => S(3)
    );
notcollision_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(3),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^shoot_x\(4),
      O => S(2)
    );
notcollision_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(1),
      I1 => Q(2),
      I2 => \^shoot_x\(2),
      I3 => Q(3),
      O => S(1)
    );
notcollision_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(0),
      I1 => Q(0),
      I2 => \^shoot_x\(0),
      I3 => Q(1),
      O => S(0)
    );
notcollision_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => Q(14),
      I2 => Q(15),
      I3 => \^sprite_x_reg[15]_0\(10),
      O => notcollision_i_37_n_0
    );
notcollision_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => Q(12),
      I2 => Q(13),
      I3 => \^sprite_x_reg[15]_0\(8),
      O => notcollision_i_38_n_0
    );
notcollision_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => Q(10),
      I2 => Q(11),
      I3 => \^sprite_x_reg[15]_0\(6),
      O => notcollision_i_39_n_0
    );
notcollision_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => Q(8),
      I2 => Q(9),
      I3 => \^sprite_x_reg[15]_0\(4),
      O => notcollision_i_40_n_0
    );
notcollision_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => Q(6),
      I2 => Q(7),
      I3 => \^sprite_x_reg[15]_0\(2),
      O => notcollision_i_46_n_0
    );
notcollision_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^shoot_x\(3),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^sprite_x_reg[15]_0\(0),
      O => notcollision_i_47_n_0
    );
notcollision_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^shoot_x\(1),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \^shoot_x\(2),
      O => notcollision_i_48_n_0
    );
notcollision_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^d\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^shoot_x\(0),
      O => notcollision_i_49_n_0
    );
notcollision_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(3),
      I1 => Q(4),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => Q(5),
      O => notcollision_i_51_n_0
    );
notcollision_i_52: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(1),
      I1 => Q(2),
      I2 => \^shoot_x\(2),
      I3 => Q(3),
      O => notcollision_i_52_n_0
    );
notcollision_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(0),
      I1 => Q(0),
      I2 => \^shoot_x\(0),
      I3 => Q(1),
      O => notcollision_i_53_n_0
    );
notcollision_i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^shoot_x\(5),
      O => notcollision_i_55_n_0
    );
notcollision_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => notcollision_reg_0,
      Q => \^notcollision\,
      R => '0'
    );
notcollision_reg_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => notcollision_reg_i_36_n_0,
      CO(3) => notcollision_reg_i_19_n_0,
      CO(2) => notcollision_reg_i_19_n_1,
      CO(1) => notcollision_reg_i_19_n_2,
      CO(0) => notcollision_reg_i_19_n_3,
      CYINIT => '0',
      DI(3) => notcollision_i_37_n_0,
      DI(2) => notcollision_i_38_n_0,
      DI(1) => notcollision_i_39_n_0,
      DI(0) => notcollision_i_40_n_0,
      O(3 downto 0) => NLW_notcollision_reg_i_19_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => notcollision_reg_i_4_0(3 downto 0)
    );
notcollision_reg_i_20: unisim.vcomponents.CARRY4
     port map (
      CI => notcollision_reg_i_45_n_0,
      CO(3) => notcollision3(16),
      CO(2) => NLW_notcollision_reg_i_20_CO_UNCONNECTED(2),
      CO(1) => notcollision_reg_i_20_n_2,
      CO(0) => notcollision_reg_i_20_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_notcollision_reg_i_20_O_UNCONNECTED(3),
      O(2 downto 0) => \^sprite_x_reg[15]_0\(10 downto 8),
      S(3) => '1',
      S(2 downto 0) => \^shoot_x\(14 downto 12)
    );
notcollision_reg_i_36: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => notcollision_reg_i_36_n_0,
      CO(2) => notcollision_reg_i_36_n_1,
      CO(1) => notcollision_reg_i_36_n_2,
      CO(0) => notcollision_reg_i_36_n_3,
      CYINIT => '0',
      DI(3) => notcollision_i_46_n_0,
      DI(2) => notcollision_i_47_n_0,
      DI(1) => notcollision_i_48_n_0,
      DI(0) => notcollision_i_49_n_0,
      O(3 downto 0) => NLW_notcollision_reg_i_36_O_UNCONNECTED(3 downto 0),
      S(3) => notcollision_reg_i_19_0(0),
      S(2) => notcollision_i_51_n_0,
      S(1) => notcollision_i_52_n_0,
      S(0) => notcollision_i_53_n_0
    );
notcollision_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => notcollision_reg_i_19_n_0,
      CO(3 downto 1) => NLW_notcollision_reg_i_4_CO_UNCONNECTED(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => notcollision3(16),
      O(3 downto 0) => NLW_notcollision_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => notcollision_i_21_n_0
    );
notcollision_reg_i_45: unisim.vcomponents.CARRY4
     port map (
      CI => notcollision_reg_i_54_n_0,
      CO(3) => notcollision_reg_i_45_n_0,
      CO(2) => notcollision_reg_i_45_n_1,
      CO(1) => notcollision_reg_i_45_n_2,
      CO(0) => notcollision_reg_i_45_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sprite_x_reg[15]_0\(7 downto 4),
      S(3 downto 0) => \^shoot_x\(11 downto 8)
    );
notcollision_reg_i_54: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => notcollision_reg_i_54_n_0,
      CO(2) => notcollision_reg_i_54_n_1,
      CO(1) => notcollision_reg_i_54_n_2,
      CO(0) => notcollision_reg_i_54_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^shoot_x\(5),
      DI(0) => '0',
      O(3 downto 0) => \^sprite_x_reg[15]_0\(3 downto 0),
      S(3 downto 2) => \^shoot_x\(7 downto 6),
      S(1) => notcollision_i_55_n_0,
      S(0) => \^shoot_x\(4)
    );
shoot_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF008080FF000000"
    )
        port map (
      I0 => shoot_i_2_n_0,
      I1 => shoot_i_3_n_0,
      I2 => shoot_i_4_n_0,
      I3 => \^shoot_signal_e1\,
      I4 => shoot_i_5_n_0,
      I5 => \^notcollision\,
      O => shoot_i_1_n_0
    );
shoot_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^shoot_x\(9),
      I1 => \^shoot_x\(10),
      I2 => \^shoot_x\(11),
      I3 => \^shoot_x\(12),
      I4 => \^shoot_x\(14),
      I5 => \^shoot_x\(13),
      O => shoot_i_2_n_0
    );
shoot_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^shoot_x\(2),
      I1 => \^shoot_x\(1),
      I2 => shoot_i_6_n_0,
      I3 => \^shoot_x\(5),
      I4 => \^shoot_x\(6),
      I5 => shoot_i_7_n_0,
      O => shoot_i_3_n_0
    );
shoot_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^shoot_x\(0),
      O => shoot_i_4_n_0
    );
shoot_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sprite_x_direction_i_2_n_0,
      I1 => sprite_x_direction_i_3_n_0,
      O => shoot_i_5_n_0
    );
shoot_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^shoot_x\(3),
      I1 => \^shoot_x\(4),
      O => shoot_i_6_n_0
    );
shoot_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^shoot_x\(7),
      I1 => \^shoot_x\(8),
      O => shoot_i_7_n_0
    );
shoot_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => shoot_i_1_n_0,
      Q => \^shoot_signal_e1\,
      R => '0'
    );
\sprite_x[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(2),
      O => \sprite_x[0]_i_2_n_0\
    );
\sprite_x[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(1),
      O => \sprite_x[0]_i_3_n_0\
    );
\sprite_x[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(0),
      O => \sprite_x[0]_i_4_n_0\
    );
\sprite_x[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \sprite_x[0]_i_5_n_0\
    );
\sprite_x[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(14),
      O => \sprite_x[12]_i_2_n_0\
    );
\sprite_x[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(13),
      O => \sprite_x[12]_i_3_n_0\
    );
\sprite_x[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(12),
      O => \sprite_x[12]_i_4_n_0\
    );
\sprite_x[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(11),
      O => \sprite_x[12]_i_5_n_0\
    );
\sprite_x[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^shoot_x\(3),
      O => \sprite_x_reg[4]_0\(2)
    );
\sprite_x[4]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(6),
      O => \sprite_x[4]_i_2__1_n_0\
    );
\sprite_x[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^shoot_x\(2),
      O => \sprite_x_reg[4]_0\(1)
    );
\sprite_x[4]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(5),
      O => \sprite_x[4]_i_3__1_n_0\
    );
\sprite_x[4]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^shoot_x\(1),
      O => \sprite_x_reg[4]_0\(0)
    );
\sprite_x[4]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(4),
      O => \sprite_x[4]_i_4__2_n_0\
    );
\sprite_x[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(3),
      O => \sprite_x[4]_i_5__0_n_0\
    );
\sprite_x[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(10),
      O => \sprite_x[8]_i_2_n_0\
    );
\sprite_x[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(9),
      O => \sprite_x[8]_i_3__0_n_0\
    );
\sprite_x[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(8),
      O => \sprite_x[8]_i_4_n_0\
    );
\sprite_x[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(7),
      O => \sprite_x[8]_i_5__0_n_0\
    );
sprite_x_direction_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => sprite_x_direction_i_2_n_0,
      I2 => sprite_x_direction_i_3_n_0,
      O => sprite_x_direction_i_1_n_0
    );
sprite_x_direction_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => sprite_x_direction_i_4_n_0,
      I1 => \^shoot_x\(10),
      I2 => \^shoot_x\(9),
      I3 => \^shoot_x\(8),
      I4 => \^shoot_x\(7),
      I5 => sprite_x_direction_i_5_n_0,
      O => sprite_x_direction_i_2_n_0
    );
sprite_x_direction_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => sprite_x_direction_i_6_n_0,
      I1 => \^shoot_x\(0),
      I2 => \^d\(0),
      I3 => \^shoot_x\(2),
      I4 => \^shoot_x\(1),
      I5 => sprite_x_direction_i_7_n_0,
      O => sprite_x_direction_i_3_n_0
    );
sprite_x_direction_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \^shoot_x\(1),
      I1 => \^shoot_x\(2),
      I2 => shoot_i_4_n_0,
      I3 => shoot_i_6_n_0,
      I4 => \^shoot_x\(5),
      I5 => \^shoot_x\(6),
      O => sprite_x_direction_i_4_n_0
    );
sprite_x_direction_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^shoot_x\(14),
      I1 => \^shoot_x\(13),
      I2 => \^shoot_x\(12),
      I3 => \^shoot_x\(11),
      O => sprite_x_direction_i_5_n_0
    );
sprite_x_direction_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^shoot_x\(6),
      I1 => \^shoot_x\(5),
      I2 => \^shoot_x\(4),
      I3 => \^shoot_x\(3),
      O => sprite_x_direction_i_6_n_0
    );
sprite_x_direction_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => sprite_x_direction_i_5_n_0,
      I1 => \^shoot_x\(7),
      I2 => \^shoot_x\(8),
      I3 => \^shoot_x\(9),
      I4 => \^shoot_x\(10),
      O => sprite_x_direction_i_7_n_0
    );
sprite_x_direction_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => sprite_x_direction_i_1_n_0,
      Q => sprite_x_direction,
      R => '0'
    );
\sprite_x_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1_n_7\,
      Q => \^d\(0),
      R => '0'
    );
\sprite_x_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[0]_i_1_n_0\,
      CO(2) => \sprite_x_reg[0]_i_1_n_1\,
      CO(1) => \sprite_x_reg[0]_i_1_n_2\,
      CO(0) => \sprite_x_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => '1',
      O(3) => \sprite_x_reg[0]_i_1_n_4\,
      O(2) => \sprite_x_reg[0]_i_1_n_5\,
      O(1) => \sprite_x_reg[0]_i_1_n_6\,
      O(0) => \sprite_x_reg[0]_i_1_n_7\,
      S(3) => \sprite_x[0]_i_2_n_0\,
      S(2) => \sprite_x[0]_i_3_n_0\,
      S(1) => \sprite_x[0]_i_4_n_0\,
      S(0) => \sprite_x[0]_i_5_n_0\
    );
\sprite_x_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1_n_5\,
      Q => \^shoot_x\(9),
      R => '0'
    );
\sprite_x_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1_n_4\,
      Q => \^shoot_x\(10),
      R => '0'
    );
\sprite_x_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1_n_7\,
      Q => \^shoot_x\(11),
      R => '0'
    );
\sprite_x_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[8]_i_1_n_0\,
      CO(3) => \NLW_sprite_x_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sprite_x_reg[12]_i_1_n_1\,
      CO(1) => \sprite_x_reg[12]_i_1_n_2\,
      CO(0) => \sprite_x_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[12]_i_1_n_4\,
      O(2) => \sprite_x_reg[12]_i_1_n_5\,
      O(1) => \sprite_x_reg[12]_i_1_n_6\,
      O(0) => \sprite_x_reg[12]_i_1_n_7\,
      S(3) => \sprite_x[12]_i_2_n_0\,
      S(2) => \sprite_x[12]_i_3_n_0\,
      S(1) => \sprite_x[12]_i_4_n_0\,
      S(0) => \sprite_x[12]_i_5_n_0\
    );
\sprite_x_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1_n_6\,
      Q => \^shoot_x\(12),
      R => '0'
    );
\sprite_x_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1_n_5\,
      Q => \^shoot_x\(13),
      R => '0'
    );
\sprite_x_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1_n_4\,
      Q => \^shoot_x\(14),
      R => '0'
    );
\sprite_x_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1_n_6\,
      Q => \^shoot_x\(0),
      R => '0'
    );
\sprite_x_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1_n_5\,
      Q => \^shoot_x\(1),
      R => '0'
    );
\sprite_x_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1_n_4\,
      Q => \^shoot_x\(2),
      R => '0'
    );
\sprite_x_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1_n_7\,
      Q => \^shoot_x\(3),
      R => '0'
    );
\sprite_x_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[0]_i_1_n_0\,
      CO(3) => \sprite_x_reg[4]_i_1_n_0\,
      CO(2) => \sprite_x_reg[4]_i_1_n_1\,
      CO(1) => \sprite_x_reg[4]_i_1_n_2\,
      CO(0) => \sprite_x_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[4]_i_1_n_4\,
      O(2) => \sprite_x_reg[4]_i_1_n_5\,
      O(1) => \sprite_x_reg[4]_i_1_n_6\,
      O(0) => \sprite_x_reg[4]_i_1_n_7\,
      S(3) => \sprite_x[4]_i_2__1_n_0\,
      S(2) => \sprite_x[4]_i_3__1_n_0\,
      S(1) => \sprite_x[4]_i_4__2_n_0\,
      S(0) => \sprite_x[4]_i_5__0_n_0\
    );
\sprite_x_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1_n_6\,
      Q => \^shoot_x\(4),
      R => '0'
    );
\sprite_x_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1_n_5\,
      Q => \^shoot_x\(5),
      R => '0'
    );
\sprite_x_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1_n_4\,
      Q => \^shoot_x\(6),
      R => '0'
    );
\sprite_x_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1_n_7\,
      Q => \^shoot_x\(7),
      R => '0'
    );
\sprite_x_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[4]_i_1_n_0\,
      CO(3) => \sprite_x_reg[8]_i_1_n_0\,
      CO(2) => \sprite_x_reg[8]_i_1_n_1\,
      CO(1) => \sprite_x_reg[8]_i_1_n_2\,
      CO(0) => \sprite_x_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[8]_i_1_n_4\,
      O(2) => \sprite_x_reg[8]_i_1_n_5\,
      O(1) => \sprite_x_reg[8]_i_1_n_6\,
      O(0) => \sprite_x_reg[8]_i_1_n_7\,
      S(3) => \sprite_x[8]_i_2_n_0\,
      S(2) => \sprite_x[8]_i_3__0_n_0\,
      S(1) => \sprite_x[8]_i_4_n_0\,
      S(0) => \sprite_x[8]_i_5__0_n_0\
    );
\sprite_x_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1_n_6\,
      Q => \^shoot_x\(8),
      R => '0'
    );
\sprite_y[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^shoot_signal_e1\,
      I1 => \sprite_y_reg[3]\,
      O => shoot_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_sprite_compositor_e2 is
  port (
    \sprite_x_reg[0]_0\ : out STD_LOGIC;
    \sprite_x_reg[1]_0\ : out STD_LOGIC;
    \sprite_x_reg[2]_0\ : out STD_LOGIC;
    \sprite_x_reg[3]_0\ : out STD_LOGIC;
    \sprite_x_reg[4]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    notcollision_0 : out STD_LOGIC;
    score_e2 : out STD_LOGIC;
    \sprite_x_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_1\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \sprite_x_reg[15]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_0 : out STD_LOGIC;
    v_sync : in STD_LOGIC;
    \bias_reg[3]_i_393\ : in STD_LOGIC;
    \bias_reg[3]_i_393_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[3]_i_761\ : in STD_LOGIC;
    \bias_reg[3]_i_169\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \bias_reg[3]_i_761_0\ : in STD_LOGIC;
    \notcollision_reg_i_19__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_59\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    score_e3 : in STD_LOGIC;
    score_e4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_sprite_compositor_e2 : entity is "sprite_compositor_e2";
end design_1_HDMI_TOP_0_0_sprite_compositor_e2;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_sprite_compositor_e2 is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \bias[3]_i_417_n_0\ : STD_LOGIC;
  signal \cnt_i_1__0_n_0\ : STD_LOGIC;
  signal notcollision2 : STD_LOGIC;
  signal notcollision3 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \^notcollision_0\ : STD_LOGIC;
  signal \notcollision_i_1__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_21__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_37__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_38__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_39__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_40__9_n_0\ : STD_LOGIC;
  signal \notcollision_i_46__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_47__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_48__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_49__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_51__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_52__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_53__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_55__0_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_19__0_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_19__0_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_19__0_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_19__0_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_20__0_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_20__0_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_36__0_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_36__0_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_36__0_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_36__0_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_45__0_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_45__0_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_45__0_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_45__0_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_54__0_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_54__0_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_54__0_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_54__0_n_3\ : STD_LOGIC;
  signal \^score_e2\ : STD_LOGIC;
  signal \sprite_x[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_4__3_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_5__1_n_0\ : STD_LOGIC;
  signal sprite_x_direction : STD_LOGIC;
  signal \sprite_x_direction_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_2__0_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_3__0_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_4__0_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_5__0_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_6__0_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_7__0_n_0\ : STD_LOGIC;
  signal sprite_x_direction_i_8_n_0 : STD_LOGIC;
  signal \^sprite_x_reg[0]_0\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[12]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sprite_x_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sprite_x_reg[15]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^sprite_x_reg[1]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[2]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[3]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[4]_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \NLW_bias_reg[3]_i_172_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_172_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_19__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_20__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_notcollision_reg_i_20__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_notcollision_reg_i_36__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_4__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_notcollision_reg_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_x_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_172\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \notcollision_i_1__0\ : label is "soft_lutpair131";
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_19__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_36__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_4__0\ : label is 11;
  attribute SOFT_HLUTNM of \sprite_x_direction_i_2__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_6__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_7__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of sprite_x_direction_i_8 : label is "soft_lutpair129";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sprite_x_reg[0]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[8]_i_1__0\ : label is 11;
begin
  DI(0) <= \^di\(0);
  S(2 downto 0) <= \^s\(2 downto 0);
  notcollision_0 <= \^notcollision_0\;
  score_e2 <= \^score_e2\;
  \sprite_x_reg[0]_0\ <= \^sprite_x_reg[0]_0\;
  \sprite_x_reg[12]_0\(3 downto 0) <= \^sprite_x_reg[12]_0\(3 downto 0);
  \sprite_x_reg[15]_0\(2 downto 0) <= \^sprite_x_reg[15]_0\(2 downto 0);
  \sprite_x_reg[15]_1\(10 downto 0) <= \^sprite_x_reg[15]_1\(10 downto 0);
  \sprite_x_reg[1]_0\ <= \^sprite_x_reg[1]_0\;
  \sprite_x_reg[2]_0\ <= \^sprite_x_reg[2]_0\;
  \sprite_x_reg[3]_0\ <= \^sprite_x_reg[3]_0\;
  \sprite_x_reg[4]_0\ <= \^sprite_x_reg[4]_0\;
\bias[3]_i_1298\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \bias_reg[3]_i_169\(1),
      I2 => \bias_reg[3]_i_761_0\,
      I3 => \^sprite_x_reg[3]_0\,
      O => \sprite_x_reg[2]_1\(1)
    );
\bias[3]_i_1299\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \bias_reg[3]_i_761\,
      I2 => \bias_reg[3]_i_169\(0),
      I3 => \^sprite_x_reg[1]_0\,
      O => \sprite_x_reg[2]_1\(0)
    );
\bias[3]_i_1302\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \bias_reg[3]_i_169\(1),
      I2 => \^sprite_x_reg[3]_0\,
      I3 => \bias_reg[3]_i_761_0\,
      O => \sprite_x_reg[2]_2\(1)
    );
\bias[3]_i_1303\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \bias_reg[3]_i_761\,
      I2 => \^sprite_x_reg[1]_0\,
      I3 => \bias_reg[3]_i_169\(0),
      O => \sprite_x_reg[2]_2\(0)
    );
\bias[3]_i_398\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_169\(11),
      I2 => \^sprite_x_reg[15]_0\(1),
      I3 => \bias_reg[3]_i_169\(10),
      O => \sprite_x_reg[15]_3\(3)
    );
\bias[3]_i_399\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \bias_reg[3]_i_169\(9),
      I2 => \^sprite_x_reg[12]_0\(3),
      I3 => \bias_reg[3]_i_169\(8),
      O => \sprite_x_reg[15]_3\(2)
    );
\bias[3]_i_400\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(2),
      I1 => \bias_reg[3]_i_169\(7),
      I2 => \^sprite_x_reg[12]_0\(1),
      I3 => \bias_reg[3]_i_169\(6),
      O => \sprite_x_reg[15]_3\(1)
    );
\bias[3]_i_401\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(0),
      I1 => \bias_reg[3]_i_169\(5),
      I2 => \^s\(2),
      I3 => \bias_reg[3]_i_169\(4),
      O => \sprite_x_reg[15]_3\(0)
    );
\bias[3]_i_417\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => notcollision3(16),
      O => \bias[3]_i_417_n_0\
    );
\bias[3]_i_745\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s\(1),
      I1 => \bias_reg[3]_i_169\(3),
      I2 => \^di\(0),
      I3 => \bias_reg[3]_i_169\(2),
      O => \sprite_x_reg[7]_0\(3)
    );
\bias[3]_i_746\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[4]_0\,
      I1 => \bias_reg[3]_i_393\,
      I2 => \^s\(0),
      I3 => \bias_reg[3]_i_393_0\,
      O => \sprite_x_reg[7]_0\(2)
    );
\bias[3]_i_747\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \bias_reg[3]_i_169\(1),
      I2 => \^sprite_x_reg[3]_0\,
      I3 => \bias_reg[3]_i_761_0\,
      O => \sprite_x_reg[7]_0\(1)
    );
\bias[3]_i_748\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \bias_reg[3]_i_761\,
      I2 => \^sprite_x_reg[1]_0\,
      I3 => \bias_reg[3]_i_169\(0),
      O => \sprite_x_reg[7]_0\(0)
    );
\bias[3]_i_965\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^score_e2\,
      I1 => score_e3,
      I2 => score_e4,
      O => cnt_reg_0
    );
\bias_reg[3]_i_172\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias[3]_i_59\(0),
      CO(3 downto 1) => \NLW_bias_reg[3]_i_172_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_x_reg[15]_4\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => notcollision3(16),
      O(3 downto 0) => \NLW_bias_reg[3]_i_172_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_417_n_0\
    );
\cnt_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^score_e2\,
      I1 => CO(0),
      I2 => cnt_reg_1(0),
      I3 => notcollision2,
      O => \cnt_i_1__0_n_0\
    );
cnt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \cnt_i_1__0_n_0\,
      Q => \^score_e2\,
      R => '0'
    );
\notcollision_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => Q(15),
      I2 => \^sprite_x_reg[15]_0\(1),
      I3 => Q(14),
      O => \sprite_x_reg[15]_2\(3)
    );
\notcollision_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => Q(13),
      I2 => \^sprite_x_reg[12]_0\(3),
      I3 => Q(12),
      O => \sprite_x_reg[15]_2\(2)
    );
\notcollision_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(2),
      I1 => Q(11),
      I2 => \^sprite_x_reg[12]_0\(1),
      I3 => Q(10),
      O => \sprite_x_reg[15]_2\(1)
    );
\notcollision_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(0),
      I1 => Q(9),
      I2 => \^s\(2),
      I3 => Q(8),
      O => \sprite_x_reg[15]_2\(0)
    );
\notcollision_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \^notcollision_0\,
      I1 => CO(0),
      I2 => cnt_reg_1(0),
      I3 => notcollision2,
      O => \notcollision_i_1__0_n_0\
    );
\notcollision_i_21__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => notcollision3(16),
      O => \notcollision_i_21__0_n_0\
    );
\notcollision_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s\(1),
      I1 => Q(7),
      I2 => \^di\(0),
      I3 => Q(6),
      O => \sprite_x_reg[7]_1\(3)
    );
\notcollision_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[4]_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^s\(0),
      O => \sprite_x_reg[7]_1\(2)
    );
\notcollision_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => Q(2),
      I2 => \^sprite_x_reg[3]_0\,
      I3 => Q(3),
      O => \sprite_x_reg[7]_1\(1)
    );
\notcollision_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => Q(0),
      I2 => \^sprite_x_reg[1]_0\,
      I3 => Q(1),
      O => \sprite_x_reg[7]_1\(0)
    );
\notcollision_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_1\(9),
      I1 => Q(14),
      I2 => Q(15),
      I3 => \^sprite_x_reg[15]_1\(10),
      O => \notcollision_i_37__0_n_0\
    );
\notcollision_i_38__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_1\(7),
      I1 => Q(12),
      I2 => Q(13),
      I3 => \^sprite_x_reg[15]_1\(8),
      O => \notcollision_i_38__0_n_0\
    );
\notcollision_i_39__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_1\(5),
      I1 => Q(10),
      I2 => Q(11),
      I3 => \^sprite_x_reg[15]_1\(6),
      O => \notcollision_i_39__0_n_0\
    );
\notcollision_i_40__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_1\(3),
      I1 => Q(8),
      I2 => Q(9),
      I3 => \^sprite_x_reg[15]_1\(4),
      O => \notcollision_i_40__9_n_0\
    );
\notcollision_i_46__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_1\(1),
      I1 => Q(6),
      I2 => Q(7),
      I3 => \^sprite_x_reg[15]_1\(2),
      O => \notcollision_i_46__0_n_0\
    );
\notcollision_i_47__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[4]_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^sprite_x_reg[15]_1\(0),
      O => \notcollision_i_47__0_n_0\
    );
\notcollision_i_48__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \^sprite_x_reg[3]_0\,
      O => \notcollision_i_48__0_n_0\
    );
\notcollision_i_49__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^sprite_x_reg[1]_0\,
      O => \notcollision_i_49__0_n_0\
    );
\notcollision_i_51__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[4]_0\,
      I1 => Q(4),
      I2 => \^sprite_x_reg[15]_1\(0),
      I3 => Q(5),
      O => \notcollision_i_51__0_n_0\
    );
\notcollision_i_52__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => Q(2),
      I2 => \^sprite_x_reg[3]_0\,
      I3 => Q(3),
      O => \notcollision_i_52__0_n_0\
    );
\notcollision_i_53__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => Q(0),
      I2 => \^sprite_x_reg[1]_0\,
      I3 => Q(1),
      O => \notcollision_i_53__0_n_0\
    );
\notcollision_i_55__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(0),
      O => \notcollision_i_55__0_n_0\
    );
notcollision_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \notcollision_i_1__0_n_0\,
      Q => \^notcollision_0\,
      R => '0'
    );
\notcollision_reg_i_19__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_36__0_n_0\,
      CO(3) => \notcollision_reg_i_19__0_n_0\,
      CO(2) => \notcollision_reg_i_19__0_n_1\,
      CO(1) => \notcollision_reg_i_19__0_n_2\,
      CO(0) => \notcollision_reg_i_19__0_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_37__0_n_0\,
      DI(2) => \notcollision_i_38__0_n_0\,
      DI(1) => \notcollision_i_39__0_n_0\,
      DI(0) => \notcollision_i_40__9_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_19__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \notcollision_reg_i_4__0_0\(3 downto 0)
    );
\notcollision_reg_i_20__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_45__0_n_0\,
      CO(3) => notcollision3(16),
      CO(2) => \NLW_notcollision_reg_i_20__0_CO_UNCONNECTED\(2),
      CO(1) => \notcollision_reg_i_20__0_n_2\,
      CO(0) => \notcollision_reg_i_20__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_notcollision_reg_i_20__0_O_UNCONNECTED\(3),
      O(2 downto 0) => \^sprite_x_reg[15]_1\(10 downto 8),
      S(3) => '1',
      S(2 downto 0) => \^sprite_x_reg[15]_0\(2 downto 0)
    );
\notcollision_reg_i_36__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_36__0_n_0\,
      CO(2) => \notcollision_reg_i_36__0_n_1\,
      CO(1) => \notcollision_reg_i_36__0_n_2\,
      CO(0) => \notcollision_reg_i_36__0_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_46__0_n_0\,
      DI(2) => \notcollision_i_47__0_n_0\,
      DI(1) => \notcollision_i_48__0_n_0\,
      DI(0) => \notcollision_i_49__0_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_36__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_reg_i_19__0_0\(0),
      S(2) => \notcollision_i_51__0_n_0\,
      S(1) => \notcollision_i_52__0_n_0\,
      S(0) => \notcollision_i_53__0_n_0\
    );
\notcollision_reg_i_45__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_54__0_n_0\,
      CO(3) => \notcollision_reg_i_45__0_n_0\,
      CO(2) => \notcollision_reg_i_45__0_n_1\,
      CO(1) => \notcollision_reg_i_45__0_n_2\,
      CO(0) => \notcollision_reg_i_45__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sprite_x_reg[15]_1\(7 downto 4),
      S(3 downto 0) => \^sprite_x_reg[12]_0\(3 downto 0)
    );
\notcollision_reg_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_19__0_n_0\,
      CO(3 downto 1) => \NLW_notcollision_reg_i_4__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => notcollision2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => notcollision3(16),
      O(3 downto 0) => \NLW_notcollision_reg_i_4__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \notcollision_i_21__0_n_0\
    );
\notcollision_reg_i_54__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_54__0_n_0\,
      CO(2) => \notcollision_reg_i_54__0_n_1\,
      CO(1) => \notcollision_reg_i_54__0_n_2\,
      CO(0) => \notcollision_reg_i_54__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^di\(0),
      DI(0) => '0',
      O(3 downto 0) => \^sprite_x_reg[15]_1\(3 downto 0),
      S(3 downto 2) => \^s\(2 downto 1),
      S(1) => \notcollision_i_55__0_n_0\,
      S(0) => \^s\(0)
    );
\sprite_x[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[3]_0\,
      O => \sprite_x[0]_i_2__0_n_0\
    );
\sprite_x[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[2]_0\,
      O => \sprite_x[0]_i_3__0_n_0\
    );
\sprite_x[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[1]_0\,
      O => \sprite_x[0]_i_4__0_n_0\
    );
\sprite_x[0]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      O => \sprite_x[0]_i_5__0_n_0\
    );
\sprite_x[12]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(2),
      O => \sprite_x[12]_i_2__0_n_0\
    );
\sprite_x[12]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x[12]_i_3__0_n_0\
    );
\sprite_x[12]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(0),
      O => \sprite_x[12]_i_4__0_n_0\
    );
\sprite_x[12]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(3),
      O => \sprite_x[12]_i_5__0_n_0\
    );
\sprite_x[4]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^s\(1),
      O => \sprite_x[4]_i_2__2_n_0\
    );
\sprite_x[4]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^di\(0),
      O => \sprite_x[4]_i_3__2_n_0\
    );
\sprite_x[4]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^s\(0),
      O => \sprite_x[4]_i_4__3_n_0\
    );
\sprite_x[4]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[4]_0\,
      O => \sprite_x[4]_i_5__1_n_0\
    );
\sprite_x[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(2),
      O => \sprite_x[8]_i_2__0_n_0\
    );
\sprite_x[8]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(1),
      O => \sprite_x[8]_i_3__1_n_0\
    );
\sprite_x[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(0),
      O => \sprite_x[8]_i_4__0_n_0\
    );
\sprite_x[8]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^s\(2),
      O => \sprite_x[8]_i_5__1_n_0\
    );
\sprite_x_direction_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EAAAAAEAEAAAAA"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \sprite_x_direction_i_2__0_n_0\,
      I2 => \sprite_x_direction_i_3__0_n_0\,
      I3 => \sprite_x_direction_i_4__0_n_0\,
      I4 => \sprite_x_direction_i_5__0_n_0\,
      I5 => \sprite_x_direction_i_6__0_n_0\,
      O => \sprite_x_direction_i_1__0_n_0\
    );
\sprite_x_direction_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^s\(1),
      I2 => \^sprite_x_reg[12]_0\(1),
      I3 => \^s\(0),
      O => \sprite_x_direction_i_2__0_n_0\
    );
\sprite_x_direction_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \^sprite_x_reg[1]_0\,
      I1 => \^sprite_x_reg[2]_0\,
      I2 => \^sprite_x_reg[0]_0\,
      I3 => \^sprite_x_reg[15]_0\(2),
      I4 => \sprite_x_direction_i_7__0_n_0\,
      O => \sprite_x_direction_i_3__0_n_0\
    );
\sprite_x_direction_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \^sprite_x_reg[1]_0\,
      I2 => \^sprite_x_reg[0]_0\,
      I3 => \^sprite_x_reg[15]_0\(2),
      I4 => sprite_x_direction_i_8_n_0,
      O => \sprite_x_direction_i_4__0_n_0\
    );
\sprite_x_direction_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \^sprite_x_reg[15]_0\(1),
      I2 => \^sprite_x_reg[12]_0\(2),
      I3 => \^sprite_x_reg[12]_0\(3),
      O => \sprite_x_direction_i_5__0_n_0\
    );
\sprite_x_direction_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^s\(1),
      I1 => \^di\(0),
      I2 => \^sprite_x_reg[12]_0\(1),
      I3 => \^s\(0),
      O => \sprite_x_direction_i_6__0_n_0\
    );
\sprite_x_direction_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^sprite_x_reg[3]_0\,
      I1 => \^sprite_x_reg[4]_0\,
      I2 => \^sprite_x_reg[12]_0\(0),
      I3 => \^s\(2),
      O => \sprite_x_direction_i_7__0_n_0\
    );
sprite_x_direction_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^sprite_x_reg[3]_0\,
      I1 => \^sprite_x_reg[4]_0\,
      I2 => \^sprite_x_reg[12]_0\(0),
      I3 => \^s\(2),
      O => sprite_x_direction_i_8_n_0
    );
sprite_x_direction_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_direction_i_1__0_n_0\,
      Q => sprite_x_direction,
      R => '0'
    );
\sprite_x_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__0_n_7\,
      Q => \^sprite_x_reg[0]_0\,
      R => '0'
    );
\sprite_x_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[0]_i_1__0_n_0\,
      CO(2) => \sprite_x_reg[0]_i_1__0_n_1\,
      CO(1) => \sprite_x_reg[0]_i_1__0_n_2\,
      CO(0) => \sprite_x_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => '1',
      O(3) => \sprite_x_reg[0]_i_1__0_n_4\,
      O(2) => \sprite_x_reg[0]_i_1__0_n_5\,
      O(1) => \sprite_x_reg[0]_i_1__0_n_6\,
      O(0) => \sprite_x_reg[0]_i_1__0_n_7\,
      S(3) => \sprite_x[0]_i_2__0_n_0\,
      S(2) => \sprite_x[0]_i_3__0_n_0\,
      S(1) => \sprite_x[0]_i_4__0_n_0\,
      S(0) => \sprite_x[0]_i_5__0_n_0\
    );
\sprite_x_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__0_n_5\,
      Q => \^sprite_x_reg[12]_0\(1),
      R => '0'
    );
\sprite_x_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__0_n_4\,
      Q => \^sprite_x_reg[12]_0\(2),
      R => '0'
    );
\sprite_x_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__0_n_7\,
      Q => \^sprite_x_reg[12]_0\(3),
      R => '0'
    );
\sprite_x_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[8]_i_1__0_n_0\,
      CO(3) => \NLW_sprite_x_reg[12]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \sprite_x_reg[12]_i_1__0_n_1\,
      CO(1) => \sprite_x_reg[12]_i_1__0_n_2\,
      CO(0) => \sprite_x_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[12]_i_1__0_n_4\,
      O(2) => \sprite_x_reg[12]_i_1__0_n_5\,
      O(1) => \sprite_x_reg[12]_i_1__0_n_6\,
      O(0) => \sprite_x_reg[12]_i_1__0_n_7\,
      S(3) => \sprite_x[12]_i_2__0_n_0\,
      S(2) => \sprite_x[12]_i_3__0_n_0\,
      S(1) => \sprite_x[12]_i_4__0_n_0\,
      S(0) => \sprite_x[12]_i_5__0_n_0\
    );
\sprite_x_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__0_n_6\,
      Q => \^sprite_x_reg[15]_0\(0),
      R => '0'
    );
\sprite_x_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__0_n_5\,
      Q => \^sprite_x_reg[15]_0\(1),
      R => '0'
    );
\sprite_x_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__0_n_4\,
      Q => \^sprite_x_reg[15]_0\(2),
      R => '0'
    );
\sprite_x_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__0_n_6\,
      Q => \^sprite_x_reg[1]_0\,
      R => '0'
    );
\sprite_x_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__0_n_5\,
      Q => \^sprite_x_reg[2]_0\,
      R => '0'
    );
\sprite_x_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__0_n_4\,
      Q => \^sprite_x_reg[3]_0\,
      R => '0'
    );
\sprite_x_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__0_n_7\,
      Q => \^sprite_x_reg[4]_0\,
      R => '0'
    );
\sprite_x_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[0]_i_1__0_n_0\,
      CO(3) => \sprite_x_reg[4]_i_1__0_n_0\,
      CO(2) => \sprite_x_reg[4]_i_1__0_n_1\,
      CO(1) => \sprite_x_reg[4]_i_1__0_n_2\,
      CO(0) => \sprite_x_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[4]_i_1__0_n_4\,
      O(2) => \sprite_x_reg[4]_i_1__0_n_5\,
      O(1) => \sprite_x_reg[4]_i_1__0_n_6\,
      O(0) => \sprite_x_reg[4]_i_1__0_n_7\,
      S(3) => \sprite_x[4]_i_2__2_n_0\,
      S(2) => \sprite_x[4]_i_3__2_n_0\,
      S(1) => \sprite_x[4]_i_4__3_n_0\,
      S(0) => \sprite_x[4]_i_5__1_n_0\
    );
\sprite_x_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__0_n_6\,
      Q => \^s\(0),
      R => '0'
    );
\sprite_x_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__0_n_5\,
      Q => \^di\(0),
      R => '0'
    );
\sprite_x_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__0_n_4\,
      Q => \^s\(1),
      R => '0'
    );
\sprite_x_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__0_n_7\,
      Q => \^s\(2),
      R => '0'
    );
\sprite_x_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[4]_i_1__0_n_0\,
      CO(3) => \sprite_x_reg[8]_i_1__0_n_0\,
      CO(2) => \sprite_x_reg[8]_i_1__0_n_1\,
      CO(1) => \sprite_x_reg[8]_i_1__0_n_2\,
      CO(0) => \sprite_x_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[8]_i_1__0_n_4\,
      O(2) => \sprite_x_reg[8]_i_1__0_n_5\,
      O(1) => \sprite_x_reg[8]_i_1__0_n_6\,
      O(0) => \sprite_x_reg[8]_i_1__0_n_7\,
      S(3) => \sprite_x[8]_i_2__0_n_0\,
      S(2) => \sprite_x[8]_i_3__1_n_0\,
      S(1) => \sprite_x[8]_i_4__0_n_0\,
      S(0) => \sprite_x[8]_i_5__1_n_0\
    );
\sprite_x_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__0_n_6\,
      Q => \^sprite_x_reg[12]_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_sprite_compositor_e3 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    shoot_x : out STD_LOGIC_VECTOR ( 14 downto 0 );
    notcollision_1 : out STD_LOGIC;
    score_e3 : out STD_LOGIC;
    shoot_signal_e3 : out STD_LOGIC;
    \sprite_x_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \sprite_x_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    shoot_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_0 : out STD_LOGIC;
    v_sync : in STD_LOGIC;
    \bias_reg[3]_i_124\ : in STD_LOGIC;
    \bias_reg[3]_i_124_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[3]_i_346\ : in STD_LOGIC;
    \bias_reg[3]_i_48\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \bias_reg[3]_i_346_0\ : in STD_LOGIC;
    \notcollision_reg_i_19__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[3]\ : in STD_LOGIC;
    score_e2 : in STD_LOGIC;
    score_e4 : in STD_LOGIC;
    \bias[3]_i_557\ : in STD_LOGIC;
    \bias[3]_i_557_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_sprite_compositor_e3 : entity is "sprite_compositor_e3";
end design_1_HDMI_TOP_0_0_sprite_compositor_e3;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_sprite_compositor_e3 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \bias[3]_i_148_n_0\ : STD_LOGIC;
  signal \cnt_i_1__1_n_0\ : STD_LOGIC;
  signal notcollision2 : STD_LOGIC;
  signal notcollision3 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \^notcollision_1\ : STD_LOGIC;
  signal \notcollision_i_1__1_n_0\ : STD_LOGIC;
  signal \notcollision_i_21__1_n_0\ : STD_LOGIC;
  signal \notcollision_i_37__1_n_0\ : STD_LOGIC;
  signal \notcollision_i_38__1_n_0\ : STD_LOGIC;
  signal \notcollision_i_39__1_n_0\ : STD_LOGIC;
  signal \notcollision_i_40__10_n_0\ : STD_LOGIC;
  signal \notcollision_i_46__1_n_0\ : STD_LOGIC;
  signal \notcollision_i_47__1_n_0\ : STD_LOGIC;
  signal \notcollision_i_48__1_n_0\ : STD_LOGIC;
  signal \notcollision_i_49__1_n_0\ : STD_LOGIC;
  signal \notcollision_i_51__1_n_0\ : STD_LOGIC;
  signal \notcollision_i_52__1_n_0\ : STD_LOGIC;
  signal \notcollision_i_53__1_n_0\ : STD_LOGIC;
  signal \notcollision_i_55__1_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_19__1_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_19__1_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_19__1_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_19__1_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_20__1_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_20__1_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_36__1_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_36__1_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_36__1_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_36__1_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_45__1_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_45__1_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_45__1_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_45__1_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_54__1_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_54__1_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_54__1_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_54__1_n_3\ : STD_LOGIC;
  signal \^score_e3\ : STD_LOGIC;
  signal \shoot_i_1__0_n_0\ : STD_LOGIC;
  signal \shoot_i_2__0_n_0\ : STD_LOGIC;
  signal \shoot_i_3__0_n_0\ : STD_LOGIC;
  signal \shoot_i_4__0_n_0\ : STD_LOGIC;
  signal \shoot_i_5__0_n_0\ : STD_LOGIC;
  signal \shoot_i_6__0_n_0\ : STD_LOGIC;
  signal \^shoot_signal_e3\ : STD_LOGIC;
  signal \^shoot_x\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \sprite_x[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_2__4_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_3__4_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_4__5_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_5__2_n_0\ : STD_LOGIC;
  signal sprite_x_direction : STD_LOGIC;
  signal \sprite_x_direction_i_1__1_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_2__1_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_3__1_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_4__1_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_5__1_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_6__1_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_7__1_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_8__0_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__1_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__1_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__1_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \sprite_x_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \NLW_bias_reg[3]_i_51_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_51_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_19__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_20__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_notcollision_reg_i_20__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_notcollision_reg_i_36__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_4__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_notcollision_reg_i_4__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_x_reg[12]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_51\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt_i_1__1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \notcollision_i_1__1\ : label is "soft_lutpair134";
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_19__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_36__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_4__1\ : label is 11;
  attribute SOFT_HLUTNM of \shoot_i_5__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_1__1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_4__1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_5__1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_6__1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_7__1\ : label is "soft_lutpair132";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sprite_x_reg[0]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[12]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[4]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[8]_i_1__1\ : label is 11;
begin
  D(0) <= \^d\(0);
  notcollision_1 <= \^notcollision_1\;
  score_e3 <= \^score_e3\;
  shoot_signal_e3 <= \^shoot_signal_e3\;
  shoot_x(14 downto 0) <= \^shoot_x\(14 downto 0);
  \sprite_x_reg[15]_0\(10 downto 0) <= \^sprite_x_reg[15]_0\(10 downto 0);
\bias[3]_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(14),
      I1 => \bias_reg[3]_i_48\(11),
      I2 => \bias_reg[3]_i_48\(10),
      I3 => \^shoot_x\(13),
      O => \sprite_x_reg[15]_2\(3)
    );
\bias[3]_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(12),
      I1 => \bias_reg[3]_i_48\(9),
      I2 => \bias_reg[3]_i_48\(8),
      I3 => \^shoot_x\(11),
      O => \sprite_x_reg[15]_2\(2)
    );
\bias[3]_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(10),
      I1 => \bias_reg[3]_i_48\(7),
      I2 => \bias_reg[3]_i_48\(6),
      I3 => \^shoot_x\(9),
      O => \sprite_x_reg[15]_2\(1)
    );
\bias[3]_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(8),
      I1 => \bias_reg[3]_i_48\(5),
      I2 => \bias_reg[3]_i_48\(4),
      I3 => \^shoot_x\(7),
      O => \sprite_x_reg[15]_2\(0)
    );
\bias[3]_i_148\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => notcollision3(16),
      O => \bias[3]_i_148_n_0\
    );
\bias[3]_i_330\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(6),
      I1 => \bias_reg[3]_i_48\(3),
      I2 => \bias_reg[3]_i_48\(2),
      I3 => \^shoot_x\(5),
      O => \sprite_x_reg[7]_0\(3)
    );
\bias[3]_i_331\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(3),
      I1 => \bias_reg[3]_i_124\,
      I2 => \^shoot_x\(4),
      I3 => \bias_reg[3]_i_124_0\,
      O => \sprite_x_reg[7]_0\(2)
    );
\bias[3]_i_332\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(1),
      I1 => \bias_reg[3]_i_48\(1),
      I2 => \^shoot_x\(2),
      I3 => \bias_reg[3]_i_346_0\,
      O => \sprite_x_reg[7]_0\(1)
    );
\bias[3]_i_333\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(0),
      I1 => \bias_reg[3]_i_346\,
      I2 => \^shoot_x\(0),
      I3 => \bias_reg[3]_i_48\(0),
      O => \sprite_x_reg[7]_0\(0)
    );
\bias[3]_i_706\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^shoot_x\(1),
      I1 => \bias_reg[3]_i_48\(1),
      I2 => \bias_reg[3]_i_346_0\,
      I3 => \^shoot_x\(2),
      O => \sprite_x_reg[2]_0\(1)
    );
\bias[3]_i_707\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^d\(0),
      I1 => \bias_reg[3]_i_346\,
      I2 => \bias_reg[3]_i_48\(0),
      I3 => \^shoot_x\(0),
      O => \sprite_x_reg[2]_0\(0)
    );
\bias[3]_i_710\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(1),
      I1 => \bias_reg[3]_i_48\(1),
      I2 => \^shoot_x\(2),
      I3 => \bias_reg[3]_i_346_0\,
      O => \sprite_x_reg[2]_1\(1)
    );
\bias[3]_i_711\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(0),
      I1 => \bias_reg[3]_i_346\,
      I2 => \^shoot_x\(0),
      I3 => \bias_reg[3]_i_48\(0),
      O => \sprite_x_reg[2]_1\(0)
    );
\bias[3]_i_917\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \^score_e3\,
      I1 => score_e2,
      I2 => score_e4,
      I3 => \bias[3]_i_557\,
      I4 => \bias[3]_i_557_0\,
      O => cnt_reg_0
    );
\bias_reg[3]_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias[3]_i_16\(0),
      CO(3 downto 1) => \NLW_bias_reg[3]_i_51_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_x_reg[15]_3\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => notcollision3(16),
      O(3 downto 0) => \NLW_bias_reg[3]_i_51_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_148_n_0\
    );
\cnt_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^score_e3\,
      I1 => CO(0),
      I2 => cnt_reg_1(0),
      I3 => notcollision2,
      O => \cnt_i_1__1_n_0\
    );
cnt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \cnt_i_1__1_n_0\,
      Q => \^score_e3\,
      R => '0'
    );
\notcollision_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(14),
      I1 => Q(15),
      I2 => Q(14),
      I3 => \^shoot_x\(13),
      O => \sprite_x_reg[15]_1\(3)
    );
\notcollision_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(12),
      I1 => Q(13),
      I2 => Q(12),
      I3 => \^shoot_x\(11),
      O => \sprite_x_reg[15]_1\(2)
    );
\notcollision_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(10),
      I1 => Q(11),
      I2 => Q(10),
      I3 => \^shoot_x\(9),
      O => \sprite_x_reg[15]_1\(1)
    );
\notcollision_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(8),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \^shoot_x\(7),
      O => \sprite_x_reg[15]_1\(0)
    );
\notcollision_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \^notcollision_1\,
      I1 => CO(0),
      I2 => cnt_reg_1(0),
      I3 => notcollision2,
      O => \notcollision_i_1__1_n_0\
    );
\notcollision_i_21__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => notcollision3(16),
      O => \notcollision_i_21__1_n_0\
    );
\notcollision_i_26__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(6),
      I1 => Q(7),
      I2 => Q(6),
      I3 => \^shoot_x\(5),
      O => S(3)
    );
\notcollision_i_27__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(3),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^shoot_x\(4),
      O => S(2)
    );
\notcollision_i_28__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(1),
      I1 => Q(2),
      I2 => \^shoot_x\(2),
      I3 => Q(3),
      O => S(1)
    );
\notcollision_i_29__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(0),
      I1 => Q(0),
      I2 => \^shoot_x\(0),
      I3 => Q(1),
      O => S(0)
    );
\notcollision_i_37__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => Q(14),
      I2 => Q(15),
      I3 => \^sprite_x_reg[15]_0\(10),
      O => \notcollision_i_37__1_n_0\
    );
\notcollision_i_38__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => Q(12),
      I2 => Q(13),
      I3 => \^sprite_x_reg[15]_0\(8),
      O => \notcollision_i_38__1_n_0\
    );
\notcollision_i_39__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => Q(10),
      I2 => Q(11),
      I3 => \^sprite_x_reg[15]_0\(6),
      O => \notcollision_i_39__1_n_0\
    );
\notcollision_i_40__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => Q(8),
      I2 => Q(9),
      I3 => \^sprite_x_reg[15]_0\(4),
      O => \notcollision_i_40__10_n_0\
    );
\notcollision_i_46__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => Q(6),
      I2 => Q(7),
      I3 => \^sprite_x_reg[15]_0\(2),
      O => \notcollision_i_46__1_n_0\
    );
\notcollision_i_47__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^shoot_x\(3),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^sprite_x_reg[15]_0\(0),
      O => \notcollision_i_47__1_n_0\
    );
\notcollision_i_48__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^shoot_x\(1),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \^shoot_x\(2),
      O => \notcollision_i_48__1_n_0\
    );
\notcollision_i_49__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^d\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^shoot_x\(0),
      O => \notcollision_i_49__1_n_0\
    );
\notcollision_i_51__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(3),
      I1 => Q(4),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => Q(5),
      O => \notcollision_i_51__1_n_0\
    );
\notcollision_i_52__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(1),
      I1 => Q(2),
      I2 => \^shoot_x\(2),
      I3 => Q(3),
      O => \notcollision_i_52__1_n_0\
    );
\notcollision_i_53__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(0),
      I1 => Q(0),
      I2 => \^shoot_x\(0),
      I3 => Q(1),
      O => \notcollision_i_53__1_n_0\
    );
\notcollision_i_55__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^shoot_x\(5),
      O => \notcollision_i_55__1_n_0\
    );
notcollision_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \notcollision_i_1__1_n_0\,
      Q => \^notcollision_1\,
      R => '0'
    );
\notcollision_reg_i_19__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_36__1_n_0\,
      CO(3) => \notcollision_reg_i_19__1_n_0\,
      CO(2) => \notcollision_reg_i_19__1_n_1\,
      CO(1) => \notcollision_reg_i_19__1_n_2\,
      CO(0) => \notcollision_reg_i_19__1_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_37__1_n_0\,
      DI(2) => \notcollision_i_38__1_n_0\,
      DI(1) => \notcollision_i_39__1_n_0\,
      DI(0) => \notcollision_i_40__10_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_19__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \notcollision_reg_i_4__1_0\(3 downto 0)
    );
\notcollision_reg_i_20__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_45__1_n_0\,
      CO(3) => notcollision3(16),
      CO(2) => \NLW_notcollision_reg_i_20__1_CO_UNCONNECTED\(2),
      CO(1) => \notcollision_reg_i_20__1_n_2\,
      CO(0) => \notcollision_reg_i_20__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_notcollision_reg_i_20__1_O_UNCONNECTED\(3),
      O(2 downto 0) => \^sprite_x_reg[15]_0\(10 downto 8),
      S(3) => '1',
      S(2 downto 0) => \^shoot_x\(14 downto 12)
    );
\notcollision_reg_i_36__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_36__1_n_0\,
      CO(2) => \notcollision_reg_i_36__1_n_1\,
      CO(1) => \notcollision_reg_i_36__1_n_2\,
      CO(0) => \notcollision_reg_i_36__1_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_46__1_n_0\,
      DI(2) => \notcollision_i_47__1_n_0\,
      DI(1) => \notcollision_i_48__1_n_0\,
      DI(0) => \notcollision_i_49__1_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_36__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_reg_i_19__1_0\(0),
      S(2) => \notcollision_i_51__1_n_0\,
      S(1) => \notcollision_i_52__1_n_0\,
      S(0) => \notcollision_i_53__1_n_0\
    );
\notcollision_reg_i_45__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_54__1_n_0\,
      CO(3) => \notcollision_reg_i_45__1_n_0\,
      CO(2) => \notcollision_reg_i_45__1_n_1\,
      CO(1) => \notcollision_reg_i_45__1_n_2\,
      CO(0) => \notcollision_reg_i_45__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sprite_x_reg[15]_0\(7 downto 4),
      S(3 downto 0) => \^shoot_x\(11 downto 8)
    );
\notcollision_reg_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_19__1_n_0\,
      CO(3 downto 1) => \NLW_notcollision_reg_i_4__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => notcollision2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => notcollision3(16),
      O(3 downto 0) => \NLW_notcollision_reg_i_4__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \notcollision_i_21__1_n_0\
    );
\notcollision_reg_i_54__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_54__1_n_0\,
      CO(2) => \notcollision_reg_i_54__1_n_1\,
      CO(1) => \notcollision_reg_i_54__1_n_2\,
      CO(0) => \notcollision_reg_i_54__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^shoot_x\(5),
      DI(0) => '0',
      O(3 downto 0) => \^sprite_x_reg[15]_0\(3 downto 0),
      S(3 downto 2) => \^shoot_x\(7 downto 6),
      S(1) => \notcollision_i_55__1_n_0\,
      S(0) => \^shoot_x\(4)
    );
\shoot_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF008080FF000000"
    )
        port map (
      I0 => \shoot_i_2__0_n_0\,
      I1 => \shoot_i_3__0_n_0\,
      I2 => \shoot_i_4__0_n_0\,
      I3 => \^shoot_signal_e3\,
      I4 => \shoot_i_5__0_n_0\,
      I5 => \^notcollision_1\,
      O => \shoot_i_1__0_n_0\
    );
\shoot_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^shoot_x\(9),
      I1 => \^shoot_x\(10),
      I2 => \^shoot_x\(11),
      I3 => \^shoot_x\(12),
      I4 => \^shoot_x\(14),
      I5 => \^shoot_x\(13),
      O => \shoot_i_2__0_n_0\
    );
\shoot_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \^shoot_x\(2),
      I1 => \^shoot_x\(1),
      I2 => \^shoot_x\(3),
      I3 => \^shoot_x\(4),
      I4 => \shoot_i_6__0_n_0\,
      O => \shoot_i_3__0_n_0\
    );
\shoot_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^shoot_x\(0),
      O => \shoot_i_4__0_n_0\
    );
\shoot_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sprite_x_direction_i_2__1_n_0\,
      I1 => \sprite_x_direction_i_3__1_n_0\,
      O => \shoot_i_5__0_n_0\
    );
\shoot_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^shoot_x\(7),
      I1 => \^shoot_x\(8),
      I2 => \^shoot_x\(6),
      I3 => \^shoot_x\(5),
      O => \shoot_i_6__0_n_0\
    );
shoot_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \shoot_i_1__0_n_0\,
      Q => \^shoot_signal_e3\,
      R => '0'
    );
\sprite_x[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(2),
      O => \sprite_x[0]_i_2__1_n_0\
    );
\sprite_x[0]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(1),
      O => \sprite_x[0]_i_3__1_n_0\
    );
\sprite_x[0]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(0),
      O => \sprite_x[0]_i_4__1_n_0\
    );
\sprite_x[0]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \sprite_x[0]_i_5__1_n_0\
    );
\sprite_x[12]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(14),
      O => \sprite_x[12]_i_2__1_n_0\
    );
\sprite_x[12]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(13),
      O => \sprite_x[12]_i_3__1_n_0\
    );
\sprite_x[12]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(12),
      O => \sprite_x[12]_i_4__1_n_0\
    );
\sprite_x[12]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(11),
      O => \sprite_x[12]_i_5__1_n_0\
    );
\sprite_x[4]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^shoot_x\(3),
      O => \sprite_x_reg[4]_0\(2)
    );
\sprite_x[4]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(6),
      O => \sprite_x[4]_i_2__4_n_0\
    );
\sprite_x[4]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^shoot_x\(2),
      O => \sprite_x_reg[4]_0\(1)
    );
\sprite_x[4]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(5),
      O => \sprite_x[4]_i_3__4_n_0\
    );
\sprite_x[4]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^shoot_x\(1),
      O => \sprite_x_reg[4]_0\(0)
    );
\sprite_x[4]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(4),
      O => \sprite_x[4]_i_4__5_n_0\
    );
\sprite_x[4]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(3),
      O => \sprite_x[4]_i_5__2_n_0\
    );
\sprite_x[8]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(10),
      O => \sprite_x[8]_i_2__1_n_0\
    );
\sprite_x[8]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(9),
      O => \sprite_x[8]_i_3__2_n_0\
    );
\sprite_x[8]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(8),
      O => \sprite_x[8]_i_4__1_n_0\
    );
\sprite_x[8]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(7),
      O => \sprite_x[8]_i_5__2_n_0\
    );
\sprite_x_direction_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \sprite_x_direction_i_2__1_n_0\,
      I2 => \sprite_x_direction_i_3__1_n_0\,
      O => \sprite_x_direction_i_1__1_n_0\
    );
\sprite_x_direction_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \sprite_x_direction_i_4__1_n_0\,
      I1 => \^d\(0),
      I2 => \^shoot_x\(0),
      I3 => \^shoot_x\(2),
      I4 => \^shoot_x\(1),
      I5 => \sprite_x_direction_i_5__1_n_0\,
      O => \sprite_x_direction_i_2__1_n_0\
    );
\sprite_x_direction_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \sprite_x_direction_i_6__1_n_0\,
      I1 => \^shoot_x\(0),
      I2 => \^d\(0),
      I3 => \^shoot_x\(2),
      I4 => \^shoot_x\(1),
      I5 => \sprite_x_direction_i_7__1_n_0\,
      O => \sprite_x_direction_i_3__1_n_0\
    );
\sprite_x_direction_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^shoot_x\(6),
      I1 => \^shoot_x\(5),
      I2 => \^shoot_x\(4),
      I3 => \^shoot_x\(3),
      O => \sprite_x_direction_i_4__1_n_0\
    );
\sprite_x_direction_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \sprite_x_direction_i_8__0_n_0\,
      I1 => \^shoot_x\(7),
      I2 => \^shoot_x\(8),
      I3 => \^shoot_x\(9),
      I4 => \^shoot_x\(10),
      O => \sprite_x_direction_i_5__1_n_0\
    );
\sprite_x_direction_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^shoot_x\(5),
      I1 => \^shoot_x\(6),
      I2 => \^shoot_x\(4),
      I3 => \^shoot_x\(3),
      O => \sprite_x_direction_i_6__1_n_0\
    );
\sprite_x_direction_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \sprite_x_direction_i_8__0_n_0\,
      I1 => \^shoot_x\(7),
      I2 => \^shoot_x\(8),
      I3 => \^shoot_x\(9),
      I4 => \^shoot_x\(10),
      O => \sprite_x_direction_i_7__1_n_0\
    );
\sprite_x_direction_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^shoot_x\(14),
      I1 => \^shoot_x\(13),
      I2 => \^shoot_x\(12),
      I3 => \^shoot_x\(11),
      O => \sprite_x_direction_i_8__0_n_0\
    );
sprite_x_direction_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_direction_i_1__1_n_0\,
      Q => sprite_x_direction,
      R => '0'
    );
\sprite_x_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__1_n_7\,
      Q => \^d\(0),
      R => '0'
    );
\sprite_x_reg[0]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[0]_i_1__1_n_0\,
      CO(2) => \sprite_x_reg[0]_i_1__1_n_1\,
      CO(1) => \sprite_x_reg[0]_i_1__1_n_2\,
      CO(0) => \sprite_x_reg[0]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => '1',
      O(3) => \sprite_x_reg[0]_i_1__1_n_4\,
      O(2) => \sprite_x_reg[0]_i_1__1_n_5\,
      O(1) => \sprite_x_reg[0]_i_1__1_n_6\,
      O(0) => \sprite_x_reg[0]_i_1__1_n_7\,
      S(3) => \sprite_x[0]_i_2__1_n_0\,
      S(2) => \sprite_x[0]_i_3__1_n_0\,
      S(1) => \sprite_x[0]_i_4__1_n_0\,
      S(0) => \sprite_x[0]_i_5__1_n_0\
    );
\sprite_x_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__1_n_5\,
      Q => \^shoot_x\(9),
      R => '0'
    );
\sprite_x_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__1_n_4\,
      Q => \^shoot_x\(10),
      R => '0'
    );
\sprite_x_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__1_n_7\,
      Q => \^shoot_x\(11),
      R => '0'
    );
\sprite_x_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[8]_i_1__1_n_0\,
      CO(3) => \NLW_sprite_x_reg[12]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \sprite_x_reg[12]_i_1__1_n_1\,
      CO(1) => \sprite_x_reg[12]_i_1__1_n_2\,
      CO(0) => \sprite_x_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[12]_i_1__1_n_4\,
      O(2) => \sprite_x_reg[12]_i_1__1_n_5\,
      O(1) => \sprite_x_reg[12]_i_1__1_n_6\,
      O(0) => \sprite_x_reg[12]_i_1__1_n_7\,
      S(3) => \sprite_x[12]_i_2__1_n_0\,
      S(2) => \sprite_x[12]_i_3__1_n_0\,
      S(1) => \sprite_x[12]_i_4__1_n_0\,
      S(0) => \sprite_x[12]_i_5__1_n_0\
    );
\sprite_x_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__1_n_6\,
      Q => \^shoot_x\(12),
      R => '0'
    );
\sprite_x_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__1_n_5\,
      Q => \^shoot_x\(13),
      R => '0'
    );
\sprite_x_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__1_n_4\,
      Q => \^shoot_x\(14),
      R => '0'
    );
\sprite_x_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__1_n_6\,
      Q => \^shoot_x\(0),
      R => '0'
    );
\sprite_x_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__1_n_5\,
      Q => \^shoot_x\(1),
      R => '0'
    );
\sprite_x_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__1_n_4\,
      Q => \^shoot_x\(2),
      R => '0'
    );
\sprite_x_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__1_n_7\,
      Q => \^shoot_x\(3),
      R => '0'
    );
\sprite_x_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[0]_i_1__1_n_0\,
      CO(3) => \sprite_x_reg[4]_i_1__1_n_0\,
      CO(2) => \sprite_x_reg[4]_i_1__1_n_1\,
      CO(1) => \sprite_x_reg[4]_i_1__1_n_2\,
      CO(0) => \sprite_x_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[4]_i_1__1_n_4\,
      O(2) => \sprite_x_reg[4]_i_1__1_n_5\,
      O(1) => \sprite_x_reg[4]_i_1__1_n_6\,
      O(0) => \sprite_x_reg[4]_i_1__1_n_7\,
      S(3) => \sprite_x[4]_i_2__4_n_0\,
      S(2) => \sprite_x[4]_i_3__4_n_0\,
      S(1) => \sprite_x[4]_i_4__5_n_0\,
      S(0) => \sprite_x[4]_i_5__2_n_0\
    );
\sprite_x_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__1_n_6\,
      Q => \^shoot_x\(4),
      R => '0'
    );
\sprite_x_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__1_n_5\,
      Q => \^shoot_x\(5),
      R => '0'
    );
\sprite_x_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__1_n_4\,
      Q => \^shoot_x\(6),
      R => '0'
    );
\sprite_x_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__1_n_7\,
      Q => \^shoot_x\(7),
      R => '0'
    );
\sprite_x_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[4]_i_1__1_n_0\,
      CO(3) => \sprite_x_reg[8]_i_1__1_n_0\,
      CO(2) => \sprite_x_reg[8]_i_1__1_n_1\,
      CO(1) => \sprite_x_reg[8]_i_1__1_n_2\,
      CO(0) => \sprite_x_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[8]_i_1__1_n_4\,
      O(2) => \sprite_x_reg[8]_i_1__1_n_5\,
      O(1) => \sprite_x_reg[8]_i_1__1_n_6\,
      O(0) => \sprite_x_reg[8]_i_1__1_n_7\,
      S(3) => \sprite_x[8]_i_2__1_n_0\,
      S(2) => \sprite_x[8]_i_3__2_n_0\,
      S(1) => \sprite_x[8]_i_4__1_n_0\,
      S(0) => \sprite_x[8]_i_5__2_n_0\
    );
\sprite_x_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__1_n_6\,
      Q => \^shoot_x\(8),
      R => '0'
    );
\sprite_y[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^shoot_signal_e3\,
      I1 => \sprite_y_reg[3]\,
      O => shoot_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_sprite_compositor_e4 is
  port (
    \sprite_x_reg[0]_0\ : out STD_LOGIC;
    \sprite_x_reg[1]_0\ : out STD_LOGIC;
    \sprite_x_reg[2]_0\ : out STD_LOGIC;
    \sprite_x_reg[3]_0\ : out STD_LOGIC;
    \sprite_x_reg[4]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    notcollision_2 : out STD_LOGIC;
    score_e4 : out STD_LOGIC;
    \sprite_x_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_1\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \sprite_x_reg[15]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_0 : out STD_LOGIC;
    cnt_reg_1 : out STD_LOGIC;
    cnt_reg_2 : out STD_LOGIC;
    v_sync : in STD_LOGIC;
    \bias_reg[3]_i_362\ : in STD_LOGIC;
    \bias_reg[3]_i_362_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[3]_i_732\ : in STD_LOGIC;
    \bias_reg[3]_i_162\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \bias_reg[3]_i_732_0\ : in STD_LOGIC;
    \notcollision_reg_i_19__2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_57\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[3]_i_522\ : in STD_LOGIC;
    \bias[3]_i_522_0\ : in STD_LOGIC;
    \bias[3]_i_481\ : in STD_LOGIC;
    \bias[3]_i_481_0\ : in STD_LOGIC;
    score_e3 : in STD_LOGIC;
    score_e2 : in STD_LOGIC;
    \bias[3]_i_557\ : in STD_LOGIC;
    \bias[3]_i_557_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_sprite_compositor_e4 : entity is "sprite_compositor_e4";
end design_1_HDMI_TOP_0_0_sprite_compositor_e4;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_sprite_compositor_e4 is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \bias[3]_i_386_n_0\ : STD_LOGIC;
  signal \cnt_i_1__2_n_0\ : STD_LOGIC;
  signal \^cnt_reg_1\ : STD_LOGIC;
  signal \^cnt_reg_2\ : STD_LOGIC;
  signal notcollision2 : STD_LOGIC;
  signal notcollision3 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \^notcollision_2\ : STD_LOGIC;
  signal \notcollision_i_1__2_n_0\ : STD_LOGIC;
  signal \notcollision_i_21__2_n_0\ : STD_LOGIC;
  signal \notcollision_i_37__2_n_0\ : STD_LOGIC;
  signal \notcollision_i_38__2_n_0\ : STD_LOGIC;
  signal \notcollision_i_39__2_n_0\ : STD_LOGIC;
  signal \notcollision_i_40__11_n_0\ : STD_LOGIC;
  signal \notcollision_i_46__2_n_0\ : STD_LOGIC;
  signal \notcollision_i_47__2_n_0\ : STD_LOGIC;
  signal \notcollision_i_48__2_n_0\ : STD_LOGIC;
  signal \notcollision_i_49__2_n_0\ : STD_LOGIC;
  signal \notcollision_i_51__2_n_0\ : STD_LOGIC;
  signal \notcollision_i_52__2_n_0\ : STD_LOGIC;
  signal \notcollision_i_53__2_n_0\ : STD_LOGIC;
  signal \notcollision_i_55__2_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_19__2_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_19__2_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_19__2_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_19__2_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_20__2_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_20__2_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_36__2_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_36__2_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_36__2_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_36__2_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_45__2_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_45__2_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_45__2_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_45__2_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_54__2_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_54__2_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_54__2_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_54__2_n_3\ : STD_LOGIC;
  signal \^score_e4\ : STD_LOGIC;
  signal \sprite_x[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_5__2_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_2__5_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_3__5_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_4__6_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_5__3_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_5__3_n_0\ : STD_LOGIC;
  signal sprite_x_direction : STD_LOGIC;
  signal \sprite_x_direction_i_1__2_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_2__2_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_3__2_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_4__2_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_5__2_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_6__2_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_7__2_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_8__1_n_0\ : STD_LOGIC;
  signal sprite_x_direction_i_9_n_0 : STD_LOGIC;
  signal \^sprite_x_reg[0]_0\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__2_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__2_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__2_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__2_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[12]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sprite_x_reg[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__2_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__2_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__2_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sprite_x_reg[15]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^sprite_x_reg[1]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[2]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[3]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[4]_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \NLW_bias_reg[3]_i_165_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_165_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_19__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_20__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_notcollision_reg_i_20__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_notcollision_reg_i_36__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_4__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_notcollision_reg_i_4__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_x_reg[12]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_165\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt_i_1__2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \notcollision_i_1__2\ : label is "soft_lutpair138";
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_19__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_36__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_4__2\ : label is 11;
  attribute SOFT_HLUTNM of \sprite_x_direction_i_6__2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_7__2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_8__1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of sprite_x_direction_i_9 : label is "soft_lutpair137";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sprite_x_reg[0]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[12]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[4]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[8]_i_1__2\ : label is 11;
begin
  DI(0) <= \^di\(0);
  S(2 downto 0) <= \^s\(2 downto 0);
  cnt_reg_1 <= \^cnt_reg_1\;
  cnt_reg_2 <= \^cnt_reg_2\;
  notcollision_2 <= \^notcollision_2\;
  score_e4 <= \^score_e4\;
  \sprite_x_reg[0]_0\ <= \^sprite_x_reg[0]_0\;
  \sprite_x_reg[12]_0\(3 downto 0) <= \^sprite_x_reg[12]_0\(3 downto 0);
  \sprite_x_reg[15]_0\(2 downto 0) <= \^sprite_x_reg[15]_0\(2 downto 0);
  \sprite_x_reg[15]_1\(10 downto 0) <= \^sprite_x_reg[15]_1\(10 downto 0);
  \sprite_x_reg[1]_0\ <= \^sprite_x_reg[1]_0\;
  \sprite_x_reg[2]_0\ <= \^sprite_x_reg[2]_0\;
  \sprite_x_reg[3]_0\ <= \^sprite_x_reg[3]_0\;
  \sprite_x_reg[4]_0\ <= \^sprite_x_reg[4]_0\;
\bias[3]_i_1287\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \bias_reg[3]_i_162\(1),
      I2 => \bias_reg[3]_i_732_0\,
      I3 => \^sprite_x_reg[3]_0\,
      O => \sprite_x_reg[2]_1\(1)
    );
\bias[3]_i_1288\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \bias_reg[3]_i_732\,
      I2 => \bias_reg[3]_i_162\(0),
      I3 => \^sprite_x_reg[1]_0\,
      O => \sprite_x_reg[2]_1\(0)
    );
\bias[3]_i_1291\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \bias_reg[3]_i_162\(1),
      I2 => \^sprite_x_reg[3]_0\,
      I3 => \bias_reg[3]_i_732_0\,
      O => \sprite_x_reg[2]_2\(1)
    );
\bias[3]_i_1292\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \bias_reg[3]_i_732\,
      I2 => \^sprite_x_reg[1]_0\,
      I3 => \bias_reg[3]_i_162\(0),
      O => \sprite_x_reg[2]_2\(0)
    );
\bias[3]_i_367\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_162\(11),
      I2 => \^sprite_x_reg[15]_0\(1),
      I3 => \bias_reg[3]_i_162\(10),
      O => \sprite_x_reg[15]_3\(3)
    );
\bias[3]_i_368\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \bias_reg[3]_i_162\(9),
      I2 => \^sprite_x_reg[12]_0\(3),
      I3 => \bias_reg[3]_i_162\(8),
      O => \sprite_x_reg[15]_3\(2)
    );
\bias[3]_i_369\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(2),
      I1 => \bias_reg[3]_i_162\(7),
      I2 => \^sprite_x_reg[12]_0\(1),
      I3 => \bias_reg[3]_i_162\(6),
      O => \sprite_x_reg[15]_3\(1)
    );
\bias[3]_i_370\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(0),
      I1 => \bias_reg[3]_i_162\(5),
      I2 => \^s\(2),
      I3 => \bias_reg[3]_i_162\(4),
      O => \sprite_x_reg[15]_3\(0)
    );
\bias[3]_i_386\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => notcollision3(16),
      O => \bias[3]_i_386_n_0\
    );
\bias[3]_i_558\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^cnt_reg_1\,
      I1 => \bias[3]_i_522\,
      I2 => \bias[3]_i_522_0\,
      O => cnt_reg_0
    );
\bias[3]_i_577\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^cnt_reg_2\,
      I1 => \bias[3]_i_481\,
      I2 => \bias[3]_i_481_0\,
      O => \^cnt_reg_1\
    );
\bias[3]_i_716\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s\(1),
      I1 => \bias_reg[3]_i_162\(3),
      I2 => \^di\(0),
      I3 => \bias_reg[3]_i_162\(2),
      O => \sprite_x_reg[7]_0\(3)
    );
\bias[3]_i_717\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[4]_0\,
      I1 => \bias_reg[3]_i_362\,
      I2 => \^s\(0),
      I3 => \bias_reg[3]_i_362_0\,
      O => \sprite_x_reg[7]_0\(2)
    );
\bias[3]_i_718\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \bias_reg[3]_i_162\(1),
      I2 => \^sprite_x_reg[3]_0\,
      I3 => \bias_reg[3]_i_732_0\,
      O => \sprite_x_reg[7]_0\(1)
    );
\bias[3]_i_719\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \bias_reg[3]_i_732\,
      I2 => \^sprite_x_reg[1]_0\,
      I3 => \bias_reg[3]_i_162\(0),
      O => \sprite_x_reg[7]_0\(0)
    );
\bias[3]_i_915\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \^score_e4\,
      I1 => score_e3,
      I2 => score_e2,
      I3 => \bias[3]_i_557\,
      I4 => \bias[3]_i_557_0\,
      O => \^cnt_reg_2\
    );
\bias_reg[3]_i_165\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias[3]_i_57\(0),
      CO(3 downto 1) => \NLW_bias_reg[3]_i_165_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_x_reg[15]_4\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => notcollision3(16),
      O(3 downto 0) => \NLW_bias_reg[3]_i_165_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_386_n_0\
    );
\cnt_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^score_e4\,
      I1 => CO(0),
      I2 => cnt_reg_3(0),
      I3 => notcollision2,
      O => \cnt_i_1__2_n_0\
    );
cnt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \cnt_i_1__2_n_0\,
      Q => \^score_e4\,
      R => '0'
    );
\notcollision_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => Q(15),
      I2 => \^sprite_x_reg[15]_0\(1),
      I3 => Q(14),
      O => \sprite_x_reg[15]_2\(3)
    );
\notcollision_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => Q(13),
      I2 => \^sprite_x_reg[12]_0\(3),
      I3 => Q(12),
      O => \sprite_x_reg[15]_2\(2)
    );
\notcollision_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(2),
      I1 => Q(11),
      I2 => \^sprite_x_reg[12]_0\(1),
      I3 => Q(10),
      O => \sprite_x_reg[15]_2\(1)
    );
\notcollision_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(0),
      I1 => Q(9),
      I2 => \^s\(2),
      I3 => Q(8),
      O => \sprite_x_reg[15]_2\(0)
    );
\notcollision_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \^notcollision_2\,
      I1 => CO(0),
      I2 => cnt_reg_3(0),
      I3 => notcollision2,
      O => \notcollision_i_1__2_n_0\
    );
\notcollision_i_21__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => notcollision3(16),
      O => \notcollision_i_21__2_n_0\
    );
\notcollision_i_26__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^s\(1),
      I1 => Q(7),
      I2 => \^di\(0),
      I3 => Q(6),
      O => \sprite_x_reg[7]_1\(3)
    );
\notcollision_i_27__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[4]_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^s\(0),
      O => \sprite_x_reg[7]_1\(2)
    );
\notcollision_i_28__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => Q(2),
      I2 => \^sprite_x_reg[3]_0\,
      I3 => Q(3),
      O => \sprite_x_reg[7]_1\(1)
    );
\notcollision_i_29__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => Q(0),
      I2 => \^sprite_x_reg[1]_0\,
      I3 => Q(1),
      O => \sprite_x_reg[7]_1\(0)
    );
\notcollision_i_37__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_1\(9),
      I1 => Q(14),
      I2 => Q(15),
      I3 => \^sprite_x_reg[15]_1\(10),
      O => \notcollision_i_37__2_n_0\
    );
\notcollision_i_38__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_1\(7),
      I1 => Q(12),
      I2 => Q(13),
      I3 => \^sprite_x_reg[15]_1\(8),
      O => \notcollision_i_38__2_n_0\
    );
\notcollision_i_39__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_1\(5),
      I1 => Q(10),
      I2 => Q(11),
      I3 => \^sprite_x_reg[15]_1\(6),
      O => \notcollision_i_39__2_n_0\
    );
\notcollision_i_40__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_1\(3),
      I1 => Q(8),
      I2 => Q(9),
      I3 => \^sprite_x_reg[15]_1\(4),
      O => \notcollision_i_40__11_n_0\
    );
\notcollision_i_46__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_1\(1),
      I1 => Q(6),
      I2 => Q(7),
      I3 => \^sprite_x_reg[15]_1\(2),
      O => \notcollision_i_46__2_n_0\
    );
\notcollision_i_47__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[4]_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^sprite_x_reg[15]_1\(0),
      O => \notcollision_i_47__2_n_0\
    );
\notcollision_i_48__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \^sprite_x_reg[3]_0\,
      O => \notcollision_i_48__2_n_0\
    );
\notcollision_i_49__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^sprite_x_reg[1]_0\,
      O => \notcollision_i_49__2_n_0\
    );
\notcollision_i_51__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[4]_0\,
      I1 => Q(4),
      I2 => \^sprite_x_reg[15]_1\(0),
      I3 => Q(5),
      O => \notcollision_i_51__2_n_0\
    );
\notcollision_i_52__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => Q(2),
      I2 => \^sprite_x_reg[3]_0\,
      I3 => Q(3),
      O => \notcollision_i_52__2_n_0\
    );
\notcollision_i_53__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => Q(0),
      I2 => \^sprite_x_reg[1]_0\,
      I3 => Q(1),
      O => \notcollision_i_53__2_n_0\
    );
\notcollision_i_55__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(0),
      O => \notcollision_i_55__2_n_0\
    );
notcollision_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \notcollision_i_1__2_n_0\,
      Q => \^notcollision_2\,
      R => '0'
    );
\notcollision_reg_i_19__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_36__2_n_0\,
      CO(3) => \notcollision_reg_i_19__2_n_0\,
      CO(2) => \notcollision_reg_i_19__2_n_1\,
      CO(1) => \notcollision_reg_i_19__2_n_2\,
      CO(0) => \notcollision_reg_i_19__2_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_37__2_n_0\,
      DI(2) => \notcollision_i_38__2_n_0\,
      DI(1) => \notcollision_i_39__2_n_0\,
      DI(0) => \notcollision_i_40__11_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_19__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \notcollision_reg_i_4__2_0\(3 downto 0)
    );
\notcollision_reg_i_20__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_45__2_n_0\,
      CO(3) => notcollision3(16),
      CO(2) => \NLW_notcollision_reg_i_20__2_CO_UNCONNECTED\(2),
      CO(1) => \notcollision_reg_i_20__2_n_2\,
      CO(0) => \notcollision_reg_i_20__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_notcollision_reg_i_20__2_O_UNCONNECTED\(3),
      O(2 downto 0) => \^sprite_x_reg[15]_1\(10 downto 8),
      S(3) => '1',
      S(2 downto 0) => \^sprite_x_reg[15]_0\(2 downto 0)
    );
\notcollision_reg_i_36__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_36__2_n_0\,
      CO(2) => \notcollision_reg_i_36__2_n_1\,
      CO(1) => \notcollision_reg_i_36__2_n_2\,
      CO(0) => \notcollision_reg_i_36__2_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_46__2_n_0\,
      DI(2) => \notcollision_i_47__2_n_0\,
      DI(1) => \notcollision_i_48__2_n_0\,
      DI(0) => \notcollision_i_49__2_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_36__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_reg_i_19__2_0\(0),
      S(2) => \notcollision_i_51__2_n_0\,
      S(1) => \notcollision_i_52__2_n_0\,
      S(0) => \notcollision_i_53__2_n_0\
    );
\notcollision_reg_i_45__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_54__2_n_0\,
      CO(3) => \notcollision_reg_i_45__2_n_0\,
      CO(2) => \notcollision_reg_i_45__2_n_1\,
      CO(1) => \notcollision_reg_i_45__2_n_2\,
      CO(0) => \notcollision_reg_i_45__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sprite_x_reg[15]_1\(7 downto 4),
      S(3 downto 0) => \^sprite_x_reg[12]_0\(3 downto 0)
    );
\notcollision_reg_i_4__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_19__2_n_0\,
      CO(3 downto 1) => \NLW_notcollision_reg_i_4__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => notcollision2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => notcollision3(16),
      O(3 downto 0) => \NLW_notcollision_reg_i_4__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \notcollision_i_21__2_n_0\
    );
\notcollision_reg_i_54__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_54__2_n_0\,
      CO(2) => \notcollision_reg_i_54__2_n_1\,
      CO(1) => \notcollision_reg_i_54__2_n_2\,
      CO(0) => \notcollision_reg_i_54__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^di\(0),
      DI(0) => '0',
      O(3 downto 0) => \^sprite_x_reg[15]_1\(3 downto 0),
      S(3 downto 2) => \^s\(2 downto 1),
      S(1) => \notcollision_i_55__2_n_0\,
      S(0) => \^s\(0)
    );
\sprite_x[0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[3]_0\,
      O => \sprite_x[0]_i_2__2_n_0\
    );
\sprite_x[0]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[2]_0\,
      O => \sprite_x[0]_i_3__2_n_0\
    );
\sprite_x[0]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[1]_0\,
      O => \sprite_x[0]_i_4__2_n_0\
    );
\sprite_x[0]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      O => \sprite_x[0]_i_5__2_n_0\
    );
\sprite_x[12]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(2),
      O => \sprite_x[12]_i_2__2_n_0\
    );
\sprite_x[12]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x[12]_i_3__2_n_0\
    );
\sprite_x[12]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(0),
      O => \sprite_x[12]_i_4__2_n_0\
    );
\sprite_x[12]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(3),
      O => \sprite_x[12]_i_5__2_n_0\
    );
\sprite_x[4]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^s\(1),
      O => \sprite_x[4]_i_2__5_n_0\
    );
\sprite_x[4]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^di\(0),
      O => \sprite_x[4]_i_3__5_n_0\
    );
\sprite_x[4]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^s\(0),
      O => \sprite_x[4]_i_4__6_n_0\
    );
\sprite_x[4]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[4]_0\,
      O => \sprite_x[4]_i_5__3_n_0\
    );
\sprite_x[8]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(2),
      O => \sprite_x[8]_i_2__2_n_0\
    );
\sprite_x[8]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(1),
      O => \sprite_x[8]_i_3__3_n_0\
    );
\sprite_x[8]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(0),
      O => \sprite_x[8]_i_4__2_n_0\
    );
\sprite_x[8]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^s\(2),
      O => \sprite_x[8]_i_5__3_n_0\
    );
\sprite_x_direction_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00EAEAEA"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \sprite_x_direction_i_2__2_n_0\,
      I2 => \sprite_x_direction_i_3__2_n_0\,
      I3 => \sprite_x_direction_i_4__2_n_0\,
      I4 => \sprite_x_direction_i_5__2_n_0\,
      O => \sprite_x_direction_i_1__2_n_0\
    );
\sprite_x_direction_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^s\(0),
      I1 => \^sprite_x_reg[12]_0\(3),
      I2 => \^sprite_x_reg[15]_0\(1),
      I3 => \^sprite_x_reg[15]_0\(0),
      I4 => \sprite_x_direction_i_6__2_n_0\,
      O => \sprite_x_direction_i_2__2_n_0\
    );
\sprite_x_direction_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \^sprite_x_reg[1]_0\,
      I2 => \^sprite_x_reg[0]_0\,
      I3 => \^sprite_x_reg[15]_0\(2),
      I4 => \sprite_x_direction_i_7__2_n_0\,
      O => \sprite_x_direction_i_3__2_n_0\
    );
\sprite_x_direction_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \^sprite_x_reg[1]_0\,
      I2 => \^sprite_x_reg[0]_0\,
      I3 => \^sprite_x_reg[15]_0\(2),
      I4 => \sprite_x_direction_i_8__1_n_0\,
      O => \sprite_x_direction_i_4__2_n_0\
    );
\sprite_x_direction_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(3),
      I1 => \^s\(0),
      I2 => \^sprite_x_reg[15]_0\(1),
      I3 => \^sprite_x_reg[15]_0\(0),
      I4 => sprite_x_direction_i_9_n_0,
      O => \sprite_x_direction_i_5__2_n_0\
    );
\sprite_x_direction_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(0),
      I1 => \^s\(2),
      I2 => \^s\(1),
      I3 => \^di\(0),
      O => \sprite_x_direction_i_6__2_n_0\
    );
\sprite_x_direction_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^sprite_x_reg[3]_0\,
      I1 => \^sprite_x_reg[4]_0\,
      I2 => \^sprite_x_reg[12]_0\(2),
      I3 => \^sprite_x_reg[12]_0\(1),
      O => \sprite_x_direction_i_7__2_n_0\
    );
\sprite_x_direction_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^sprite_x_reg[3]_0\,
      I1 => \^sprite_x_reg[4]_0\,
      I2 => \^sprite_x_reg[12]_0\(2),
      I3 => \^sprite_x_reg[12]_0\(1),
      O => \sprite_x_direction_i_8__1_n_0\
    );
sprite_x_direction_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(0),
      I1 => \^s\(2),
      I2 => \^s\(1),
      I3 => \^di\(0),
      O => sprite_x_direction_i_9_n_0
    );
sprite_x_direction_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_direction_i_1__2_n_0\,
      Q => sprite_x_direction,
      R => '0'
    );
\sprite_x_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__2_n_7\,
      Q => \^sprite_x_reg[0]_0\,
      R => '0'
    );
\sprite_x_reg[0]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[0]_i_1__2_n_0\,
      CO(2) => \sprite_x_reg[0]_i_1__2_n_1\,
      CO(1) => \sprite_x_reg[0]_i_1__2_n_2\,
      CO(0) => \sprite_x_reg[0]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => '1',
      O(3) => \sprite_x_reg[0]_i_1__2_n_4\,
      O(2) => \sprite_x_reg[0]_i_1__2_n_5\,
      O(1) => \sprite_x_reg[0]_i_1__2_n_6\,
      O(0) => \sprite_x_reg[0]_i_1__2_n_7\,
      S(3) => \sprite_x[0]_i_2__2_n_0\,
      S(2) => \sprite_x[0]_i_3__2_n_0\,
      S(1) => \sprite_x[0]_i_4__2_n_0\,
      S(0) => \sprite_x[0]_i_5__2_n_0\
    );
\sprite_x_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__2_n_5\,
      Q => \^sprite_x_reg[12]_0\(1),
      R => '0'
    );
\sprite_x_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__2_n_4\,
      Q => \^sprite_x_reg[12]_0\(2),
      R => '0'
    );
\sprite_x_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__2_n_7\,
      Q => \^sprite_x_reg[12]_0\(3),
      R => '0'
    );
\sprite_x_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[8]_i_1__2_n_0\,
      CO(3) => \NLW_sprite_x_reg[12]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \sprite_x_reg[12]_i_1__2_n_1\,
      CO(1) => \sprite_x_reg[12]_i_1__2_n_2\,
      CO(0) => \sprite_x_reg[12]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[12]_i_1__2_n_4\,
      O(2) => \sprite_x_reg[12]_i_1__2_n_5\,
      O(1) => \sprite_x_reg[12]_i_1__2_n_6\,
      O(0) => \sprite_x_reg[12]_i_1__2_n_7\,
      S(3) => \sprite_x[12]_i_2__2_n_0\,
      S(2) => \sprite_x[12]_i_3__2_n_0\,
      S(1) => \sprite_x[12]_i_4__2_n_0\,
      S(0) => \sprite_x[12]_i_5__2_n_0\
    );
\sprite_x_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__2_n_6\,
      Q => \^sprite_x_reg[15]_0\(0),
      R => '0'
    );
\sprite_x_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__2_n_5\,
      Q => \^sprite_x_reg[15]_0\(1),
      R => '0'
    );
\sprite_x_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__2_n_4\,
      Q => \^sprite_x_reg[15]_0\(2),
      R => '0'
    );
\sprite_x_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__2_n_6\,
      Q => \^sprite_x_reg[1]_0\,
      R => '0'
    );
\sprite_x_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__2_n_5\,
      Q => \^sprite_x_reg[2]_0\,
      R => '0'
    );
\sprite_x_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__2_n_4\,
      Q => \^sprite_x_reg[3]_0\,
      R => '0'
    );
\sprite_x_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__2_n_7\,
      Q => \^sprite_x_reg[4]_0\,
      R => '0'
    );
\sprite_x_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[0]_i_1__2_n_0\,
      CO(3) => \sprite_x_reg[4]_i_1__2_n_0\,
      CO(2) => \sprite_x_reg[4]_i_1__2_n_1\,
      CO(1) => \sprite_x_reg[4]_i_1__2_n_2\,
      CO(0) => \sprite_x_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[4]_i_1__2_n_4\,
      O(2) => \sprite_x_reg[4]_i_1__2_n_5\,
      O(1) => \sprite_x_reg[4]_i_1__2_n_6\,
      O(0) => \sprite_x_reg[4]_i_1__2_n_7\,
      S(3) => \sprite_x[4]_i_2__5_n_0\,
      S(2) => \sprite_x[4]_i_3__5_n_0\,
      S(1) => \sprite_x[4]_i_4__6_n_0\,
      S(0) => \sprite_x[4]_i_5__3_n_0\
    );
\sprite_x_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__2_n_6\,
      Q => \^s\(0),
      R => '0'
    );
\sprite_x_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__2_n_5\,
      Q => \^di\(0),
      R => '0'
    );
\sprite_x_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__2_n_4\,
      Q => \^s\(1),
      R => '0'
    );
\sprite_x_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__2_n_7\,
      Q => \^s\(2),
      R => '0'
    );
\sprite_x_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[4]_i_1__2_n_0\,
      CO(3) => \sprite_x_reg[8]_i_1__2_n_0\,
      CO(2) => \sprite_x_reg[8]_i_1__2_n_1\,
      CO(1) => \sprite_x_reg[8]_i_1__2_n_2\,
      CO(0) => \sprite_x_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[8]_i_1__2_n_4\,
      O(2) => \sprite_x_reg[8]_i_1__2_n_5\,
      O(1) => \sprite_x_reg[8]_i_1__2_n_6\,
      O(0) => \sprite_x_reg[8]_i_1__2_n_7\,
      S(3) => \sprite_x[8]_i_2__2_n_0\,
      S(2) => \sprite_x[8]_i_3__3_n_0\,
      S(1) => \sprite_x[8]_i_4__2_n_0\,
      S(0) => \sprite_x[8]_i_5__3_n_0\
    );
\sprite_x_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__2_n_6\,
      Q => \^sprite_x_reg[12]_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_sprite_compositor_e5 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    shoot_x : out STD_LOGIC_VECTOR ( 14 downto 0 );
    notcollision_3 : out STD_LOGIC;
    score_e5 : out STD_LOGIC;
    shoot_signal_e5 : out STD_LOGIC;
    \sprite_x_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \sprite_x_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    shoot_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_0 : out STD_LOGIC;
    v_sync : in STD_LOGIC;
    \bias_reg[4]_i_120\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \bias_reg[4]_i_222\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[4]_i_406\ : in STD_LOGIC;
    \bias_reg[4]_i_406_0\ : in STD_LOGIC;
    \bias_reg[4]_i_222_0\ : in STD_LOGIC;
    \notcollision_reg_i_19__3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[4]_i_53\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[3]\ : in STD_LOGIC;
    score_stage2_e1 : in STD_LOGIC;
    score_stage2_e2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_sprite_compositor_e5 : entity is "sprite_compositor_e5";
end design_1_HDMI_TOP_0_0_sprite_compositor_e5;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_sprite_compositor_e5 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \bias[4]_i_246_n_0\ : STD_LOGIC;
  signal \cnt_i_1__3_n_0\ : STD_LOGIC;
  signal notcollision2 : STD_LOGIC;
  signal notcollision3 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \^notcollision_3\ : STD_LOGIC;
  signal \notcollision_i_1__3_n_0\ : STD_LOGIC;
  signal \notcollision_i_21__3_n_0\ : STD_LOGIC;
  signal \notcollision_i_37__3_n_0\ : STD_LOGIC;
  signal \notcollision_i_38__3_n_0\ : STD_LOGIC;
  signal \notcollision_i_39__3_n_0\ : STD_LOGIC;
  signal \notcollision_i_40__12_n_0\ : STD_LOGIC;
  signal \notcollision_i_46__3_n_0\ : STD_LOGIC;
  signal \notcollision_i_47__3_n_0\ : STD_LOGIC;
  signal \notcollision_i_48__3_n_0\ : STD_LOGIC;
  signal \notcollision_i_49__3_n_0\ : STD_LOGIC;
  signal \notcollision_i_51__3_n_0\ : STD_LOGIC;
  signal \notcollision_i_52__3_n_0\ : STD_LOGIC;
  signal \notcollision_i_53__3_n_0\ : STD_LOGIC;
  signal \notcollision_i_55__3_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_19__3_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_19__3_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_19__3_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_19__3_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_20__3_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_20__3_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_36__3_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_36__3_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_36__3_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_36__3_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_45__3_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_45__3_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_45__3_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_45__3_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_54__3_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_54__3_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_54__3_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_54__3_n_3\ : STD_LOGIC;
  signal \^score_e5\ : STD_LOGIC;
  signal \shoot_i_1__1_n_0\ : STD_LOGIC;
  signal \shoot_i_2__1_n_0\ : STD_LOGIC;
  signal \shoot_i_3__1_n_0\ : STD_LOGIC;
  signal \shoot_i_4__1_n_0\ : STD_LOGIC;
  signal \shoot_i_5__1_n_0\ : STD_LOGIC;
  signal \shoot_i_6__1_n_0\ : STD_LOGIC;
  signal \^shoot_signal_e5\ : STD_LOGIC;
  signal \^shoot_x\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \sprite_x[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_4__3_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_5__3_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_2__3_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_3__3_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_4__3_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_5__3_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_2__7_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_3__7_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_4__8_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_5__4_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_3__4_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_4__3_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_5__4_n_0\ : STD_LOGIC;
  signal sprite_x_direction : STD_LOGIC;
  signal \sprite_x_direction_i_1__3_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_2__3_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_3__3_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_4__3_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_5__3_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_6__3_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_7__3_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_8__2_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__3_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__3_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__3_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__3_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__3_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__3_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__3_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__3_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__3_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__3_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__3_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__3_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__3_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \sprite_x_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__3_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__3_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__3_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__3_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__3_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__3_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__3_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__3_n_7\ : STD_LOGIC;
  signal \NLW_bias_reg[4]_i_123_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[4]_i_123_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_19__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_20__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_notcollision_reg_i_20__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_notcollision_reg_i_36__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_4__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_notcollision_reg_i_4__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_x_reg[12]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bias_reg[4]_i_123\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt_i_1__3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \notcollision_i_1__3\ : label is "soft_lutpair141";
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_19__3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_36__3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_4__3\ : label is 11;
  attribute SOFT_HLUTNM of \shoot_i_5__1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_1__3\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_4__3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_5__3\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_6__3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_7__3\ : label is "soft_lutpair139";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sprite_x_reg[0]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[12]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[4]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[8]_i_1__3\ : label is 11;
begin
  D(0) <= \^d\(0);
  notcollision_3 <= \^notcollision_3\;
  score_e5 <= \^score_e5\;
  shoot_signal_e5 <= \^shoot_signal_e5\;
  shoot_x(14 downto 0) <= \^shoot_x\(14 downto 0);
  \sprite_x_reg[15]_0\(10 downto 0) <= \^sprite_x_reg[15]_0\(10 downto 0);
\bias[3]_i_964\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^score_e5\,
      I1 => score_stage2_e1,
      I2 => score_stage2_e2,
      O => cnt_reg_0
    );
\bias[4]_i_227\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(14),
      I1 => \bias_reg[4]_i_120\(11),
      I2 => \bias_reg[4]_i_120\(10),
      I3 => \^shoot_x\(13),
      O => \sprite_x_reg[15]_2\(3)
    );
\bias[4]_i_228\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(12),
      I1 => \bias_reg[4]_i_120\(9),
      I2 => \bias_reg[4]_i_120\(8),
      I3 => \^shoot_x\(11),
      O => \sprite_x_reg[15]_2\(2)
    );
\bias[4]_i_229\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(10),
      I1 => \bias_reg[4]_i_120\(7),
      I2 => \bias_reg[4]_i_120\(6),
      I3 => \^shoot_x\(9),
      O => \sprite_x_reg[15]_2\(1)
    );
\bias[4]_i_230\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(8),
      I1 => \bias_reg[4]_i_120\(5),
      I2 => \bias_reg[4]_i_120\(4),
      I3 => \^shoot_x\(7),
      O => \sprite_x_reg[15]_2\(0)
    );
\bias[4]_i_246\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => notcollision3(16),
      O => \bias[4]_i_246_n_0\
    );
\bias[4]_i_390\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(6),
      I1 => \bias_reg[4]_i_222_0\,
      I2 => \bias_reg[4]_i_120\(3),
      I3 => \^shoot_x\(5),
      O => \sprite_x_reg[7]_0\(3)
    );
\bias[4]_i_391\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(3),
      I1 => \bias_reg[4]_i_120\(2),
      I2 => \^shoot_x\(4),
      I3 => \bias_reg[4]_i_222\,
      O => \sprite_x_reg[7]_0\(2)
    );
\bias[4]_i_392\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(1),
      I1 => \bias_reg[4]_i_120\(1),
      I2 => \^shoot_x\(2),
      I3 => \bias_reg[4]_i_406_0\,
      O => \sprite_x_reg[7]_0\(1)
    );
\bias[4]_i_393\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(0),
      I1 => \bias_reg[4]_i_406\,
      I2 => \^shoot_x\(0),
      I3 => \bias_reg[4]_i_120\(0),
      O => \sprite_x_reg[7]_0\(0)
    );
\bias[4]_i_508\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^shoot_x\(1),
      I1 => \bias_reg[4]_i_120\(1),
      I2 => \bias_reg[4]_i_406_0\,
      I3 => \^shoot_x\(2),
      O => \sprite_x_reg[2]_0\(1)
    );
\bias[4]_i_509\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^d\(0),
      I1 => \bias_reg[4]_i_406\,
      I2 => \bias_reg[4]_i_120\(0),
      I3 => \^shoot_x\(0),
      O => \sprite_x_reg[2]_0\(0)
    );
\bias[4]_i_512\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(1),
      I1 => \bias_reg[4]_i_120\(1),
      I2 => \^shoot_x\(2),
      I3 => \bias_reg[4]_i_406_0\,
      O => \sprite_x_reg[2]_1\(1)
    );
\bias[4]_i_513\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(0),
      I1 => \bias_reg[4]_i_406\,
      I2 => \^shoot_x\(0),
      I3 => \bias_reg[4]_i_120\(0),
      O => \sprite_x_reg[2]_1\(0)
    );
\bias_reg[4]_i_123\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias[4]_i_53\(0),
      CO(3 downto 1) => \NLW_bias_reg[4]_i_123_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_x_reg[15]_3\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => notcollision3(16),
      O(3 downto 0) => \NLW_bias_reg[4]_i_123_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[4]_i_246_n_0\
    );
\cnt_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^score_e5\,
      I1 => CO(0),
      I2 => cnt_reg_1(0),
      I3 => notcollision2,
      O => \cnt_i_1__3_n_0\
    );
cnt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \cnt_i_1__3_n_0\,
      Q => \^score_e5\,
      R => '0'
    );
\notcollision_i_10__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(14),
      I1 => Q(15),
      I2 => Q(14),
      I3 => \^shoot_x\(13),
      O => \sprite_x_reg[15]_1\(3)
    );
\notcollision_i_11__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(12),
      I1 => Q(13),
      I2 => Q(12),
      I3 => \^shoot_x\(11),
      O => \sprite_x_reg[15]_1\(2)
    );
\notcollision_i_12__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(10),
      I1 => Q(11),
      I2 => Q(10),
      I3 => \^shoot_x\(9),
      O => \sprite_x_reg[15]_1\(1)
    );
\notcollision_i_13__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(8),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \^shoot_x\(7),
      O => \sprite_x_reg[15]_1\(0)
    );
\notcollision_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \^notcollision_3\,
      I1 => CO(0),
      I2 => cnt_reg_1(0),
      I3 => notcollision2,
      O => \notcollision_i_1__3_n_0\
    );
\notcollision_i_21__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => notcollision3(16),
      O => \notcollision_i_21__3_n_0\
    );
\notcollision_i_26__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(6),
      I1 => Q(7),
      I2 => Q(6),
      I3 => \^shoot_x\(5),
      O => S(3)
    );
\notcollision_i_27__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(3),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^shoot_x\(4),
      O => S(2)
    );
\notcollision_i_28__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(1),
      I1 => Q(2),
      I2 => \^shoot_x\(2),
      I3 => Q(3),
      O => S(1)
    );
\notcollision_i_29__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(0),
      I1 => Q(0),
      I2 => \^shoot_x\(0),
      I3 => Q(1),
      O => S(0)
    );
\notcollision_i_37__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => Q(14),
      I2 => Q(15),
      I3 => \^sprite_x_reg[15]_0\(10),
      O => \notcollision_i_37__3_n_0\
    );
\notcollision_i_38__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => Q(12),
      I2 => Q(13),
      I3 => \^sprite_x_reg[15]_0\(8),
      O => \notcollision_i_38__3_n_0\
    );
\notcollision_i_39__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => Q(10),
      I2 => Q(11),
      I3 => \^sprite_x_reg[15]_0\(6),
      O => \notcollision_i_39__3_n_0\
    );
\notcollision_i_40__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => Q(8),
      I2 => Q(9),
      I3 => \^sprite_x_reg[15]_0\(4),
      O => \notcollision_i_40__12_n_0\
    );
\notcollision_i_46__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => Q(6),
      I2 => Q(7),
      I3 => \^sprite_x_reg[15]_0\(2),
      O => \notcollision_i_46__3_n_0\
    );
\notcollision_i_47__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^shoot_x\(3),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^sprite_x_reg[15]_0\(0),
      O => \notcollision_i_47__3_n_0\
    );
\notcollision_i_48__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^shoot_x\(1),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \^shoot_x\(2),
      O => \notcollision_i_48__3_n_0\
    );
\notcollision_i_49__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^d\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^shoot_x\(0),
      O => \notcollision_i_49__3_n_0\
    );
\notcollision_i_51__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(3),
      I1 => Q(4),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => Q(5),
      O => \notcollision_i_51__3_n_0\
    );
\notcollision_i_52__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(1),
      I1 => Q(2),
      I2 => \^shoot_x\(2),
      I3 => Q(3),
      O => \notcollision_i_52__3_n_0\
    );
\notcollision_i_53__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(0),
      I1 => Q(0),
      I2 => \^shoot_x\(0),
      I3 => Q(1),
      O => \notcollision_i_53__3_n_0\
    );
\notcollision_i_55__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^shoot_x\(5),
      O => \notcollision_i_55__3_n_0\
    );
notcollision_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \notcollision_i_1__3_n_0\,
      Q => \^notcollision_3\,
      R => '0'
    );
\notcollision_reg_i_19__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_36__3_n_0\,
      CO(3) => \notcollision_reg_i_19__3_n_0\,
      CO(2) => \notcollision_reg_i_19__3_n_1\,
      CO(1) => \notcollision_reg_i_19__3_n_2\,
      CO(0) => \notcollision_reg_i_19__3_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_37__3_n_0\,
      DI(2) => \notcollision_i_38__3_n_0\,
      DI(1) => \notcollision_i_39__3_n_0\,
      DI(0) => \notcollision_i_40__12_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_19__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \notcollision_reg_i_4__3_0\(3 downto 0)
    );
\notcollision_reg_i_20__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_45__3_n_0\,
      CO(3) => notcollision3(16),
      CO(2) => \NLW_notcollision_reg_i_20__3_CO_UNCONNECTED\(2),
      CO(1) => \notcollision_reg_i_20__3_n_2\,
      CO(0) => \notcollision_reg_i_20__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_notcollision_reg_i_20__3_O_UNCONNECTED\(3),
      O(2 downto 0) => \^sprite_x_reg[15]_0\(10 downto 8),
      S(3) => '1',
      S(2 downto 0) => \^shoot_x\(14 downto 12)
    );
\notcollision_reg_i_36__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_36__3_n_0\,
      CO(2) => \notcollision_reg_i_36__3_n_1\,
      CO(1) => \notcollision_reg_i_36__3_n_2\,
      CO(0) => \notcollision_reg_i_36__3_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision_i_46__3_n_0\,
      DI(2) => \notcollision_i_47__3_n_0\,
      DI(1) => \notcollision_i_48__3_n_0\,
      DI(0) => \notcollision_i_49__3_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_36__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_reg_i_19__3_0\(0),
      S(2) => \notcollision_i_51__3_n_0\,
      S(1) => \notcollision_i_52__3_n_0\,
      S(0) => \notcollision_i_53__3_n_0\
    );
\notcollision_reg_i_45__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_54__3_n_0\,
      CO(3) => \notcollision_reg_i_45__3_n_0\,
      CO(2) => \notcollision_reg_i_45__3_n_1\,
      CO(1) => \notcollision_reg_i_45__3_n_2\,
      CO(0) => \notcollision_reg_i_45__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sprite_x_reg[15]_0\(7 downto 4),
      S(3 downto 0) => \^shoot_x\(11 downto 8)
    );
\notcollision_reg_i_4__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_19__3_n_0\,
      CO(3 downto 1) => \NLW_notcollision_reg_i_4__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => notcollision2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => notcollision3(16),
      O(3 downto 0) => \NLW_notcollision_reg_i_4__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \notcollision_i_21__3_n_0\
    );
\notcollision_reg_i_54__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_54__3_n_0\,
      CO(2) => \notcollision_reg_i_54__3_n_1\,
      CO(1) => \notcollision_reg_i_54__3_n_2\,
      CO(0) => \notcollision_reg_i_54__3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^shoot_x\(5),
      DI(0) => '0',
      O(3 downto 0) => \^sprite_x_reg[15]_0\(3 downto 0),
      S(3 downto 2) => \^shoot_x\(7 downto 6),
      S(1) => \notcollision_i_55__3_n_0\,
      S(0) => \^shoot_x\(4)
    );
\shoot_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF008080FF000000"
    )
        port map (
      I0 => \shoot_i_2__1_n_0\,
      I1 => \shoot_i_3__1_n_0\,
      I2 => \shoot_i_4__1_n_0\,
      I3 => \^shoot_signal_e5\,
      I4 => \shoot_i_5__1_n_0\,
      I5 => \^notcollision_3\,
      O => \shoot_i_1__1_n_0\
    );
\shoot_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^shoot_x\(9),
      I1 => \^shoot_x\(10),
      I2 => \^shoot_x\(11),
      I3 => \^shoot_x\(12),
      I4 => \^shoot_x\(14),
      I5 => \^shoot_x\(13),
      O => \shoot_i_2__1_n_0\
    );
\shoot_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \^shoot_x\(2),
      I1 => \^shoot_x\(1),
      I2 => \^shoot_x\(4),
      I3 => \^shoot_x\(3),
      I4 => \shoot_i_6__1_n_0\,
      O => \shoot_i_3__1_n_0\
    );
\shoot_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^shoot_x\(0),
      O => \shoot_i_4__1_n_0\
    );
\shoot_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sprite_x_direction_i_2__3_n_0\,
      I1 => \sprite_x_direction_i_3__3_n_0\,
      O => \shoot_i_5__1_n_0\
    );
\shoot_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^shoot_x\(8),
      I1 => \^shoot_x\(7),
      I2 => \^shoot_x\(6),
      I3 => \^shoot_x\(5),
      O => \shoot_i_6__1_n_0\
    );
shoot_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \shoot_i_1__1_n_0\,
      Q => \^shoot_signal_e5\,
      R => '0'
    );
\sprite_x[0]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(2),
      O => \sprite_x[0]_i_2__3_n_0\
    );
\sprite_x[0]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(1),
      O => \sprite_x[0]_i_3__3_n_0\
    );
\sprite_x[0]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(0),
      O => \sprite_x[0]_i_4__3_n_0\
    );
\sprite_x[0]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \sprite_x[0]_i_5__3_n_0\
    );
\sprite_x[12]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(14),
      O => \sprite_x[12]_i_2__3_n_0\
    );
\sprite_x[12]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(13),
      O => \sprite_x[12]_i_3__3_n_0\
    );
\sprite_x[12]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(12),
      O => \sprite_x[12]_i_4__3_n_0\
    );
\sprite_x[12]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(11),
      O => \sprite_x[12]_i_5__3_n_0\
    );
\sprite_x[4]_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^shoot_x\(3),
      O => \sprite_x_reg[4]_0\(2)
    );
\sprite_x[4]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(6),
      O => \sprite_x[4]_i_2__7_n_0\
    );
\sprite_x[4]_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^shoot_x\(2),
      O => \sprite_x_reg[4]_0\(1)
    );
\sprite_x[4]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(5),
      O => \sprite_x[4]_i_3__7_n_0\
    );
\sprite_x[4]_i_4__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^shoot_x\(1),
      O => \sprite_x_reg[4]_0\(0)
    );
\sprite_x[4]_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(4),
      O => \sprite_x[4]_i_4__8_n_0\
    );
\sprite_x[4]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(3),
      O => \sprite_x[4]_i_5__4_n_0\
    );
\sprite_x[8]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(10),
      O => \sprite_x[8]_i_2__3_n_0\
    );
\sprite_x[8]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(9),
      O => \sprite_x[8]_i_3__4_n_0\
    );
\sprite_x[8]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(8),
      O => \sprite_x[8]_i_4__3_n_0\
    );
\sprite_x[8]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(7),
      O => \sprite_x[8]_i_5__4_n_0\
    );
\sprite_x_direction_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \sprite_x_direction_i_2__3_n_0\,
      I2 => \sprite_x_direction_i_3__3_n_0\,
      O => \sprite_x_direction_i_1__3_n_0\
    );
\sprite_x_direction_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \sprite_x_direction_i_4__3_n_0\,
      I1 => \^shoot_x\(0),
      I2 => \^d\(0),
      I3 => \^shoot_x\(2),
      I4 => \^shoot_x\(1),
      I5 => \sprite_x_direction_i_5__3_n_0\,
      O => \sprite_x_direction_i_2__3_n_0\
    );
\sprite_x_direction_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \sprite_x_direction_i_6__3_n_0\,
      I1 => \^shoot_x\(0),
      I2 => \^d\(0),
      I3 => \^shoot_x\(2),
      I4 => \^shoot_x\(1),
      I5 => \sprite_x_direction_i_7__3_n_0\,
      O => \sprite_x_direction_i_3__3_n_0\
    );
\sprite_x_direction_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^shoot_x\(6),
      I1 => \^shoot_x\(5),
      I2 => \^shoot_x\(4),
      I3 => \^shoot_x\(3),
      O => \sprite_x_direction_i_4__3_n_0\
    );
\sprite_x_direction_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \sprite_x_direction_i_8__2_n_0\,
      I1 => \^shoot_x\(7),
      I2 => \^shoot_x\(8),
      I3 => \^shoot_x\(9),
      I4 => \^shoot_x\(10),
      O => \sprite_x_direction_i_5__3_n_0\
    );
\sprite_x_direction_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^shoot_x\(6),
      I1 => \^shoot_x\(5),
      I2 => \^shoot_x\(4),
      I3 => \^shoot_x\(3),
      O => \sprite_x_direction_i_6__3_n_0\
    );
\sprite_x_direction_i_7__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \sprite_x_direction_i_8__2_n_0\,
      I1 => \^shoot_x\(7),
      I2 => \^shoot_x\(8),
      I3 => \^shoot_x\(9),
      I4 => \^shoot_x\(10),
      O => \sprite_x_direction_i_7__3_n_0\
    );
\sprite_x_direction_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^shoot_x\(14),
      I1 => \^shoot_x\(13),
      I2 => \^shoot_x\(12),
      I3 => \^shoot_x\(11),
      O => \sprite_x_direction_i_8__2_n_0\
    );
sprite_x_direction_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_direction_i_1__3_n_0\,
      Q => sprite_x_direction,
      R => '0'
    );
\sprite_x_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__3_n_7\,
      Q => \^d\(0),
      R => '0'
    );
\sprite_x_reg[0]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[0]_i_1__3_n_0\,
      CO(2) => \sprite_x_reg[0]_i_1__3_n_1\,
      CO(1) => \sprite_x_reg[0]_i_1__3_n_2\,
      CO(0) => \sprite_x_reg[0]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => '1',
      O(3) => \sprite_x_reg[0]_i_1__3_n_4\,
      O(2) => \sprite_x_reg[0]_i_1__3_n_5\,
      O(1) => \sprite_x_reg[0]_i_1__3_n_6\,
      O(0) => \sprite_x_reg[0]_i_1__3_n_7\,
      S(3) => \sprite_x[0]_i_2__3_n_0\,
      S(2) => \sprite_x[0]_i_3__3_n_0\,
      S(1) => \sprite_x[0]_i_4__3_n_0\,
      S(0) => \sprite_x[0]_i_5__3_n_0\
    );
\sprite_x_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__3_n_5\,
      Q => \^shoot_x\(9),
      R => '0'
    );
\sprite_x_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__3_n_4\,
      Q => \^shoot_x\(10),
      R => '0'
    );
\sprite_x_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__3_n_7\,
      Q => \^shoot_x\(11),
      R => '0'
    );
\sprite_x_reg[12]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[8]_i_1__3_n_0\,
      CO(3) => \NLW_sprite_x_reg[12]_i_1__3_CO_UNCONNECTED\(3),
      CO(2) => \sprite_x_reg[12]_i_1__3_n_1\,
      CO(1) => \sprite_x_reg[12]_i_1__3_n_2\,
      CO(0) => \sprite_x_reg[12]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[12]_i_1__3_n_4\,
      O(2) => \sprite_x_reg[12]_i_1__3_n_5\,
      O(1) => \sprite_x_reg[12]_i_1__3_n_6\,
      O(0) => \sprite_x_reg[12]_i_1__3_n_7\,
      S(3) => \sprite_x[12]_i_2__3_n_0\,
      S(2) => \sprite_x[12]_i_3__3_n_0\,
      S(1) => \sprite_x[12]_i_4__3_n_0\,
      S(0) => \sprite_x[12]_i_5__3_n_0\
    );
\sprite_x_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__3_n_6\,
      Q => \^shoot_x\(12),
      R => '0'
    );
\sprite_x_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__3_n_5\,
      Q => \^shoot_x\(13),
      R => '0'
    );
\sprite_x_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__3_n_4\,
      Q => \^shoot_x\(14),
      R => '0'
    );
\sprite_x_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__3_n_6\,
      Q => \^shoot_x\(0),
      R => '0'
    );
\sprite_x_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__3_n_5\,
      Q => \^shoot_x\(1),
      R => '0'
    );
\sprite_x_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__3_n_4\,
      Q => \^shoot_x\(2),
      R => '0'
    );
\sprite_x_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__3_n_7\,
      Q => \^shoot_x\(3),
      R => '0'
    );
\sprite_x_reg[4]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[0]_i_1__3_n_0\,
      CO(3) => \sprite_x_reg[4]_i_1__3_n_0\,
      CO(2) => \sprite_x_reg[4]_i_1__3_n_1\,
      CO(1) => \sprite_x_reg[4]_i_1__3_n_2\,
      CO(0) => \sprite_x_reg[4]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[4]_i_1__3_n_4\,
      O(2) => \sprite_x_reg[4]_i_1__3_n_5\,
      O(1) => \sprite_x_reg[4]_i_1__3_n_6\,
      O(0) => \sprite_x_reg[4]_i_1__3_n_7\,
      S(3) => \sprite_x[4]_i_2__7_n_0\,
      S(2) => \sprite_x[4]_i_3__7_n_0\,
      S(1) => \sprite_x[4]_i_4__8_n_0\,
      S(0) => \sprite_x[4]_i_5__4_n_0\
    );
\sprite_x_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__3_n_6\,
      Q => \^shoot_x\(4),
      R => '0'
    );
\sprite_x_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__3_n_5\,
      Q => \^shoot_x\(5),
      R => '0'
    );
\sprite_x_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__3_n_4\,
      Q => \^shoot_x\(6),
      R => '0'
    );
\sprite_x_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__3_n_7\,
      Q => \^shoot_x\(7),
      R => '0'
    );
\sprite_x_reg[8]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[4]_i_1__3_n_0\,
      CO(3) => \sprite_x_reg[8]_i_1__3_n_0\,
      CO(2) => \sprite_x_reg[8]_i_1__3_n_1\,
      CO(1) => \sprite_x_reg[8]_i_1__3_n_2\,
      CO(0) => \sprite_x_reg[8]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[8]_i_1__3_n_4\,
      O(2) => \sprite_x_reg[8]_i_1__3_n_5\,
      O(1) => \sprite_x_reg[8]_i_1__3_n_6\,
      O(0) => \sprite_x_reg[8]_i_1__3_n_7\,
      S(3) => \sprite_x[8]_i_2__3_n_0\,
      S(2) => \sprite_x[8]_i_3__4_n_0\,
      S(1) => \sprite_x[8]_i_4__3_n_0\,
      S(0) => \sprite_x[8]_i_5__4_n_0\
    );
\sprite_x_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__3_n_6\,
      Q => \^shoot_x\(8),
      R => '0'
    );
\sprite_y[3]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^shoot_signal_e5\,
      I1 => \sprite_y_reg[3]\,
      O => shoot_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile is
  port (
    finish_13 : out STD_LOGIC;
    \sprite_y_reg[1]_0\ : out STD_LOGIC;
    \sprite_y_reg[0]_0\ : out STD_LOGIC;
    \sprite_y_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_reg[6]_1\ : out STD_LOGIC;
    \sprite_y_reg[5]_0\ : out STD_LOGIC;
    \sprite_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_x_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[9]_0\ : out STD_LOGIC;
    \sprite_y_reg[8]_0\ : out STD_LOGIC;
    \sprite_y_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y_reg[2]_0\ : out STD_LOGIC;
    \sprite_y_reg[3]_0\ : out STD_LOGIC;
    \sprite_y_reg[14]_0\ : out STD_LOGIC;
    \sprite_y_reg[15]_0\ : out STD_LOGIC;
    \sprite_y_reg[12]_0\ : out STD_LOGIC;
    \sprite_y_reg[13]_0\ : out STD_LOGIC;
    \sprite_y_reg[10]_0\ : out STD_LOGIC;
    \sprite_y_reg[11]_0\ : out STD_LOGIC;
    \sprite_y_reg[6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[14]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sx_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[10]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[14]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \life_control_reg[1]\ : out STD_LOGIC;
    \life_control_reg[0]\ : out STD_LOGIC;
    \life_control_reg[0]_0\ : out STD_LOGIC;
    v_sync : in STD_LOGIC;
    shoot_signal_e1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \bias_reg[3]_i_1146_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \bias_reg[3]_i_2925\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2480\ : in STD_LOGIC;
    \bias_reg[3]_i_2480_0\ : in STD_LOGIC;
    \bias_reg[3]_i_2489_0\ : in STD_LOGIC;
    \bias_reg[3]_i_2489_1\ : in STD_LOGIC;
    \bias_reg[3]_i_1137\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1126\ : in STD_LOGIC;
    \bias_reg[3]_i_1126_0\ : in STD_LOGIC;
    \sprite_y_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1851_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1851_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1146_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_638_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_302\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    life_control0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    life_control268_in : in STD_LOGIC;
    \life_control_reg[0]_1\ : in STD_LOGIC;
    \life_control_reg[2]_i_6_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    shoot_x : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \life_control_reg[1]_0\ : in STD_LOGIC;
    \life_control_reg[0]_2\ : in STD_LOGIC;
    \life_control_reg[2]\ : in STD_LOGIC;
    sprite_e1_x : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_x_reg[4]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile : entity is "sprite_compositor_e_projectile";
end design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile is
  signal \bias[3]_i_1856_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1857_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1858_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1859_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2494_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2495_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2496_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2497_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2929_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2930_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2931_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2932_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1146_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1146_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1146_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1146_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_1851_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1851_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1851_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1851_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2489_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2489_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2489_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2489_n_3\ : STD_LOGIC;
  signal life_control3 : STD_LOGIC;
  signal life_control469_in : STD_LOGIC;
  signal \life_control[2]_i_102_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_103_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_106_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_107_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_16_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_17_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_18_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_19_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_20_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_21_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_22_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_23_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_24_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_25_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_2_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_46_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_47_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_48_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_49_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_50_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_51_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_52_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_53_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_55_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_56_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_57_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_58_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_59_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_60_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_61_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_62_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_63_n_0\ : STD_LOGIC;
  signal \life_control_reg[2]_i_12_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_12_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_12_n_3\ : STD_LOGIC;
  signal \life_control_reg[2]_i_15_n_0\ : STD_LOGIC;
  signal \life_control_reg[2]_i_15_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_15_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_15_n_3\ : STD_LOGIC;
  signal \life_control_reg[2]_i_45_n_0\ : STD_LOGIC;
  signal \life_control_reg[2]_i_45_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_45_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_45_n_3\ : STD_LOGIC;
  signal \life_control_reg[2]_i_6_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_6_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_6_n_3\ : STD_LOGIC;
  signal sprite_x0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \sprite_x_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sprite_x_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal sprite_y20_in : STD_LOGIC;
  signal \sprite_y[11]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_3_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_4_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_5_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_3_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_4_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_5_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_6_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_3_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_4_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_6_n_0\ : STD_LOGIC;
  signal \sprite_y[4]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_3_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_4_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_5_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_10_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_11_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_12_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_13_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_14_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_15_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_16_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_17_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_18_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_19_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_20_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_21_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_22_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_23_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_24_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_25_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_3_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_4_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_6_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_7_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_9_n_0\ : STD_LOGIC;
  signal \^sprite_y_reg[0]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[10]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[11]_0\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[12]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[13]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[14]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[15]_0\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[1]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[2]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[3]_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[5]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[6]_1\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[7]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sprite_y_reg[7]_i_5_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_5_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8_n_3\ : STD_LOGIC;
  signal \^sprite_y_reg[8]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[9]_0\ : STD_LOGIC;
  signal \NLW_bias_reg[3]_i_1146_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1851_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2489_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_638_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_638_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_45_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_x_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sprite_x_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_y_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_y_reg[7]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_y_reg[7]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \life_control[1]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \life_control[2]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \life_control[2]_i_24\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \life_control[2]_i_63\ : label is "soft_lutpair144";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_15\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_45\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_6\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sprite_x_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \sprite_y[7]_i_17\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sprite_y[7]_i_3\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sprite_y[7]_i_4\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sprite_y[7]_i_6\ : label is "soft_lutpair146";
  attribute ADDER_THRESHOLD of \sprite_y_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[6]_i_1\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \sprite_y_reg[7]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \sprite_y_reg[7]_i_8\ : label is 11;
begin
  \sprite_x_reg[15]_0\(15 downto 0) <= \^sprite_x_reg[15]_0\(15 downto 0);
  \sprite_y_reg[0]_0\ <= \^sprite_y_reg[0]_0\;
  \sprite_y_reg[10]_0\ <= \^sprite_y_reg[10]_0\;
  \sprite_y_reg[11]_0\ <= \^sprite_y_reg[11]_0\;
  \sprite_y_reg[12]_0\ <= \^sprite_y_reg[12]_0\;
  \sprite_y_reg[13]_0\ <= \^sprite_y_reg[13]_0\;
  \sprite_y_reg[14]_0\ <= \^sprite_y_reg[14]_0\;
  \sprite_y_reg[15]_0\ <= \^sprite_y_reg[15]_0\;
  \sprite_y_reg[1]_0\ <= \^sprite_y_reg[1]_0\;
  \sprite_y_reg[2]_0\ <= \^sprite_y_reg[2]_0\;
  \sprite_y_reg[3]_0\ <= \^sprite_y_reg[3]_0\;
  \sprite_y_reg[5]_0\ <= \^sprite_y_reg[5]_0\;
  \sprite_y_reg[6]_1\ <= \^sprite_y_reg[6]_1\;
  \sprite_y_reg[7]_0\(1 downto 0) <= \^sprite_y_reg[7]_0\(1 downto 0);
  \sprite_y_reg[8]_0\ <= \^sprite_y_reg[8]_0\;
  \sprite_y_reg[9]_0\ <= \^sprite_y_reg[9]_0\;
\bias[3]_i_1131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_1146_0\(11),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => \bias_reg[3]_i_1146_0\(12),
      O => \sprite_x_reg[14]_0\(3)
    );
\bias[3]_i_1132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_1146_0\(9),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => \bias_reg[3]_i_1146_0\(10),
      O => \sprite_x_reg[14]_0\(2)
    );
\bias[3]_i_1133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_1146_0\(7),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \bias_reg[3]_i_1146_0\(8),
      O => \sprite_x_reg[14]_0\(1)
    );
\bias[3]_i_1134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_1146_0\(5),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \bias_reg[3]_i_1146_0\(6),
      O => \sprite_x_reg[14]_0\(0)
    );
\bias[3]_i_1142\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => Q(11),
      I2 => \^sprite_y_reg[15]_0\,
      I3 => Q(12),
      O => \sprite_y_reg[14]_1\(3)
    );
\bias[3]_i_1143\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => Q(9),
      I2 => \^sprite_y_reg[13]_0\,
      I3 => Q(10),
      O => \sprite_y_reg[14]_1\(2)
    );
\bias[3]_i_1144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => Q(7),
      I2 => \^sprite_y_reg[11]_0\,
      I3 => Q(8),
      O => \sprite_y_reg[14]_1\(1)
    );
\bias[3]_i_1145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => Q(5),
      I2 => \^sprite_y_reg[9]_0\,
      I3 => Q(6),
      O => \sprite_y_reg[14]_1\(0)
    );
\bias[3]_i_1827\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \bias_reg[3]_i_1146_0\(3),
      I2 => \bias_reg[3]_i_1146_0\(4),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \sprite_x_reg[4]_0\(0)
    );
\bias[3]_i_1830\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \bias_reg[3]_i_2489_0\,
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \bias_reg[3]_i_2489_1\,
      O => \sprite_x_reg[6]_0\(2)
    );
\bias[3]_i_1832\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_1126_0\,
      I2 => \^sprite_x_reg[15]_0\(2),
      I3 => \bias_reg[3]_i_1146_0\(2),
      O => \sprite_x_reg[6]_0\(1)
    );
\bias[3]_i_1833\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1146_0\(1),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \bias_reg[3]_i_1126\,
      O => \sprite_x_reg[6]_0\(0)
    );
\bias[3]_i_1839\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => Q(11),
      I2 => \^sprite_y_reg[15]_0\,
      I3 => Q(12),
      O => \sprite_y_reg[14]_2\(3)
    );
\bias[3]_i_1840\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => Q(10),
      I2 => \^sprite_y_reg[14]_0\,
      I3 => Q(11),
      O => \sprite_y_reg[14]_2\(2)
    );
\bias[3]_i_1841\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => Q(9),
      I2 => \^sprite_y_reg[13]_0\,
      I3 => Q(10),
      O => \sprite_y_reg[14]_2\(1)
    );
\bias[3]_i_1842\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => Q(8),
      I2 => \^sprite_y_reg[12]_0\,
      I3 => Q(9),
      O => \sprite_y_reg[14]_2\(0)
    );
\bias[3]_i_1844\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(0),
      I1 => Q(3),
      I2 => \^sprite_y_reg[5]_0\,
      I3 => \bias_reg[3]_i_2480\,
      O => \sprite_y_reg[4]_0\(2)
    );
\bias[3]_i_1845\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_y_reg[3]_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^sprite_y_reg[2]_0\,
      O => \sprite_y_reg[4]_0\(1)
    );
\bias[3]_i_1846\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => \bias_reg[3]_i_1137\(0),
      I2 => Q(0),
      I3 => \^sprite_y_reg[0]_0\,
      O => \sprite_y_reg[4]_0\(0)
    );
\bias[3]_i_1847\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => Q(4),
      I2 => \^sprite_y_reg[7]_0\(1),
      I3 => \bias_reg[3]_i_2480_0\,
      O => \sprite_y_reg[6]_2\(0)
    );
\bias[3]_i_1856\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_1146_0\(11),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => \bias_reg[3]_i_1146_0\(12),
      O => \bias[3]_i_1856_n_0\
    );
\bias[3]_i_1857\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1146_0\(10),
      I2 => \^sprite_x_reg[15]_0\(14),
      I3 => \bias_reg[3]_i_1146_0\(11),
      O => \bias[3]_i_1857_n_0\
    );
\bias[3]_i_1858\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_1146_0\(9),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => \bias_reg[3]_i_1146_0\(10),
      O => \bias[3]_i_1858_n_0\
    );
\bias[3]_i_1859\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1146_0\(8),
      I2 => \^sprite_x_reg[15]_0\(12),
      I3 => \bias_reg[3]_i_1146_0\(9),
      O => \bias[3]_i_1859_n_0\
    );
\bias[3]_i_2485\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => Q(7),
      I2 => \^sprite_y_reg[11]_0\,
      I3 => Q(8),
      O => \sprite_y_reg[10]_1\(3)
    );
\bias[3]_i_2486\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => Q(6),
      I2 => \^sprite_y_reg[10]_0\,
      I3 => Q(7),
      O => \sprite_y_reg[10]_1\(2)
    );
\bias[3]_i_2487\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => Q(5),
      I2 => \^sprite_y_reg[9]_0\,
      I3 => Q(6),
      O => \sprite_y_reg[10]_1\(1)
    );
\bias[3]_i_2488\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => \bias_reg[3]_i_2480_0\,
      I2 => \^sprite_y_reg[8]_0\,
      I3 => Q(5),
      O => \sprite_y_reg[10]_1\(0)
    );
\bias[3]_i_2494\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_1146_0\(7),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \bias_reg[3]_i_1146_0\(8),
      O => \bias[3]_i_2494_n_0\
    );
\bias[3]_i_2495\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1146_0\(6),
      I2 => \^sprite_x_reg[15]_0\(10),
      I3 => \bias_reg[3]_i_1146_0\(7),
      O => \bias[3]_i_2495_n_0\
    );
\bias[3]_i_2496\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_1146_0\(5),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \bias_reg[3]_i_1146_0\(6),
      O => \bias[3]_i_2496_n_0\
    );
\bias[3]_i_2497\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_2489_1\,
      I2 => \^sprite_x_reg[15]_0\(8),
      I3 => \bias_reg[3]_i_1146_0\(5),
      O => \bias[3]_i_2497_n_0\
    );
\bias[3]_i_2921\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => Q(4),
      I2 => \^sprite_y_reg[7]_0\(1),
      I3 => \bias_reg[3]_i_2480_0\,
      O => \sprite_y_reg[6]_0\(2)
    );
\bias[3]_i_2922\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => Q(4),
      I2 => \^sprite_y_reg[5]_0\,
      O => \sprite_y_reg[6]_0\(1)
    );
\bias[3]_i_2923\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => \bias_reg[3]_i_2480\,
      O => \sprite_y_reg[6]_0\(0)
    );
\bias[3]_i_2929\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \bias_reg[3]_i_2489_0\,
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \bias_reg[3]_i_2489_1\,
      O => \bias[3]_i_2929_n_0\
    );
\bias[3]_i_2930\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1146_0\(4),
      I2 => \^sprite_x_reg[15]_0\(6),
      I3 => \bias_reg[3]_i_2489_0\,
      O => \bias[3]_i_2930_n_0\
    );
\bias[3]_i_2931\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1146_0\(4),
      I2 => \^sprite_x_reg[15]_0\(4),
      O => \bias[3]_i_2931_n_0\
    );
\bias[3]_i_2932\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \bias_reg[3]_i_1146_0\(3),
      O => \bias[3]_i_2932_n_0\
    );
\bias[3]_i_3146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_2925\(0),
      O => \sprite_x_reg[3]_0\(3)
    );
\bias[3]_i_3147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_1146_0\(2),
      O => \sprite_x_reg[3]_0\(2)
    );
\bias[3]_i_3148\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1146_0\(1),
      O => \sprite_x_reg[3]_0\(1)
    );
\bias[3]_i_3149\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \bias_reg[3]_i_1146_0\(0),
      O => \sprite_x_reg[3]_0\(0)
    );
\bias_reg[3]_i_1146\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1851_n_0\,
      CO(3) => \bias_reg[3]_i_1146_n_0\,
      CO(2) => \bias_reg[3]_i_1146_n_1\,
      CO(1) => \bias_reg[3]_i_1146_n_2\,
      CO(0) => \bias_reg[3]_i_1146_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bias_reg[3]_i_638_0\(3 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1146_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_1856_n_0\,
      S(2) => \bias[3]_i_1857_n_0\,
      S(1) => \bias[3]_i_1858_n_0\,
      S(0) => \bias[3]_i_1859_n_0\
    );
\bias_reg[3]_i_1851\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2489_n_0\,
      CO(3) => \bias_reg[3]_i_1851_n_0\,
      CO(2) => \bias_reg[3]_i_1851_n_1\,
      CO(1) => \bias_reg[3]_i_1851_n_2\,
      CO(0) => \bias_reg[3]_i_1851_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bias_reg[3]_i_1146_1\(3 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1851_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2494_n_0\,
      S(2) => \bias[3]_i_2495_n_0\,
      S(1) => \bias[3]_i_2496_n_0\,
      S(0) => \bias[3]_i_2497_n_0\
    );
\bias_reg[3]_i_2489\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1851_0\(0),
      CO(3) => \bias_reg[3]_i_2489_n_0\,
      CO(2) => \bias_reg[3]_i_2489_n_1\,
      CO(1) => \bias_reg[3]_i_2489_n_2\,
      CO(0) => \bias_reg[3]_i_2489_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \bias_reg[3]_i_1851_1\(2 downto 0),
      DI(0) => \^sprite_x_reg[15]_0\(4),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2489_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2929_n_0\,
      S(2) => \bias[3]_i_2930_n_0\,
      S(1) => \bias[3]_i_2931_n_0\,
      S(0) => \bias[3]_i_2932_n_0\
    );
\bias_reg[3]_i_638\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1146_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_638_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_sx_reg[15]\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bias_reg[3]_i_638_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_302\(0)
    );
finish_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y[15]_i_1_n_0\,
      Q => finish_13,
      R => '0'
    );
\life_control[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \life_control[2]_i_2_n_0\,
      I1 => \life_control_reg[0]_2\,
      O => \life_control_reg[0]_0\
    );
\life_control[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \life_control_reg[0]_2\,
      I1 => \life_control[2]_i_2_n_0\,
      I2 => \life_control_reg[1]_0\,
      O => \life_control_reg[0]\
    );
\life_control[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF10"
    )
        port map (
      I0 => \life_control_reg[1]_0\,
      I1 => \life_control_reg[0]_2\,
      I2 => \life_control[2]_i_2_n_0\,
      I3 => \life_control_reg[2]\,
      O => \life_control_reg[1]\
    );
\life_control[2]_i_102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \^sprite_x_reg[15]_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => p_0_in(2),
      O => \life_control[2]_i_102_n_0\
    );
\life_control[2]_i_103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \life_control_reg[2]_i_6_0\(4),
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => p_0_in(0),
      O => \life_control[2]_i_103_n_0\
    );
\life_control[2]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \^sprite_x_reg[15]_0\(6),
      I2 => p_0_in(2),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \life_control[2]_i_106_n_0\
    );
\life_control[2]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \life_control_reg[2]_i_6_0\(4),
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => p_0_in(0),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \life_control[2]_i_107_n_0\
    );
\life_control[2]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => shoot_x(2),
      I2 => shoot_x(3),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \life_control[2]_i_16_n_0\
    );
\life_control[2]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => shoot_x(0),
      I2 => shoot_x(1),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \life_control[2]_i_17_n_0\
    );
\life_control[2]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \life_control_reg[2]_i_6_0\(10),
      I2 => \life_control_reg[2]_i_6_0\(11),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \life_control[2]_i_18_n_0\
    );
\life_control[2]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \life_control_reg[2]_i_6_0\(8),
      I2 => \life_control_reg[2]_i_6_0\(9),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \life_control[2]_i_19_n_0\
    );
\life_control[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => life_control0,
      I1 => CO(0),
      I2 => life_control268_in,
      I3 => life_control469_in,
      I4 => life_control3,
      I5 => \life_control_reg[0]_1\,
      O => \life_control[2]_i_2_n_0\
    );
\life_control[2]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => shoot_x(2),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => shoot_x(3),
      O => \life_control[2]_i_20_n_0\
    );
\life_control[2]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => shoot_x(0),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => shoot_x(1),
      O => \life_control[2]_i_21_n_0\
    );
\life_control[2]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \life_control_reg[2]_i_6_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \life_control_reg[2]_i_6_0\(11),
      O => \life_control[2]_i_22_n_0\
    );
\life_control[2]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \life_control_reg[2]_i_6_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \life_control_reg[2]_i_6_0\(9),
      O => \life_control[2]_i_23_n_0\
    );
\life_control[2]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => \^sprite_y_reg[11]_0\,
      I2 => \^sprite_y_reg[8]_0\,
      I3 => \^sprite_y_reg[6]_1\,
      O => \life_control[2]_i_24_n_0\
    );
\life_control[2]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => \^sprite_y_reg[7]_0\(0),
      I2 => \^sprite_y_reg[7]_0\(1),
      I3 => \^sprite_y_reg[9]_0\,
      I4 => \life_control[2]_i_63_n_0\,
      O => \life_control[2]_i_25_n_0\
    );
\life_control[2]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(9),
      I1 => \^sprite_x_reg[15]_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => p_0_in(10),
      O => \life_control[2]_i_46_n_0\
    );
\life_control[2]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(7),
      I1 => \^sprite_x_reg[15]_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => p_0_in(8),
      O => \life_control[2]_i_47_n_0\
    );
\life_control[2]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => p_0_in(6),
      O => \life_control[2]_i_48_n_0\
    );
\life_control[2]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \^sprite_x_reg[15]_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => p_0_in(4),
      O => \life_control[2]_i_49_n_0\
    );
\life_control[2]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(9),
      I1 => \^sprite_x_reg[15]_0\(14),
      I2 => p_0_in(10),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \life_control[2]_i_50_n_0\
    );
\life_control[2]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(7),
      I1 => \^sprite_x_reg[15]_0\(12),
      I2 => p_0_in(8),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \life_control[2]_i_51_n_0\
    );
\life_control[2]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => p_0_in(6),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \life_control[2]_i_52_n_0\
    );
\life_control[2]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \^sprite_x_reg[15]_0\(8),
      I2 => p_0_in(4),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \life_control[2]_i_53_n_0\
    );
\life_control[2]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \life_control_reg[2]_i_6_0\(6),
      I2 => \life_control_reg[2]_i_6_0\(7),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \life_control[2]_i_55_n_0\
    );
\life_control[2]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \life_control_reg[2]_i_6_0\(4),
      I2 => \life_control_reg[2]_i_6_0\(5),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \life_control[2]_i_56_n_0\
    );
\life_control[2]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \life_control_reg[2]_i_6_0\(2),
      I2 => \life_control_reg[2]_i_6_0\(3),
      I3 => \^sprite_x_reg[15]_0\(3),
      O => \life_control[2]_i_57_n_0\
    );
\life_control[2]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \life_control_reg[2]_i_6_0\(0),
      I2 => \life_control_reg[2]_i_6_0\(1),
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \life_control[2]_i_58_n_0\
    );
\life_control[2]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \life_control_reg[2]_i_6_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \life_control_reg[2]_i_6_0\(7),
      O => \life_control[2]_i_59_n_0\
    );
\life_control[2]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \life_control_reg[2]_i_6_0\(4),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => \life_control_reg[2]_i_6_0\(5),
      O => \life_control[2]_i_60_n_0\
    );
\life_control[2]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \life_control_reg[2]_i_6_0\(2),
      I2 => \^sprite_x_reg[15]_0\(3),
      I3 => \life_control_reg[2]_i_6_0\(3),
      O => \life_control[2]_i_61_n_0\
    );
\life_control[2]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \life_control_reg[2]_i_6_0\(0),
      I2 => \^sprite_x_reg[15]_0\(1),
      I3 => \life_control_reg[2]_i_6_0\(1),
      O => \life_control[2]_i_62_n_0\
    );
\life_control[2]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => \^sprite_y_reg[3]_0\,
      I2 => \^sprite_y_reg[0]_0\,
      I3 => \^sprite_y_reg[1]_0\,
      O => \life_control[2]_i_63_n_0\
    );
\life_control[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \life_control[2]_i_24_n_0\,
      I1 => \^sprite_y_reg[15]_0\,
      I2 => \^sprite_y_reg[14]_0\,
      I3 => \^sprite_y_reg[12]_0\,
      I4 => \^sprite_y_reg[13]_0\,
      I5 => \life_control[2]_i_25_n_0\,
      O => life_control3
    );
\life_control_reg[2]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \life_control_reg[2]_i_45_n_0\,
      CO(3) => \sprite_x_reg[14]_1\(0),
      CO(2) => \life_control_reg[2]_i_12_n_1\,
      CO(1) => \life_control_reg[2]_i_12_n_2\,
      CO(0) => \life_control_reg[2]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \life_control[2]_i_46_n_0\,
      DI(2) => \life_control[2]_i_47_n_0\,
      DI(1) => \life_control[2]_i_48_n_0\,
      DI(0) => \life_control[2]_i_49_n_0\,
      O(3 downto 0) => \NLW_life_control_reg[2]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_50_n_0\,
      S(2) => \life_control[2]_i_51_n_0\,
      S(1) => \life_control[2]_i_52_n_0\,
      S(0) => \life_control[2]_i_53_n_0\
    );
\life_control_reg[2]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \life_control_reg[2]_i_15_n_0\,
      CO(2) => \life_control_reg[2]_i_15_n_1\,
      CO(1) => \life_control_reg[2]_i_15_n_2\,
      CO(0) => \life_control_reg[2]_i_15_n_3\,
      CYINIT => '1',
      DI(3) => \life_control[2]_i_55_n_0\,
      DI(2) => \life_control[2]_i_56_n_0\,
      DI(1) => \life_control[2]_i_57_n_0\,
      DI(0) => \life_control[2]_i_58_n_0\,
      O(3 downto 0) => \NLW_life_control_reg[2]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_59_n_0\,
      S(2) => \life_control[2]_i_60_n_0\,
      S(1) => \life_control[2]_i_61_n_0\,
      S(0) => \life_control[2]_i_62_n_0\
    );
\life_control_reg[2]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \life_control_reg[2]_i_45_n_0\,
      CO(2) => \life_control_reg[2]_i_45_n_1\,
      CO(1) => \life_control_reg[2]_i_45_n_2\,
      CO(0) => \life_control_reg[2]_i_45_n_3\,
      CYINIT => '0',
      DI(3) => \life_control[2]_i_102_n_0\,
      DI(2) => \life_control[2]_i_103_n_0\,
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => \NLW_life_control_reg[2]_i_45_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_106_n_0\,
      S(2) => \life_control[2]_i_107_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
\life_control_reg[2]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \life_control_reg[2]_i_15_n_0\,
      CO(3) => life_control469_in,
      CO(2) => \life_control_reg[2]_i_6_n_1\,
      CO(1) => \life_control_reg[2]_i_6_n_2\,
      CO(0) => \life_control_reg[2]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \life_control[2]_i_16_n_0\,
      DI(2) => \life_control[2]_i_17_n_0\,
      DI(1) => \life_control[2]_i_18_n_0\,
      DI(0) => \life_control[2]_i_19_n_0\,
      O(3 downto 0) => \NLW_life_control_reg[2]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_20_n_0\,
      S(2) => \life_control[2]_i_21_n_0\,
      S(1) => \life_control[2]_i_22_n_0\,
      S(0) => \life_control[2]_i_23_n_0\
    );
\sprite_x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1_n_0\,
      D => sprite_e1_x(0),
      Q => \^sprite_x_reg[15]_0\(0),
      R => '0'
    );
\sprite_x_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1_n_0\,
      D => sprite_x0(10),
      Q => \^sprite_x_reg[15]_0\(10),
      R => '0'
    );
\sprite_x_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1_n_0\,
      D => sprite_x0(11),
      Q => \^sprite_x_reg[15]_0\(11),
      R => '0'
    );
\sprite_x_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1_n_0\,
      D => sprite_x0(12),
      Q => \^sprite_x_reg[15]_0\(12),
      R => '0'
    );
\sprite_x_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[8]_i_1_n_0\,
      CO(3) => \sprite_x_reg[12]_i_1_n_0\,
      CO(2) => \sprite_x_reg[12]_i_1_n_1\,
      CO(1) => \sprite_x_reg[12]_i_1_n_2\,
      CO(0) => \sprite_x_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sprite_x0(12 downto 9),
      S(3 downto 0) => sprite_e1_x(12 downto 9)
    );
\sprite_x_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1_n_0\,
      D => sprite_x0(13),
      Q => \^sprite_x_reg[15]_0\(13),
      R => '0'
    );
\sprite_x_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1_n_0\,
      D => sprite_x0(14),
      Q => \^sprite_x_reg[15]_0\(14),
      R => '0'
    );
\sprite_x_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1_n_0\,
      D => sprite_x0(15),
      Q => \^sprite_x_reg[15]_0\(15),
      R => '0'
    );
\sprite_x_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sprite_x_reg[15]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sprite_x_reg[15]_i_1_n_2\,
      CO(0) => \sprite_x_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sprite_x_reg[15]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => sprite_x0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => sprite_e1_x(15 downto 13)
    );
\sprite_x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1_n_0\,
      D => sprite_x0(1),
      Q => \^sprite_x_reg[15]_0\(1),
      R => '0'
    );
\sprite_x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1_n_0\,
      D => sprite_x0(2),
      Q => \^sprite_x_reg[15]_0\(2),
      R => '0'
    );
\sprite_x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1_n_0\,
      D => sprite_x0(3),
      Q => \^sprite_x_reg[15]_0\(3),
      R => '0'
    );
\sprite_x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1_n_0\,
      D => sprite_x0(4),
      Q => \^sprite_x_reg[15]_0\(4),
      R => '0'
    );
\sprite_x_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[4]_i_1_n_0\,
      CO(2) => \sprite_x_reg[4]_i_1_n_1\,
      CO(1) => \sprite_x_reg[4]_i_1_n_2\,
      CO(0) => \sprite_x_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => sprite_e1_x(4 downto 2),
      DI(0) => '0',
      O(3 downto 0) => sprite_x0(4 downto 1),
      S(3 downto 1) => \sprite_x_reg[4]_1\(2 downto 0),
      S(0) => sprite_e1_x(1)
    );
\sprite_x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1_n_0\,
      D => sprite_x0(5),
      Q => \^sprite_x_reg[15]_0\(5),
      R => '0'
    );
\sprite_x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1_n_0\,
      D => sprite_x0(6),
      Q => \^sprite_x_reg[15]_0\(6),
      R => '0'
    );
\sprite_x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1_n_0\,
      D => sprite_x0(7),
      Q => \^sprite_x_reg[15]_0\(7),
      R => '0'
    );
\sprite_x_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1_n_0\,
      D => sprite_x0(8),
      Q => \^sprite_x_reg[15]_0\(8),
      R => '0'
    );
\sprite_x_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[4]_i_1_n_0\,
      CO(3) => \sprite_x_reg[8]_i_1_n_0\,
      CO(2) => \sprite_x_reg[8]_i_1_n_1\,
      CO(1) => \sprite_x_reg[8]_i_1_n_2\,
      CO(0) => \sprite_x_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sprite_x0(8 downto 5),
      S(3 downto 0) => sprite_e1_x(8 downto 5)
    );
\sprite_x_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1_n_0\,
      D => sprite_x0(9),
      Q => \^sprite_x_reg[15]_0\(9),
      R => '0'
    );
\sprite_y[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => shoot_signal_e1,
      O => \sprite_y[11]_i_2_n_0\
    );
\sprite_y[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => shoot_signal_e1,
      O => \sprite_y[11]_i_3_n_0\
    );
\sprite_y[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => shoot_signal_e1,
      O => \sprite_y[11]_i_4_n_0\
    );
\sprite_y[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => shoot_signal_e1,
      O => \sprite_y[11]_i_5_n_0\
    );
\sprite_y[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \sprite_y[7]_i_2_n_0\,
      I1 => \sprite_y[7]_i_3_n_0\,
      I2 => \sprite_y[7]_i_4_n_0\,
      I3 => sprite_y20_in,
      I4 => \sprite_y[7]_i_6_n_0\,
      O => \sprite_y[15]_i_1_n_0\
    );
\sprite_y[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[15]_0\,
      I1 => shoot_signal_e1,
      O => \sprite_y[15]_i_3_n_0\
    );
\sprite_y[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => shoot_signal_e1,
      O => \sprite_y[15]_i_4_n_0\
    );
\sprite_y[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => shoot_signal_e1,
      O => \sprite_y[15]_i_5_n_0\
    );
\sprite_y[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => shoot_signal_e1,
      O => \sprite_y[15]_i_6_n_0\
    );
\sprite_y[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => shoot_signal_e1,
      O => \sprite_y[3]_i_2_n_0\
    );
\sprite_y[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[3]_0\,
      I1 => shoot_signal_e1,
      O => \sprite_y[3]_i_3_n_0\
    );
\sprite_y[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => shoot_signal_e1,
      O => \sprite_y[3]_i_4_n_0\
    );
\sprite_y[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sprite_y_reg[0]_0\,
      I1 => shoot_signal_e1,
      O => \sprite_y[3]_i_6_n_0\
    );
\sprite_y[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \sprite_y[7]_i_2_n_0\,
      I1 => \sprite_y[7]_i_3_n_0\,
      I2 => \sprite_y[7]_i_4_n_0\,
      I3 => sprite_y20_in,
      I4 => \sprite_y[7]_i_6_n_0\,
      I5 => \sprite_y_reg[6]_i_1_n_7\,
      O => \sprite_y[4]_i_1_n_0\
    );
\sprite_y[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => shoot_signal_e1,
      O => \sprite_y[6]_i_2_n_0\
    );
\sprite_y[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => shoot_signal_e1,
      O => \sprite_y[6]_i_3_n_0\
    );
\sprite_y[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => shoot_signal_e1,
      O => \sprite_y[6]_i_4_n_0\
    );
\sprite_y[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(0),
      I1 => shoot_signal_e1,
      O => \sprite_y[6]_i_5_n_0\
    );
\sprite_y[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \sprite_y[7]_i_2_n_0\,
      I1 => \sprite_y[7]_i_3_n_0\,
      I2 => \sprite_y[7]_i_4_n_0\,
      I3 => sprite_y20_in,
      I4 => \sprite_y[7]_i_6_n_0\,
      I5 => \sprite_y_reg[6]_i_1_n_4\,
      O => \sprite_y[7]_i_1_n_0\
    );
\sprite_y[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => shoot_signal_e1,
      I2 => \^sprite_y_reg[12]_0\,
      O => \sprite_y[7]_i_10_n_0\
    );
\sprite_y[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => shoot_signal_e1,
      I2 => \^sprite_y_reg[10]_0\,
      O => \sprite_y[7]_i_11_n_0\
    );
\sprite_y[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => shoot_signal_e1,
      I2 => \^sprite_y_reg[9]_0\,
      O => \sprite_y[7]_i_12_n_0\
    );
\sprite_y[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => shoot_signal_e1,
      I2 => \^sprite_y_reg[15]_0\,
      O => \sprite_y[7]_i_13_n_0\
    );
\sprite_y[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => shoot_signal_e1,
      I2 => \^sprite_y_reg[13]_0\,
      O => \sprite_y[7]_i_14_n_0\
    );
\sprite_y[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => shoot_signal_e1,
      I2 => \^sprite_y_reg[11]_0\,
      O => \sprite_y[7]_i_15_n_0\
    );
\sprite_y[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => shoot_signal_e1,
      I2 => \^sprite_y_reg[8]_0\,
      O => \sprite_y[7]_i_16_n_0\
    );
\sprite_y[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => shoot_signal_e1,
      I2 => \^sprite_y_reg[0]_0\,
      O => \sprite_y[7]_i_17_n_0\
    );
\sprite_y[7]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => \^sprite_y_reg[6]_1\,
      I2 => shoot_signal_e1,
      O => \sprite_y[7]_i_18_n_0\
    );
\sprite_y[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => shoot_signal_e1,
      O => \sprite_y[7]_i_19_n_0\
    );
\sprite_y[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A080A080A0A0A08"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => \^sprite_y_reg[8]_0\,
      I2 => shoot_signal_e1,
      I3 => \^sprite_y_reg[7]_0\(1),
      I4 => \^sprite_y_reg[6]_1\,
      I5 => \sprite_y[7]_i_7_n_0\,
      O => \sprite_y[7]_i_2_n_0\
    );
\sprite_y[7]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => shoot_signal_e1,
      I2 => \^sprite_y_reg[3]_0\,
      O => \sprite_y[7]_i_20_n_0\
    );
\sprite_y[7]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^sprite_y_reg[0]_0\,
      I1 => shoot_signal_e1,
      I2 => \^sprite_y_reg[1]_0\,
      O => \sprite_y[7]_i_21_n_0\
    );
\sprite_y[7]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => \^sprite_y_reg[6]_1\,
      I2 => shoot_signal_e1,
      O => \sprite_y[7]_i_22_n_0\
    );
\sprite_y[7]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CE"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(0),
      I1 => shoot_signal_e1,
      I2 => \^sprite_y_reg[5]_0\,
      O => \sprite_y[7]_i_23_n_0\
    );
\sprite_y[7]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[3]_0\,
      I1 => shoot_signal_e1,
      I2 => \^sprite_y_reg[2]_0\,
      O => \sprite_y[7]_i_24_n_0\
    );
\sprite_y[7]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => shoot_signal_e1,
      I2 => \^sprite_y_reg[0]_0\,
      O => \sprite_y[7]_i_25_n_0\
    );
\sprite_y[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => shoot_signal_e1,
      I2 => \^sprite_y_reg[10]_0\,
      O => \sprite_y[7]_i_3_n_0\
    );
\sprite_y[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => shoot_signal_e1,
      I2 => \^sprite_y_reg[12]_0\,
      O => \sprite_y[7]_i_4_n_0\
    );
\sprite_y[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[15]_0\,
      I1 => shoot_signal_e1,
      I2 => \^sprite_y_reg[14]_0\,
      O => \sprite_y[7]_i_6_n_0\
    );
\sprite_y[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000D"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => \sprite_y[7]_i_17_n_0\,
      I2 => \^sprite_y_reg[3]_0\,
      I3 => \^sprite_y_reg[5]_0\,
      I4 => \^sprite_y_reg[7]_0\(0),
      I5 => shoot_signal_e1,
      O => \sprite_y[7]_i_7_n_0\
    );
\sprite_y[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[15]_0\,
      I1 => shoot_signal_e1,
      I2 => \^sprite_y_reg[14]_0\,
      O => \sprite_y[7]_i_9_n_0\
    );
\sprite_y_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1_n_7\,
      Q => \^sprite_y_reg[0]_0\,
      R => \sprite_y[15]_i_1_n_0\
    );
\sprite_y_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1_n_5\,
      Q => \^sprite_y_reg[10]_0\,
      R => \sprite_y[15]_i_1_n_0\
    );
\sprite_y_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1_n_4\,
      Q => \^sprite_y_reg[11]_0\,
      R => \sprite_y[15]_i_1_n_0\
    );
\sprite_y_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[6]_i_1_n_0\,
      CO(3) => \sprite_y_reg[11]_i_1_n_0\,
      CO(2) => \sprite_y_reg[11]_i_1_n_1\,
      CO(1) => \sprite_y_reg[11]_i_1_n_2\,
      CO(0) => \sprite_y_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sprite_y_reg[11]_i_1_n_4\,
      O(2) => \sprite_y_reg[11]_i_1_n_5\,
      O(1) => \sprite_y_reg[11]_i_1_n_6\,
      O(0) => \sprite_y_reg[11]_i_1_n_7\,
      S(3) => \sprite_y[11]_i_2_n_0\,
      S(2) => \sprite_y[11]_i_3_n_0\,
      S(1) => \sprite_y[11]_i_4_n_0\,
      S(0) => \sprite_y[11]_i_5_n_0\
    );
\sprite_y_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2_n_7\,
      Q => \^sprite_y_reg[12]_0\,
      R => \sprite_y[15]_i_1_n_0\
    );
\sprite_y_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2_n_6\,
      Q => \^sprite_y_reg[13]_0\,
      R => \sprite_y[15]_i_1_n_0\
    );
\sprite_y_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2_n_5\,
      Q => \^sprite_y_reg[14]_0\,
      R => \sprite_y[15]_i_1_n_0\
    );
\sprite_y_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2_n_4\,
      Q => \^sprite_y_reg[15]_0\,
      R => \sprite_y[15]_i_1_n_0\
    );
\sprite_y_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[11]_i_1_n_0\,
      CO(3) => \NLW_sprite_y_reg[15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \sprite_y_reg[15]_i_2_n_1\,
      CO(1) => \sprite_y_reg[15]_i_2_n_2\,
      CO(0) => \sprite_y_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sprite_y_reg[15]_i_2_n_4\,
      O(2) => \sprite_y_reg[15]_i_2_n_5\,
      O(1) => \sprite_y_reg[15]_i_2_n_6\,
      O(0) => \sprite_y_reg[15]_i_2_n_7\,
      S(3) => \sprite_y[15]_i_3_n_0\,
      S(2) => \sprite_y[15]_i_4_n_0\,
      S(1) => \sprite_y[15]_i_5_n_0\,
      S(0) => \sprite_y[15]_i_6_n_0\
    );
\sprite_y_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1_n_6\,
      Q => \^sprite_y_reg[1]_0\,
      R => \sprite_y[15]_i_1_n_0\
    );
\sprite_y_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1_n_5\,
      Q => \^sprite_y_reg[2]_0\,
      R => \sprite_y[15]_i_1_n_0\
    );
\sprite_y_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1_n_4\,
      Q => \^sprite_y_reg[3]_0\,
      R => \sprite_y[15]_i_1_n_0\
    );
\sprite_y_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_reg[3]_i_1_n_0\,
      CO(2) => \sprite_y_reg[3]_i_1_n_1\,
      CO(1) => \sprite_y_reg[3]_i_1_n_2\,
      CO(0) => \sprite_y_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sprite_y[3]_i_2_n_0\,
      DI(0) => '0',
      O(3) => \sprite_y_reg[3]_i_1_n_4\,
      O(2) => \sprite_y_reg[3]_i_1_n_5\,
      O(1) => \sprite_y_reg[3]_i_1_n_6\,
      O(0) => \sprite_y_reg[3]_i_1_n_7\,
      S(3) => \sprite_y[3]_i_3_n_0\,
      S(2) => \sprite_y[3]_i_4_n_0\,
      S(1) => \sprite_y_reg[3]_1\(0),
      S(0) => \sprite_y[3]_i_6_n_0\
    );
\sprite_y_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y[4]_i_1_n_0\,
      Q => \^sprite_y_reg[7]_0\(0),
      R => '0'
    );
\sprite_y_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[6]_i_1_n_6\,
      Q => \^sprite_y_reg[5]_0\,
      R => \sprite_y[15]_i_1_n_0\
    );
\sprite_y_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[6]_i_1_n_5\,
      Q => \^sprite_y_reg[6]_1\,
      R => \sprite_y[15]_i_1_n_0\
    );
\sprite_y_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_1_n_0\,
      CO(3) => \sprite_y_reg[6]_i_1_n_0\,
      CO(2) => \sprite_y_reg[6]_i_1_n_1\,
      CO(1) => \sprite_y_reg[6]_i_1_n_2\,
      CO(0) => \sprite_y_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sprite_y_reg[6]_i_1_n_4\,
      O(2) => \sprite_y_reg[6]_i_1_n_5\,
      O(1) => \sprite_y_reg[6]_i_1_n_6\,
      O(0) => \sprite_y_reg[6]_i_1_n_7\,
      S(3) => \sprite_y[6]_i_2_n_0\,
      S(2) => \sprite_y[6]_i_3_n_0\,
      S(1) => \sprite_y[6]_i_4_n_0\,
      S(0) => \sprite_y[6]_i_5_n_0\
    );
\sprite_y_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y[7]_i_1_n_0\,
      Q => \^sprite_y_reg[7]_0\(1),
      R => '0'
    );
\sprite_y_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[7]_i_8_n_0\,
      CO(3) => sprite_y20_in,
      CO(2) => \sprite_y_reg[7]_i_5_n_1\,
      CO(1) => \sprite_y_reg[7]_i_5_n_2\,
      CO(0) => \sprite_y_reg[7]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[7]_i_9_n_0\,
      DI(2) => \sprite_y[7]_i_10_n_0\,
      DI(1) => \sprite_y[7]_i_11_n_0\,
      DI(0) => \sprite_y[7]_i_12_n_0\,
      O(3 downto 0) => \NLW_sprite_y_reg[7]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \sprite_y[7]_i_13_n_0\,
      S(2) => \sprite_y[7]_i_14_n_0\,
      S(1) => \sprite_y[7]_i_15_n_0\,
      S(0) => \sprite_y[7]_i_16_n_0\
    );
\sprite_y_reg[7]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_reg[7]_i_8_n_0\,
      CO(2) => \sprite_y_reg[7]_i_8_n_1\,
      CO(1) => \sprite_y_reg[7]_i_8_n_2\,
      CO(0) => \sprite_y_reg[7]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[7]_i_18_n_0\,
      DI(2) => \sprite_y[7]_i_19_n_0\,
      DI(1) => \sprite_y[7]_i_20_n_0\,
      DI(0) => \sprite_y[7]_i_21_n_0\,
      O(3 downto 0) => \NLW_sprite_y_reg[7]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \sprite_y[7]_i_22_n_0\,
      S(2) => \sprite_y[7]_i_23_n_0\,
      S(1) => \sprite_y[7]_i_24_n_0\,
      S(0) => \sprite_y[7]_i_25_n_0\
    );
\sprite_y_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1_n_7\,
      Q => \^sprite_y_reg[8]_0\,
      R => \sprite_y[15]_i_1_n_0\
    );
\sprite_y_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1_n_6\,
      Q => \^sprite_y_reg[9]_0\,
      R => \sprite_y[15]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_0 is
  port (
    finish_16 : out STD_LOGIC;
    \sprite_y_reg[1]_0\ : out STD_LOGIC;
    \sprite_y_reg[0]_0\ : out STD_LOGIC;
    \sprite_y_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_reg[6]_1\ : out STD_LOGIC;
    \sprite_y_reg[5]_0\ : out STD_LOGIC;
    \sprite_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_x_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[9]_0\ : out STD_LOGIC;
    \sprite_y_reg[8]_0\ : out STD_LOGIC;
    \sprite_y_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y_reg[2]_0\ : out STD_LOGIC;
    \sprite_y_reg[3]_0\ : out STD_LOGIC;
    \sprite_y_reg[14]_0\ : out STD_LOGIC;
    \sprite_y_reg[15]_0\ : out STD_LOGIC;
    \sprite_y_reg[12]_0\ : out STD_LOGIC;
    \sprite_y_reg[13]_0\ : out STD_LOGIC;
    \sprite_y_reg[10]_0\ : out STD_LOGIC;
    \sprite_y_reg[11]_0\ : out STD_LOGIC;
    \sprite_y_reg[6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[14]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sx_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[10]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[14]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \life_control_reg[1]\ : out STD_LOGIC;
    \sprite_x_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v_sync : in STD_LOGIC;
    shoot_signal_stage2_e2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \bias_reg[3]_i_2039_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[3]_i_3248\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2041\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2052\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2720_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2720_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_2039_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1246_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_689\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \life_control[2]_i_2\ : in STD_LOGIC;
    \life_control[2]_i_2_0\ : in STD_LOGIC;
    \life_control[2]_i_2_1\ : in STD_LOGIC;
    \life_control[2]_i_2_2\ : in STD_LOGIC;
    \life_control[2]_i_2_3\ : in STD_LOGIC;
    \life_control_reg[2]_i_66_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    shoot_x : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_in : in STD_LOGIC;
    \life_control[2]_i_8_0\ : in STD_LOGIC;
    life_control268_in : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \life_control_reg[2]_i_111_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \sprite_x_reg[4]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_0 : entity is "sprite_compositor_e_projectile";
end design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_0;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_0 is
  signal \bias[3]_i_2725_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2726_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2727_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2728_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3061_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3062_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3063_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3064_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3252_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3253_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3254_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3255_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2039_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2039_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2039_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2039_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2720_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2720_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2720_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2720_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_3056_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_3056_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_3056_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_3056_n_3\ : STD_LOGIC;
  signal life_control5 : STD_LOGIC;
  signal life_control678_in : STD_LOGIC;
  signal \life_control[2]_i_114_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_115_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_116_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_117_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_118_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_119_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_120_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_121_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_122_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_123_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_198_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_199_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_200_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_201_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_202_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_203_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_204_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_205_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_206_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_207_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_208_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_209_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_210_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_211_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_212_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_213_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_214_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_26_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_323_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_324_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_327_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_328_n_0\ : STD_LOGIC;
  signal \life_control_reg[2]_i_111_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_111_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_111_n_3\ : STD_LOGIC;
  signal \life_control_reg[2]_i_113_n_0\ : STD_LOGIC;
  signal \life_control_reg[2]_i_113_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_113_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_113_n_3\ : STD_LOGIC;
  signal \life_control_reg[2]_i_197_n_0\ : STD_LOGIC;
  signal \life_control_reg[2]_i_197_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_197_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_197_n_3\ : STD_LOGIC;
  signal \life_control_reg[2]_i_66_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_66_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_66_n_3\ : STD_LOGIC;
  signal sprite_x0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \sprite_x_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sprite_x_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal sprite_y20_in : STD_LOGIC;
  signal \sprite_y[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_3__2_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_4__2_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_5__2_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_3__2_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_4__2_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_5__2_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_6__2_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_4__2_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_6__2_n_0\ : STD_LOGIC;
  signal \sprite_y[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_3__2_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_4__2_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_5__2_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_10__2_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_11__2_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_12__2_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_13__2_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_14__2_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_15__2_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_16__2_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_17__2_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_18__2_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_19__2_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_20__2_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_21__2_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_22__2_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_23__2_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_24__2_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_25__2_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_6__2_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_7__2_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_9__2_n_0\ : STD_LOGIC;
  signal \^sprite_y_reg[0]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[10]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[11]_0\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__2_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__2_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__2_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__2_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__2_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__2_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__2_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[12]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[13]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[14]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[15]_0\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__2_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__2_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__2_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__2_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__2_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__2_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__2_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[1]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[2]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[3]_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__2_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__2_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__2_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__2_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__2_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__2_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__2_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[5]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[6]_1\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__2_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__2_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__2_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__2_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__2_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__2_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__2_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[7]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sprite_y_reg[7]_i_5__2_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_5__2_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_5__2_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__2_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__2_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__2_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__2_n_3\ : STD_LOGIC;
  signal \^sprite_y_reg[8]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[9]_0\ : STD_LOGIC;
  signal \NLW_bias_reg[3]_i_1246_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_1246_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2039_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2720_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_3056_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_111_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_113_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_197_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_66_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_x_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sprite_x_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_y_reg[15]_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_y_reg[7]_i_5__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_y_reg[7]_i_8__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \life_control[2]_i_122\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \life_control[2]_i_214\ : label is "soft_lutpair148";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_111\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_113\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_197\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_66\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sprite_x_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \sprite_y[7]_i_17__2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sprite_y[7]_i_3__2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sprite_y[7]_i_4__2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \sprite_y[7]_i_6__2\ : label is "soft_lutpair149";
  attribute ADDER_THRESHOLD of \sprite_y_reg[11]_i_1__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[15]_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[3]_i_1__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[6]_i_1__2\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \sprite_y_reg[7]_i_5__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \sprite_y_reg[7]_i_8__2\ : label is 11;
begin
  \sprite_x_reg[15]_0\(15 downto 0) <= \^sprite_x_reg[15]_0\(15 downto 0);
  \sprite_y_reg[0]_0\ <= \^sprite_y_reg[0]_0\;
  \sprite_y_reg[10]_0\ <= \^sprite_y_reg[10]_0\;
  \sprite_y_reg[11]_0\ <= \^sprite_y_reg[11]_0\;
  \sprite_y_reg[12]_0\ <= \^sprite_y_reg[12]_0\;
  \sprite_y_reg[13]_0\ <= \^sprite_y_reg[13]_0\;
  \sprite_y_reg[14]_0\ <= \^sprite_y_reg[14]_0\;
  \sprite_y_reg[15]_0\ <= \^sprite_y_reg[15]_0\;
  \sprite_y_reg[1]_0\ <= \^sprite_y_reg[1]_0\;
  \sprite_y_reg[2]_0\ <= \^sprite_y_reg[2]_0\;
  \sprite_y_reg[3]_0\ <= \^sprite_y_reg[3]_0\;
  \sprite_y_reg[5]_0\ <= \^sprite_y_reg[5]_0\;
  \sprite_y_reg[6]_1\ <= \^sprite_y_reg[6]_1\;
  \sprite_y_reg[7]_0\(1 downto 0) <= \^sprite_y_reg[7]_0\(1 downto 0);
  \sprite_y_reg[8]_0\ <= \^sprite_y_reg[8]_0\;
  \sprite_y_reg[9]_0\ <= \^sprite_y_reg[9]_0\;
\bias[3]_i_2046\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => Q(13),
      I2 => \^sprite_y_reg[15]_0\,
      I3 => Q(14),
      O => \sprite_y_reg[14]_1\(3)
    );
\bias[3]_i_2047\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => Q(11),
      I2 => \^sprite_y_reg[13]_0\,
      I3 => Q(12),
      O => \sprite_y_reg[14]_1\(2)
    );
\bias[3]_i_2048\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => Q(9),
      I2 => \^sprite_y_reg[11]_0\,
      I3 => Q(10),
      O => \sprite_y_reg[14]_1\(1)
    );
\bias[3]_i_2049\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => Q(7),
      I2 => \^sprite_y_reg[9]_0\,
      I3 => Q(8),
      O => \sprite_y_reg[14]_1\(0)
    );
\bias[3]_i_2057\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_2039_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => \bias_reg[3]_i_2039_0\(15),
      O => \sprite_x_reg[14]_0\(3)
    );
\bias[3]_i_2058\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_2039_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => \bias_reg[3]_i_2039_0\(13),
      O => \sprite_x_reg[14]_0\(2)
    );
\bias[3]_i_2059\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_2039_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \bias_reg[3]_i_2039_0\(11),
      O => \sprite_x_reg[14]_0\(1)
    );
\bias[3]_i_2060\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_2039_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \bias_reg[3]_i_2039_0\(9),
      O => \sprite_x_reg[14]_0\(0)
    );
\bias[3]_i_2725\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_2039_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => \bias_reg[3]_i_2039_0\(15),
      O => \bias[3]_i_2725_n_0\
    );
\bias[3]_i_2726\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_2039_0\(13),
      I2 => \^sprite_x_reg[15]_0\(14),
      I3 => \bias_reg[3]_i_2039_0\(14),
      O => \bias[3]_i_2726_n_0\
    );
\bias[3]_i_2727\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_2039_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => \bias_reg[3]_i_2039_0\(13),
      O => \bias[3]_i_2727_n_0\
    );
\bias[3]_i_2728\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_2039_0\(11),
      I2 => \^sprite_x_reg[15]_0\(12),
      I3 => \bias_reg[3]_i_2039_0\(12),
      O => \bias[3]_i_2728_n_0\
    );
\bias[3]_i_2730\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(0),
      I1 => Q(3),
      I2 => \^sprite_y_reg[5]_0\,
      I3 => Q(4),
      O => \sprite_y_reg[4]_0\(2)
    );
\bias[3]_i_2731\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_y_reg[3]_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^sprite_y_reg[2]_0\,
      O => \sprite_y_reg[4]_0\(1)
    );
\bias[3]_i_2732\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => \bias_reg[3]_i_2041\(0),
      I2 => Q(0),
      I3 => \^sprite_y_reg[0]_0\,
      O => \sprite_y_reg[4]_0\(0)
    );
\bias[3]_i_2733\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => Q(5),
      I2 => \^sprite_y_reg[7]_0\(1),
      I3 => Q(6),
      O => \sprite_y_reg[6]_2\(0)
    );
\bias[3]_i_2742\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => Q(13),
      I2 => \^sprite_y_reg[15]_0\,
      I3 => Q(14),
      O => \sprite_y_reg[14]_2\(3)
    );
\bias[3]_i_2743\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => Q(12),
      I2 => \^sprite_y_reg[14]_0\,
      I3 => Q(13),
      O => \sprite_y_reg[14]_2\(2)
    );
\bias[3]_i_2744\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => Q(11),
      I2 => \^sprite_y_reg[13]_0\,
      I3 => Q(12),
      O => \sprite_y_reg[14]_2\(1)
    );
\bias[3]_i_2745\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => Q(10),
      I2 => \^sprite_y_reg[12]_0\,
      I3 => Q(11),
      O => \sprite_y_reg[14]_2\(0)
    );
\bias[3]_i_2747\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \bias_reg[3]_i_2039_0\(4),
      I2 => \bias_reg[3]_i_2039_0\(5),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \sprite_x_reg[4]_0\(0)
    );
\bias[3]_i_2750\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \bias_reg[3]_i_2039_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \bias_reg[3]_i_2039_0\(7),
      O => \sprite_x_reg[6]_0\(2)
    );
\bias[3]_i_2752\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_2039_0\(3),
      I2 => \^sprite_x_reg[15]_0\(2),
      I3 => \bias_reg[3]_i_2039_0\(2),
      O => \sprite_x_reg[6]_0\(1)
    );
\bias[3]_i_2753\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_2039_0\(1),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \bias_reg[3]_i_2052\,
      O => \sprite_x_reg[6]_0\(0)
    );
\bias[3]_i_3061\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_2039_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \bias_reg[3]_i_2039_0\(11),
      O => \bias[3]_i_3061_n_0\
    );
\bias[3]_i_3062\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_2039_0\(9),
      I2 => \^sprite_x_reg[15]_0\(10),
      I3 => \bias_reg[3]_i_2039_0\(10),
      O => \bias[3]_i_3062_n_0\
    );
\bias[3]_i_3063\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_2039_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \bias_reg[3]_i_2039_0\(9),
      O => \bias[3]_i_3063_n_0\
    );
\bias[3]_i_3064\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_2039_0\(7),
      I2 => \^sprite_x_reg[15]_0\(8),
      I3 => \bias_reg[3]_i_2039_0\(8),
      O => \bias[3]_i_3064_n_0\
    );
\bias[3]_i_3070\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => Q(9),
      I2 => \^sprite_y_reg[11]_0\,
      I3 => Q(10),
      O => \sprite_y_reg[10]_1\(3)
    );
\bias[3]_i_3071\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => Q(8),
      I2 => \^sprite_y_reg[10]_0\,
      I3 => Q(9),
      O => \sprite_y_reg[10]_1\(2)
    );
\bias[3]_i_3072\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => Q(7),
      I2 => \^sprite_y_reg[9]_0\,
      I3 => Q(8),
      O => \sprite_y_reg[10]_1\(1)
    );
\bias[3]_i_3073\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => Q(6),
      I2 => \^sprite_y_reg[8]_0\,
      I3 => Q(7),
      O => \sprite_y_reg[10]_1\(0)
    );
\bias[3]_i_3252\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \bias_reg[3]_i_2039_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \bias_reg[3]_i_2039_0\(7),
      O => \bias[3]_i_3252_n_0\
    );
\bias[3]_i_3253\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_2039_0\(5),
      I2 => \^sprite_x_reg[15]_0\(6),
      I3 => \bias_reg[3]_i_2039_0\(6),
      O => \bias[3]_i_3253_n_0\
    );
\bias[3]_i_3254\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_2039_0\(5),
      I2 => \^sprite_x_reg[15]_0\(4),
      O => \bias[3]_i_3254_n_0\
    );
\bias[3]_i_3255\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \bias_reg[3]_i_2039_0\(4),
      O => \bias[3]_i_3255_n_0\
    );
\bias[3]_i_3259\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => Q(5),
      I2 => \^sprite_y_reg[7]_0\(1),
      I3 => Q(6),
      O => \sprite_y_reg[6]_0\(2)
    );
\bias[3]_i_3260\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => Q(5),
      I2 => \^sprite_y_reg[5]_0\,
      O => \sprite_y_reg[6]_0\(1)
    );
\bias[3]_i_3261\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => Q(4),
      O => \sprite_y_reg[6]_0\(0)
    );
\bias[3]_i_3319\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_3248\(0),
      O => \sprite_x_reg[3]_0\(3)
    );
\bias[3]_i_3320\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_2039_0\(2),
      O => \sprite_x_reg[3]_0\(2)
    );
\bias[3]_i_3321\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_2039_0\(1),
      O => \sprite_x_reg[3]_0\(1)
    );
\bias[3]_i_3322\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \bias_reg[3]_i_2039_0\(0),
      O => \sprite_x_reg[3]_0\(0)
    );
\bias_reg[3]_i_1246\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2039_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_1246_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_sx_reg[15]\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bias_reg[3]_i_1246_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_689\(0)
    );
\bias_reg[3]_i_2039\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2720_n_0\,
      CO(3) => \bias_reg[3]_i_2039_n_0\,
      CO(2) => \bias_reg[3]_i_2039_n_1\,
      CO(1) => \bias_reg[3]_i_2039_n_2\,
      CO(0) => \bias_reg[3]_i_2039_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bias_reg[3]_i_1246_0\(3 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2039_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2725_n_0\,
      S(2) => \bias[3]_i_2726_n_0\,
      S(1) => \bias[3]_i_2727_n_0\,
      S(0) => \bias[3]_i_2728_n_0\
    );
\bias_reg[3]_i_2720\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_3056_n_0\,
      CO(3) => \bias_reg[3]_i_2720_n_0\,
      CO(2) => \bias_reg[3]_i_2720_n_1\,
      CO(1) => \bias_reg[3]_i_2720_n_2\,
      CO(0) => \bias_reg[3]_i_2720_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bias_reg[3]_i_2039_1\(3 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2720_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3061_n_0\,
      S(2) => \bias[3]_i_3062_n_0\,
      S(1) => \bias[3]_i_3063_n_0\,
      S(0) => \bias[3]_i_3064_n_0\
    );
\bias_reg[3]_i_3056\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2720_0\(0),
      CO(3) => \bias_reg[3]_i_3056_n_0\,
      CO(2) => \bias_reg[3]_i_3056_n_1\,
      CO(1) => \bias_reg[3]_i_3056_n_2\,
      CO(0) => \bias_reg[3]_i_3056_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \bias_reg[3]_i_2720_1\(2 downto 0),
      DI(0) => \^sprite_x_reg[15]_0\(4),
      O(3 downto 0) => \NLW_bias_reg[3]_i_3056_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3252_n_0\,
      S(2) => \bias[3]_i_3253_n_0\,
      S(1) => \bias[3]_i_3254_n_0\,
      S(0) => \bias[3]_i_3255_n_0\
    );
finish_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y[15]_i_1__2_n_0\,
      Q => finish_16,
      R => '0'
    );
\life_control[2]_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => shoot_x(2),
      I2 => shoot_x(3),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \life_control[2]_i_114_n_0\
    );
\life_control[2]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => shoot_x(0),
      I2 => shoot_x(1),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \life_control[2]_i_115_n_0\
    );
\life_control[2]_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \life_control_reg[2]_i_66_0\(10),
      I2 => \life_control_reg[2]_i_66_0\(11),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \life_control[2]_i_116_n_0\
    );
\life_control[2]_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \life_control_reg[2]_i_66_0\(8),
      I2 => \life_control_reg[2]_i_66_0\(9),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \life_control[2]_i_117_n_0\
    );
\life_control[2]_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => shoot_x(2),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => shoot_x(3),
      O => \life_control[2]_i_118_n_0\
    );
\life_control[2]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => shoot_x(0),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => shoot_x(1),
      O => \life_control[2]_i_119_n_0\
    );
\life_control[2]_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \life_control_reg[2]_i_66_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \life_control_reg[2]_i_66_0\(11),
      O => \life_control[2]_i_120_n_0\
    );
\life_control[2]_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \life_control_reg[2]_i_66_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \life_control_reg[2]_i_66_0\(9),
      O => \life_control[2]_i_121_n_0\
    );
\life_control[2]_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => \^sprite_y_reg[11]_0\,
      I2 => \^sprite_y_reg[8]_0\,
      I3 => \^sprite_y_reg[6]_1\,
      O => \life_control[2]_i_122_n_0\
    );
\life_control[2]_i_123\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => \^sprite_y_reg[7]_0\(0),
      I2 => \^sprite_y_reg[7]_0\(1),
      I3 => \^sprite_y_reg[9]_0\,
      I4 => \life_control[2]_i_214_n_0\,
      O => \life_control[2]_i_123_n_0\
    );
\life_control[2]_i_198\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(9),
      I1 => \^sprite_x_reg[15]_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => p_0_in(10),
      O => \life_control[2]_i_198_n_0\
    );
\life_control[2]_i_199\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(7),
      I1 => \^sprite_x_reg[15]_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => p_0_in(8),
      O => \life_control[2]_i_199_n_0\
    );
\life_control[2]_i_200\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => p_0_in(6),
      O => \life_control[2]_i_200_n_0\
    );
\life_control[2]_i_201\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \^sprite_x_reg[15]_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => p_0_in(4),
      O => \life_control[2]_i_201_n_0\
    );
\life_control[2]_i_202\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(9),
      I1 => \^sprite_x_reg[15]_0\(14),
      I2 => p_0_in(10),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \life_control[2]_i_202_n_0\
    );
\life_control[2]_i_203\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(7),
      I1 => \^sprite_x_reg[15]_0\(12),
      I2 => p_0_in(8),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \life_control[2]_i_203_n_0\
    );
\life_control[2]_i_204\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => p_0_in(6),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \life_control[2]_i_204_n_0\
    );
\life_control[2]_i_205\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \^sprite_x_reg[15]_0\(8),
      I2 => p_0_in(4),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \life_control[2]_i_205_n_0\
    );
\life_control[2]_i_206\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \life_control_reg[2]_i_66_0\(6),
      I2 => \life_control_reg[2]_i_66_0\(7),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \life_control[2]_i_206_n_0\
    );
\life_control[2]_i_207\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \life_control_reg[2]_i_66_0\(4),
      I2 => \life_control_reg[2]_i_66_0\(5),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \life_control[2]_i_207_n_0\
    );
\life_control[2]_i_208\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \life_control_reg[2]_i_66_0\(2),
      I2 => \life_control_reg[2]_i_66_0\(3),
      I3 => \^sprite_x_reg[15]_0\(3),
      O => \life_control[2]_i_208_n_0\
    );
\life_control[2]_i_209\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \life_control_reg[2]_i_66_0\(0),
      I2 => \life_control_reg[2]_i_66_0\(1),
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \life_control[2]_i_209_n_0\
    );
\life_control[2]_i_210\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \life_control_reg[2]_i_66_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \life_control_reg[2]_i_66_0\(7),
      O => \life_control[2]_i_210_n_0\
    );
\life_control[2]_i_211\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \life_control_reg[2]_i_66_0\(4),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => \life_control_reg[2]_i_66_0\(5),
      O => \life_control[2]_i_211_n_0\
    );
\life_control[2]_i_212\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \life_control_reg[2]_i_66_0\(2),
      I2 => \^sprite_x_reg[15]_0\(3),
      I3 => \life_control_reg[2]_i_66_0\(3),
      O => \life_control[2]_i_212_n_0\
    );
\life_control[2]_i_213\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \life_control_reg[2]_i_66_0\(0),
      I2 => \^sprite_x_reg[15]_0\(1),
      I3 => \life_control_reg[2]_i_66_0\(1),
      O => \life_control[2]_i_213_n_0\
    );
\life_control[2]_i_214\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => \^sprite_y_reg[3]_0\,
      I2 => \^sprite_y_reg[0]_0\,
      I3 => \^sprite_y_reg[1]_0\,
      O => \life_control[2]_i_214_n_0\
    );
\life_control[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800000000000"
    )
        port map (
      I0 => CO(0),
      I1 => p_2_in,
      I2 => life_control678_in,
      I3 => life_control5,
      I4 => \life_control[2]_i_8_0\,
      I5 => life_control268_in,
      O => \life_control[2]_i_26_n_0\
    );
\life_control[2]_i_323\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \^sprite_x_reg[15]_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => p_0_in(2),
      O => \life_control[2]_i_323_n_0\
    );
\life_control[2]_i_324\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \life_control_reg[2]_i_66_0\(4),
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => p_0_in(0),
      O => \life_control[2]_i_324_n_0\
    );
\life_control[2]_i_327\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \^sprite_x_reg[15]_0\(6),
      I2 => p_0_in(2),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \life_control[2]_i_327_n_0\
    );
\life_control[2]_i_328\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \life_control_reg[2]_i_66_0\(4),
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => p_0_in(0),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \life_control[2]_i_328_n_0\
    );
\life_control[2]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \life_control[2]_i_122_n_0\,
      I1 => \^sprite_y_reg[15]_0\,
      I2 => \^sprite_y_reg[14]_0\,
      I3 => \^sprite_y_reg[12]_0\,
      I4 => \^sprite_y_reg[13]_0\,
      I5 => \life_control[2]_i_123_n_0\,
      O => life_control5
    );
\life_control[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \life_control[2]_i_26_n_0\,
      I1 => \life_control[2]_i_2\,
      I2 => \life_control[2]_i_2_0\,
      I3 => \life_control[2]_i_2_1\,
      I4 => \life_control[2]_i_2_2\,
      I5 => \life_control[2]_i_2_3\,
      O => \life_control_reg[1]\
    );
\life_control_reg[2]_i_111\: unisim.vcomponents.CARRY4
     port map (
      CI => \life_control_reg[2]_i_197_n_0\,
      CO(3) => \sprite_x_reg[14]_1\(0),
      CO(2) => \life_control_reg[2]_i_111_n_1\,
      CO(1) => \life_control_reg[2]_i_111_n_2\,
      CO(0) => \life_control_reg[2]_i_111_n_3\,
      CYINIT => '0',
      DI(3) => \life_control[2]_i_198_n_0\,
      DI(2) => \life_control[2]_i_199_n_0\,
      DI(1) => \life_control[2]_i_200_n_0\,
      DI(0) => \life_control[2]_i_201_n_0\,
      O(3 downto 0) => \NLW_life_control_reg[2]_i_111_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_202_n_0\,
      S(2) => \life_control[2]_i_203_n_0\,
      S(1) => \life_control[2]_i_204_n_0\,
      S(0) => \life_control[2]_i_205_n_0\
    );
\life_control_reg[2]_i_113\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \life_control_reg[2]_i_113_n_0\,
      CO(2) => \life_control_reg[2]_i_113_n_1\,
      CO(1) => \life_control_reg[2]_i_113_n_2\,
      CO(0) => \life_control_reg[2]_i_113_n_3\,
      CYINIT => '1',
      DI(3) => \life_control[2]_i_206_n_0\,
      DI(2) => \life_control[2]_i_207_n_0\,
      DI(1) => \life_control[2]_i_208_n_0\,
      DI(0) => \life_control[2]_i_209_n_0\,
      O(3 downto 0) => \NLW_life_control_reg[2]_i_113_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_210_n_0\,
      S(2) => \life_control[2]_i_211_n_0\,
      S(1) => \life_control[2]_i_212_n_0\,
      S(0) => \life_control[2]_i_213_n_0\
    );
\life_control_reg[2]_i_197\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \life_control_reg[2]_i_197_n_0\,
      CO(2) => \life_control_reg[2]_i_197_n_1\,
      CO(1) => \life_control_reg[2]_i_197_n_2\,
      CO(0) => \life_control_reg[2]_i_197_n_3\,
      CYINIT => '0',
      DI(3) => \life_control[2]_i_323_n_0\,
      DI(2) => \life_control[2]_i_324_n_0\,
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => \NLW_life_control_reg[2]_i_197_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_327_n_0\,
      S(2) => \life_control[2]_i_328_n_0\,
      S(1 downto 0) => \life_control_reg[2]_i_111_0\(1 downto 0)
    );
\life_control_reg[2]_i_66\: unisim.vcomponents.CARRY4
     port map (
      CI => \life_control_reg[2]_i_113_n_0\,
      CO(3) => life_control678_in,
      CO(2) => \life_control_reg[2]_i_66_n_1\,
      CO(1) => \life_control_reg[2]_i_66_n_2\,
      CO(0) => \life_control_reg[2]_i_66_n_3\,
      CYINIT => '0',
      DI(3) => \life_control[2]_i_114_n_0\,
      DI(2) => \life_control[2]_i_115_n_0\,
      DI(1) => \life_control[2]_i_116_n_0\,
      DI(0) => \life_control[2]_i_117_n_0\,
      O(3 downto 0) => \NLW_life_control_reg[2]_i_66_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_118_n_0\,
      S(2) => \life_control[2]_i_119_n_0\,
      S(1) => \life_control[2]_i_120_n_0\,
      S(0) => \life_control[2]_i_121_n_0\
    );
\sprite_x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__2_n_0\,
      D => D(0),
      Q => \^sprite_x_reg[15]_0\(0),
      R => '0'
    );
\sprite_x_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__2_n_0\,
      D => sprite_x0(10),
      Q => \^sprite_x_reg[15]_0\(10),
      R => '0'
    );
\sprite_x_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__2_n_0\,
      D => sprite_x0(11),
      Q => \^sprite_x_reg[15]_0\(11),
      R => '0'
    );
\sprite_x_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__2_n_0\,
      D => sprite_x0(12),
      Q => \^sprite_x_reg[15]_0\(12),
      R => '0'
    );
\sprite_x_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[8]_i_1_n_0\,
      CO(3) => \sprite_x_reg[12]_i_1_n_0\,
      CO(2) => \sprite_x_reg[12]_i_1_n_1\,
      CO(1) => \sprite_x_reg[12]_i_1_n_2\,
      CO(0) => \sprite_x_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sprite_x0(12 downto 9),
      S(3 downto 0) => \sprite_x_reg[15]_1\(11 downto 8)
    );
\sprite_x_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__2_n_0\,
      D => sprite_x0(13),
      Q => \^sprite_x_reg[15]_0\(13),
      R => '0'
    );
\sprite_x_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__2_n_0\,
      D => sprite_x0(14),
      Q => \^sprite_x_reg[15]_0\(14),
      R => '0'
    );
\sprite_x_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__2_n_0\,
      D => sprite_x0(15),
      Q => \^sprite_x_reg[15]_0\(15),
      R => '0'
    );
\sprite_x_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sprite_x_reg[15]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sprite_x_reg[15]_i_1_n_2\,
      CO(0) => \sprite_x_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sprite_x_reg[15]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => sprite_x0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => \sprite_x_reg[15]_1\(14 downto 12)
    );
\sprite_x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__2_n_0\,
      D => sprite_x0(1),
      Q => \^sprite_x_reg[15]_0\(1),
      R => '0'
    );
\sprite_x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__2_n_0\,
      D => sprite_x0(2),
      Q => \^sprite_x_reg[15]_0\(2),
      R => '0'
    );
\sprite_x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__2_n_0\,
      D => sprite_x0(3),
      Q => \^sprite_x_reg[15]_0\(3),
      R => '0'
    );
\sprite_x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__2_n_0\,
      D => sprite_x0(4),
      Q => \^sprite_x_reg[15]_0\(4),
      R => '0'
    );
\sprite_x_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[4]_i_1_n_0\,
      CO(2) => \sprite_x_reg[4]_i_1_n_1\,
      CO(1) => \sprite_x_reg[4]_i_1_n_2\,
      CO(0) => \sprite_x_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \sprite_x_reg[15]_1\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => sprite_x0(4 downto 1),
      S(3 downto 1) => \sprite_x_reg[4]_1\(2 downto 0),
      S(0) => \sprite_x_reg[15]_1\(0)
    );
\sprite_x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__2_n_0\,
      D => sprite_x0(5),
      Q => \^sprite_x_reg[15]_0\(5),
      R => '0'
    );
\sprite_x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__2_n_0\,
      D => sprite_x0(6),
      Q => \^sprite_x_reg[15]_0\(6),
      R => '0'
    );
\sprite_x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__2_n_0\,
      D => sprite_x0(7),
      Q => \^sprite_x_reg[15]_0\(7),
      R => '0'
    );
\sprite_x_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__2_n_0\,
      D => sprite_x0(8),
      Q => \^sprite_x_reg[15]_0\(8),
      R => '0'
    );
\sprite_x_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[4]_i_1_n_0\,
      CO(3) => \sprite_x_reg[8]_i_1_n_0\,
      CO(2) => \sprite_x_reg[8]_i_1_n_1\,
      CO(1) => \sprite_x_reg[8]_i_1_n_2\,
      CO(0) => \sprite_x_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sprite_x0(8 downto 5),
      S(3 downto 0) => \sprite_x_reg[15]_1\(7 downto 4)
    );
\sprite_x_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__2_n_0\,
      D => sprite_x0(9),
      Q => \^sprite_x_reg[15]_0\(9),
      R => '0'
    );
\sprite_y[11]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => shoot_signal_stage2_e2,
      O => \sprite_y[11]_i_2__2_n_0\
    );
\sprite_y[11]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => shoot_signal_stage2_e2,
      O => \sprite_y[11]_i_3__2_n_0\
    );
\sprite_y[11]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => shoot_signal_stage2_e2,
      O => \sprite_y[11]_i_4__2_n_0\
    );
\sprite_y[11]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => shoot_signal_stage2_e2,
      O => \sprite_y[11]_i_5__2_n_0\
    );
\sprite_y[15]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \sprite_y[7]_i_2__2_n_0\,
      I1 => \sprite_y[7]_i_3__2_n_0\,
      I2 => \sprite_y[7]_i_4__2_n_0\,
      I3 => sprite_y20_in,
      I4 => \sprite_y[7]_i_6__2_n_0\,
      O => \sprite_y[15]_i_1__2_n_0\
    );
\sprite_y[15]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[15]_0\,
      I1 => shoot_signal_stage2_e2,
      O => \sprite_y[15]_i_3__2_n_0\
    );
\sprite_y[15]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => shoot_signal_stage2_e2,
      O => \sprite_y[15]_i_4__2_n_0\
    );
\sprite_y[15]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => shoot_signal_stage2_e2,
      O => \sprite_y[15]_i_5__2_n_0\
    );
\sprite_y[15]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => shoot_signal_stage2_e2,
      O => \sprite_y[15]_i_6__2_n_0\
    );
\sprite_y[3]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => shoot_signal_stage2_e2,
      O => \sprite_y[3]_i_2__2_n_0\
    );
\sprite_y[3]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[3]_0\,
      I1 => shoot_signal_stage2_e2,
      O => \sprite_y[3]_i_3__2_n_0\
    );
\sprite_y[3]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => shoot_signal_stage2_e2,
      O => \sprite_y[3]_i_4__2_n_0\
    );
\sprite_y[3]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sprite_y_reg[0]_0\,
      I1 => shoot_signal_stage2_e2,
      O => \sprite_y[3]_i_6__2_n_0\
    );
\sprite_y[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \sprite_y[7]_i_2__2_n_0\,
      I1 => \sprite_y[7]_i_3__2_n_0\,
      I2 => \sprite_y[7]_i_4__2_n_0\,
      I3 => sprite_y20_in,
      I4 => \sprite_y[7]_i_6__2_n_0\,
      I5 => \sprite_y_reg[6]_i_1__2_n_7\,
      O => \sprite_y[4]_i_1__2_n_0\
    );
\sprite_y[6]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => shoot_signal_stage2_e2,
      O => \sprite_y[6]_i_2__2_n_0\
    );
\sprite_y[6]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => shoot_signal_stage2_e2,
      O => \sprite_y[6]_i_3__2_n_0\
    );
\sprite_y[6]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => shoot_signal_stage2_e2,
      O => \sprite_y[6]_i_4__2_n_0\
    );
\sprite_y[6]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(0),
      I1 => shoot_signal_stage2_e2,
      O => \sprite_y[6]_i_5__2_n_0\
    );
\sprite_y[7]_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => shoot_signal_stage2_e2,
      I2 => \^sprite_y_reg[12]_0\,
      O => \sprite_y[7]_i_10__2_n_0\
    );
\sprite_y[7]_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => shoot_signal_stage2_e2,
      I2 => \^sprite_y_reg[10]_0\,
      O => \sprite_y[7]_i_11__2_n_0\
    );
\sprite_y[7]_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => shoot_signal_stage2_e2,
      I2 => \^sprite_y_reg[9]_0\,
      O => \sprite_y[7]_i_12__2_n_0\
    );
\sprite_y[7]_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => shoot_signal_stage2_e2,
      I2 => \^sprite_y_reg[15]_0\,
      O => \sprite_y[7]_i_13__2_n_0\
    );
\sprite_y[7]_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => shoot_signal_stage2_e2,
      I2 => \^sprite_y_reg[13]_0\,
      O => \sprite_y[7]_i_14__2_n_0\
    );
\sprite_y[7]_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => shoot_signal_stage2_e2,
      I2 => \^sprite_y_reg[11]_0\,
      O => \sprite_y[7]_i_15__2_n_0\
    );
\sprite_y[7]_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => shoot_signal_stage2_e2,
      I2 => \^sprite_y_reg[8]_0\,
      O => \sprite_y[7]_i_16__2_n_0\
    );
\sprite_y[7]_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => shoot_signal_stage2_e2,
      I2 => \^sprite_y_reg[0]_0\,
      O => \sprite_y[7]_i_17__2_n_0\
    );
\sprite_y[7]_i_18__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => \^sprite_y_reg[6]_1\,
      I2 => shoot_signal_stage2_e2,
      O => \sprite_y[7]_i_18__2_n_0\
    );
\sprite_y[7]_i_19__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => shoot_signal_stage2_e2,
      O => \sprite_y[7]_i_19__2_n_0\
    );
\sprite_y[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \sprite_y[7]_i_2__2_n_0\,
      I1 => \sprite_y[7]_i_3__2_n_0\,
      I2 => \sprite_y[7]_i_4__2_n_0\,
      I3 => sprite_y20_in,
      I4 => \sprite_y[7]_i_6__2_n_0\,
      I5 => \sprite_y_reg[6]_i_1__2_n_4\,
      O => \sprite_y[7]_i_1__2_n_0\
    );
\sprite_y[7]_i_20__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => shoot_signal_stage2_e2,
      I2 => \^sprite_y_reg[3]_0\,
      O => \sprite_y[7]_i_20__2_n_0\
    );
\sprite_y[7]_i_21__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^sprite_y_reg[0]_0\,
      I1 => shoot_signal_stage2_e2,
      I2 => \^sprite_y_reg[1]_0\,
      O => \sprite_y[7]_i_21__2_n_0\
    );
\sprite_y[7]_i_22__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => \^sprite_y_reg[6]_1\,
      I2 => shoot_signal_stage2_e2,
      O => \sprite_y[7]_i_22__2_n_0\
    );
\sprite_y[7]_i_23__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CE"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(0),
      I1 => shoot_signal_stage2_e2,
      I2 => \^sprite_y_reg[5]_0\,
      O => \sprite_y[7]_i_23__2_n_0\
    );
\sprite_y[7]_i_24__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[3]_0\,
      I1 => shoot_signal_stage2_e2,
      I2 => \^sprite_y_reg[2]_0\,
      O => \sprite_y[7]_i_24__2_n_0\
    );
\sprite_y[7]_i_25__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => shoot_signal_stage2_e2,
      I2 => \^sprite_y_reg[0]_0\,
      O => \sprite_y[7]_i_25__2_n_0\
    );
\sprite_y[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A080A080A0A0A08"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => \^sprite_y_reg[8]_0\,
      I2 => shoot_signal_stage2_e2,
      I3 => \^sprite_y_reg[7]_0\(1),
      I4 => \^sprite_y_reg[6]_1\,
      I5 => \sprite_y[7]_i_7__2_n_0\,
      O => \sprite_y[7]_i_2__2_n_0\
    );
\sprite_y[7]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => shoot_signal_stage2_e2,
      I2 => \^sprite_y_reg[10]_0\,
      O => \sprite_y[7]_i_3__2_n_0\
    );
\sprite_y[7]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => shoot_signal_stage2_e2,
      I2 => \^sprite_y_reg[12]_0\,
      O => \sprite_y[7]_i_4__2_n_0\
    );
\sprite_y[7]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[15]_0\,
      I1 => shoot_signal_stage2_e2,
      I2 => \^sprite_y_reg[14]_0\,
      O => \sprite_y[7]_i_6__2_n_0\
    );
\sprite_y[7]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000D"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => \sprite_y[7]_i_17__2_n_0\,
      I2 => \^sprite_y_reg[3]_0\,
      I3 => \^sprite_y_reg[5]_0\,
      I4 => \^sprite_y_reg[7]_0\(0),
      I5 => shoot_signal_stage2_e2,
      O => \sprite_y[7]_i_7__2_n_0\
    );
\sprite_y[7]_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[15]_0\,
      I1 => shoot_signal_stage2_e2,
      I2 => \^sprite_y_reg[14]_0\,
      O => \sprite_y[7]_i_9__2_n_0\
    );
\sprite_y_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__2_n_7\,
      Q => \^sprite_y_reg[0]_0\,
      R => \sprite_y[15]_i_1__2_n_0\
    );
\sprite_y_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__2_n_5\,
      Q => \^sprite_y_reg[10]_0\,
      R => \sprite_y[15]_i_1__2_n_0\
    );
\sprite_y_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__2_n_4\,
      Q => \^sprite_y_reg[11]_0\,
      R => \sprite_y[15]_i_1__2_n_0\
    );
\sprite_y_reg[11]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[6]_i_1__2_n_0\,
      CO(3) => \sprite_y_reg[11]_i_1__2_n_0\,
      CO(2) => \sprite_y_reg[11]_i_1__2_n_1\,
      CO(1) => \sprite_y_reg[11]_i_1__2_n_2\,
      CO(0) => \sprite_y_reg[11]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sprite_y_reg[11]_i_1__2_n_4\,
      O(2) => \sprite_y_reg[11]_i_1__2_n_5\,
      O(1) => \sprite_y_reg[11]_i_1__2_n_6\,
      O(0) => \sprite_y_reg[11]_i_1__2_n_7\,
      S(3) => \sprite_y[11]_i_2__2_n_0\,
      S(2) => \sprite_y[11]_i_3__2_n_0\,
      S(1) => \sprite_y[11]_i_4__2_n_0\,
      S(0) => \sprite_y[11]_i_5__2_n_0\
    );
\sprite_y_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__2_n_7\,
      Q => \^sprite_y_reg[12]_0\,
      R => \sprite_y[15]_i_1__2_n_0\
    );
\sprite_y_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__2_n_6\,
      Q => \^sprite_y_reg[13]_0\,
      R => \sprite_y[15]_i_1__2_n_0\
    );
\sprite_y_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__2_n_5\,
      Q => \^sprite_y_reg[14]_0\,
      R => \sprite_y[15]_i_1__2_n_0\
    );
\sprite_y_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__2_n_4\,
      Q => \^sprite_y_reg[15]_0\,
      R => \sprite_y[15]_i_1__2_n_0\
    );
\sprite_y_reg[15]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[11]_i_1__2_n_0\,
      CO(3) => \NLW_sprite_y_reg[15]_i_2__2_CO_UNCONNECTED\(3),
      CO(2) => \sprite_y_reg[15]_i_2__2_n_1\,
      CO(1) => \sprite_y_reg[15]_i_2__2_n_2\,
      CO(0) => \sprite_y_reg[15]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sprite_y_reg[15]_i_2__2_n_4\,
      O(2) => \sprite_y_reg[15]_i_2__2_n_5\,
      O(1) => \sprite_y_reg[15]_i_2__2_n_6\,
      O(0) => \sprite_y_reg[15]_i_2__2_n_7\,
      S(3) => \sprite_y[15]_i_3__2_n_0\,
      S(2) => \sprite_y[15]_i_4__2_n_0\,
      S(1) => \sprite_y[15]_i_5__2_n_0\,
      S(0) => \sprite_y[15]_i_6__2_n_0\
    );
\sprite_y_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__2_n_6\,
      Q => \^sprite_y_reg[1]_0\,
      R => \sprite_y[15]_i_1__2_n_0\
    );
\sprite_y_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__2_n_5\,
      Q => \^sprite_y_reg[2]_0\,
      R => \sprite_y[15]_i_1__2_n_0\
    );
\sprite_y_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__2_n_4\,
      Q => \^sprite_y_reg[3]_0\,
      R => \sprite_y[15]_i_1__2_n_0\
    );
\sprite_y_reg[3]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_reg[3]_i_1__2_n_0\,
      CO(2) => \sprite_y_reg[3]_i_1__2_n_1\,
      CO(1) => \sprite_y_reg[3]_i_1__2_n_2\,
      CO(0) => \sprite_y_reg[3]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sprite_y[3]_i_2__2_n_0\,
      DI(0) => '0',
      O(3) => \sprite_y_reg[3]_i_1__2_n_4\,
      O(2) => \sprite_y_reg[3]_i_1__2_n_5\,
      O(1) => \sprite_y_reg[3]_i_1__2_n_6\,
      O(0) => \sprite_y_reg[3]_i_1__2_n_7\,
      S(3) => \sprite_y[3]_i_3__2_n_0\,
      S(2) => \sprite_y[3]_i_4__2_n_0\,
      S(1) => S(0),
      S(0) => \sprite_y[3]_i_6__2_n_0\
    );
\sprite_y_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y[4]_i_1__2_n_0\,
      Q => \^sprite_y_reg[7]_0\(0),
      R => '0'
    );
\sprite_y_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[6]_i_1__2_n_6\,
      Q => \^sprite_y_reg[5]_0\,
      R => \sprite_y[15]_i_1__2_n_0\
    );
\sprite_y_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[6]_i_1__2_n_5\,
      Q => \^sprite_y_reg[6]_1\,
      R => \sprite_y[15]_i_1__2_n_0\
    );
\sprite_y_reg[6]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_1__2_n_0\,
      CO(3) => \sprite_y_reg[6]_i_1__2_n_0\,
      CO(2) => \sprite_y_reg[6]_i_1__2_n_1\,
      CO(1) => \sprite_y_reg[6]_i_1__2_n_2\,
      CO(0) => \sprite_y_reg[6]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sprite_y_reg[6]_i_1__2_n_4\,
      O(2) => \sprite_y_reg[6]_i_1__2_n_5\,
      O(1) => \sprite_y_reg[6]_i_1__2_n_6\,
      O(0) => \sprite_y_reg[6]_i_1__2_n_7\,
      S(3) => \sprite_y[6]_i_2__2_n_0\,
      S(2) => \sprite_y[6]_i_3__2_n_0\,
      S(1) => \sprite_y[6]_i_4__2_n_0\,
      S(0) => \sprite_y[6]_i_5__2_n_0\
    );
\sprite_y_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y[7]_i_1__2_n_0\,
      Q => \^sprite_y_reg[7]_0\(1),
      R => '0'
    );
\sprite_y_reg[7]_i_5__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[7]_i_8__2_n_0\,
      CO(3) => sprite_y20_in,
      CO(2) => \sprite_y_reg[7]_i_5__2_n_1\,
      CO(1) => \sprite_y_reg[7]_i_5__2_n_2\,
      CO(0) => \sprite_y_reg[7]_i_5__2_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[7]_i_9__2_n_0\,
      DI(2) => \sprite_y[7]_i_10__2_n_0\,
      DI(1) => \sprite_y[7]_i_11__2_n_0\,
      DI(0) => \sprite_y[7]_i_12__2_n_0\,
      O(3 downto 0) => \NLW_sprite_y_reg[7]_i_5__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \sprite_y[7]_i_13__2_n_0\,
      S(2) => \sprite_y[7]_i_14__2_n_0\,
      S(1) => \sprite_y[7]_i_15__2_n_0\,
      S(0) => \sprite_y[7]_i_16__2_n_0\
    );
\sprite_y_reg[7]_i_8__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_reg[7]_i_8__2_n_0\,
      CO(2) => \sprite_y_reg[7]_i_8__2_n_1\,
      CO(1) => \sprite_y_reg[7]_i_8__2_n_2\,
      CO(0) => \sprite_y_reg[7]_i_8__2_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[7]_i_18__2_n_0\,
      DI(2) => \sprite_y[7]_i_19__2_n_0\,
      DI(1) => \sprite_y[7]_i_20__2_n_0\,
      DI(0) => \sprite_y[7]_i_21__2_n_0\,
      O(3 downto 0) => \NLW_sprite_y_reg[7]_i_8__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \sprite_y[7]_i_22__2_n_0\,
      S(2) => \sprite_y[7]_i_23__2_n_0\,
      S(1) => \sprite_y[7]_i_24__2_n_0\,
      S(0) => \sprite_y[7]_i_25__2_n_0\
    );
\sprite_y_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__2_n_7\,
      Q => \^sprite_y_reg[8]_0\,
      R => \sprite_y[15]_i_1__2_n_0\
    );
\sprite_y_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__2_n_6\,
      Q => \^sprite_y_reg[9]_0\,
      R => \sprite_y[15]_i_1__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_1 is
  port (
    finish_17 : out STD_LOGIC;
    \sprite_y_reg[1]_0\ : out STD_LOGIC;
    \sprite_y_reg[0]_0\ : out STD_LOGIC;
    \sprite_y_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_reg[6]_1\ : out STD_LOGIC;
    \sprite_y_reg[5]_0\ : out STD_LOGIC;
    \sprite_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_x_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[9]_0\ : out STD_LOGIC;
    \sprite_y_reg[8]_0\ : out STD_LOGIC;
    \sprite_y_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y_reg[2]_0\ : out STD_LOGIC;
    \sprite_y_reg[3]_0\ : out STD_LOGIC;
    \sprite_y_reg[14]_0\ : out STD_LOGIC;
    \sprite_y_reg[15]_0\ : out STD_LOGIC;
    \sprite_y_reg[12]_0\ : out STD_LOGIC;
    \sprite_y_reg[13]_0\ : out STD_LOGIC;
    \sprite_y_reg[10]_0\ : out STD_LOGIC;
    \sprite_y_reg[11]_0\ : out STD_LOGIC;
    \sprite_y_reg[6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[14]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sx_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[10]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[14]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sw_0_sp_1 : out STD_LOGIC;
    \sprite_x_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v_sync : in STD_LOGIC;
    shoot_signal_stage2_e4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \bias_reg[3]_i_1917_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[3]_i_3180\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1919\ : in STD_LOGIC;
    \bias_reg[3]_i_1930\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2566_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2566_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1917_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1184_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_673\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \life_control_reg[2]_i_125_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    shoot_x : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sw : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \life_control_reg[2]_i_215_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \sprite_x_reg[4]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_1 : entity is "sprite_compositor_e_projectile";
end design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_1;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_1 is
  signal \bias[3]_i_2571_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2572_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2573_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2574_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2974_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2975_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2976_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2977_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3184_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3185_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3186_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3187_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1917_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1917_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1917_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1917_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2566_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2566_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2566_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2566_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2969_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2969_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2969_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2969_n_3\ : STD_LOGIC;
  signal life_control682_in : STD_LOGIC;
  signal \life_control[2]_i_126_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_127_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_218_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_219_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_220_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_221_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_222_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_223_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_224_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_225_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_226_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_227_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_332_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_333_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_334_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_335_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_336_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_337_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_338_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_339_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_340_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_341_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_342_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_343_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_344_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_345_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_346_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_347_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_405_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_406_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_409_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_410_n_0\ : STD_LOGIC;
  signal \life_control_reg[2]_i_125_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_125_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_125_n_3\ : STD_LOGIC;
  signal \life_control_reg[2]_i_215_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_215_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_215_n_3\ : STD_LOGIC;
  signal \life_control_reg[2]_i_217_n_0\ : STD_LOGIC;
  signal \life_control_reg[2]_i_217_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_217_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_217_n_3\ : STD_LOGIC;
  signal \life_control_reg[2]_i_331_n_0\ : STD_LOGIC;
  signal \life_control_reg[2]_i_331_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_331_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_331_n_3\ : STD_LOGIC;
  signal sprite_x0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \sprite_x_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sprite_x_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal sprite_y20_in : STD_LOGIC;
  signal \sprite_y[11]_i_2__3_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_3__3_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_4__3_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_5__3_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_3__3_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_4__3_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_5__3_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_6__3_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_2__3_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_3__3_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_4__3_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_6__3_n_0\ : STD_LOGIC;
  signal \sprite_y[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_3__3_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_4__3_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_5__3_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_10__3_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_11__3_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_12__3_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_13__3_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_14__3_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_15__3_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_16__3_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_17__3_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_18__3_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_19__3_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_20__3_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_21__3_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_22__3_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_23__3_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_24__3_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_25__3_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_2__3_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_3__3_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_4__3_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_6__3_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_7__3_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_9__3_n_0\ : STD_LOGIC;
  signal \^sprite_y_reg[0]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[10]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[11]_0\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__3_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__3_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__3_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__3_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__3_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__3_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__3_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[12]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[13]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[14]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[15]_0\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__3_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__3_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__3_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__3_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__3_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__3_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__3_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[1]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[2]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[3]_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__3_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__3_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__3_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__3_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__3_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__3_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__3_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[5]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[6]_1\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__3_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__3_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__3_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__3_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__3_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__3_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__3_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[7]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sprite_y_reg[7]_i_5__3_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_5__3_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_5__3_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__3_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__3_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__3_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__3_n_3\ : STD_LOGIC;
  signal \^sprite_y_reg[8]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[9]_0\ : STD_LOGIC;
  signal sw_0_sn_1 : STD_LOGIC;
  signal \NLW_bias_reg[3]_i_1184_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_1184_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1917_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2566_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2969_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_125_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_215_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_217_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_331_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_x_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sprite_x_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_y_reg[15]_i_2__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_y_reg[7]_i_5__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_y_reg[7]_i_8__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \life_control[2]_i_226\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \life_control[2]_i_227\ : label is "soft_lutpair151";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_125\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_215\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_217\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_331\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sprite_x_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \sprite_y[7]_i_17__3\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \sprite_y[7]_i_3__3\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \sprite_y[7]_i_4__3\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \sprite_y[7]_i_6__3\ : label is "soft_lutpair152";
  attribute ADDER_THRESHOLD of \sprite_y_reg[11]_i_1__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[15]_i_2__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[3]_i_1__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[6]_i_1__3\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \sprite_y_reg[7]_i_5__3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \sprite_y_reg[7]_i_8__3\ : label is 11;
begin
  \sprite_x_reg[15]_0\(15 downto 0) <= \^sprite_x_reg[15]_0\(15 downto 0);
  \sprite_y_reg[0]_0\ <= \^sprite_y_reg[0]_0\;
  \sprite_y_reg[10]_0\ <= \^sprite_y_reg[10]_0\;
  \sprite_y_reg[11]_0\ <= \^sprite_y_reg[11]_0\;
  \sprite_y_reg[12]_0\ <= \^sprite_y_reg[12]_0\;
  \sprite_y_reg[13]_0\ <= \^sprite_y_reg[13]_0\;
  \sprite_y_reg[14]_0\ <= \^sprite_y_reg[14]_0\;
  \sprite_y_reg[15]_0\ <= \^sprite_y_reg[15]_0\;
  \sprite_y_reg[1]_0\ <= \^sprite_y_reg[1]_0\;
  \sprite_y_reg[2]_0\ <= \^sprite_y_reg[2]_0\;
  \sprite_y_reg[3]_0\ <= \^sprite_y_reg[3]_0\;
  \sprite_y_reg[5]_0\ <= \^sprite_y_reg[5]_0\;
  \sprite_y_reg[6]_1\ <= \^sprite_y_reg[6]_1\;
  \sprite_y_reg[7]_0\(1 downto 0) <= \^sprite_y_reg[7]_0\(1 downto 0);
  \sprite_y_reg[8]_0\ <= \^sprite_y_reg[8]_0\;
  \sprite_y_reg[9]_0\ <= \^sprite_y_reg[9]_0\;
  sw_0_sp_1 <= sw_0_sn_1;
\bias[3]_i_1924\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => Q(13),
      I2 => \^sprite_y_reg[15]_0\,
      I3 => Q(14),
      O => \sprite_y_reg[14]_1\(3)
    );
\bias[3]_i_1925\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => Q(11),
      I2 => \^sprite_y_reg[13]_0\,
      I3 => Q(12),
      O => \sprite_y_reg[14]_1\(2)
    );
\bias[3]_i_1926\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => Q(9),
      I2 => \^sprite_y_reg[11]_0\,
      I3 => Q(10),
      O => \sprite_y_reg[14]_1\(1)
    );
\bias[3]_i_1927\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => Q(7),
      I2 => \^sprite_y_reg[9]_0\,
      I3 => Q(8),
      O => \sprite_y_reg[14]_1\(0)
    );
\bias[3]_i_1935\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_1917_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => \bias_reg[3]_i_1917_0\(15),
      O => \sprite_x_reg[14]_0\(3)
    );
\bias[3]_i_1936\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_1917_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => \bias_reg[3]_i_1917_0\(13),
      O => \sprite_x_reg[14]_0\(2)
    );
\bias[3]_i_1937\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_1917_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \bias_reg[3]_i_1917_0\(11),
      O => \sprite_x_reg[14]_0\(1)
    );
\bias[3]_i_1938\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_1917_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \bias_reg[3]_i_1917_0\(9),
      O => \sprite_x_reg[14]_0\(0)
    );
\bias[3]_i_2571\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_1917_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => \bias_reg[3]_i_1917_0\(15),
      O => \bias[3]_i_2571_n_0\
    );
\bias[3]_i_2572\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1917_0\(13),
      I2 => \^sprite_x_reg[15]_0\(14),
      I3 => \bias_reg[3]_i_1917_0\(14),
      O => \bias[3]_i_2572_n_0\
    );
\bias[3]_i_2573\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_1917_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => \bias_reg[3]_i_1917_0\(13),
      O => \bias[3]_i_2573_n_0\
    );
\bias[3]_i_2574\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1917_0\(11),
      I2 => \^sprite_x_reg[15]_0\(12),
      I3 => \bias_reg[3]_i_1917_0\(12),
      O => \bias[3]_i_2574_n_0\
    );
\bias[3]_i_2576\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(0),
      I1 => Q(3),
      I2 => \^sprite_y_reg[5]_0\,
      I3 => Q(4),
      O => \sprite_y_reg[4]_0\(2)
    );
\bias[3]_i_2577\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_y_reg[3]_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^sprite_y_reg[2]_0\,
      O => \sprite_y_reg[4]_0\(1)
    );
\bias[3]_i_2578\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => \bias_reg[3]_i_1919\,
      I2 => Q(0),
      I3 => \^sprite_y_reg[0]_0\,
      O => \sprite_y_reg[4]_0\(0)
    );
\bias[3]_i_2579\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => Q(5),
      I2 => \^sprite_y_reg[7]_0\(1),
      I3 => Q(6),
      O => \sprite_y_reg[6]_2\(0)
    );
\bias[3]_i_2588\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => Q(13),
      I2 => \^sprite_y_reg[15]_0\,
      I3 => Q(14),
      O => \sprite_y_reg[14]_2\(3)
    );
\bias[3]_i_2589\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => Q(12),
      I2 => \^sprite_y_reg[14]_0\,
      I3 => Q(13),
      O => \sprite_y_reg[14]_2\(2)
    );
\bias[3]_i_2590\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => Q(11),
      I2 => \^sprite_y_reg[13]_0\,
      I3 => Q(12),
      O => \sprite_y_reg[14]_2\(1)
    );
\bias[3]_i_2591\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => Q(10),
      I2 => \^sprite_y_reg[12]_0\,
      I3 => Q(11),
      O => \sprite_y_reg[14]_2\(0)
    );
\bias[3]_i_2593\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \bias_reg[3]_i_1917_0\(4),
      I2 => \bias_reg[3]_i_1917_0\(5),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \sprite_x_reg[4]_0\(0)
    );
\bias[3]_i_2596\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \bias_reg[3]_i_1917_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \bias_reg[3]_i_1917_0\(7),
      O => \sprite_x_reg[6]_0\(2)
    );
\bias[3]_i_2598\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_1917_0\(3),
      I2 => \^sprite_x_reg[15]_0\(2),
      I3 => \bias_reg[3]_i_1917_0\(2),
      O => \sprite_x_reg[6]_0\(1)
    );
\bias[3]_i_2599\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1917_0\(1),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \bias_reg[3]_i_1930\,
      O => \sprite_x_reg[6]_0\(0)
    );
\bias[3]_i_2974\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_1917_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \bias_reg[3]_i_1917_0\(11),
      O => \bias[3]_i_2974_n_0\
    );
\bias[3]_i_2975\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1917_0\(9),
      I2 => \^sprite_x_reg[15]_0\(10),
      I3 => \bias_reg[3]_i_1917_0\(10),
      O => \bias[3]_i_2975_n_0\
    );
\bias[3]_i_2976\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_1917_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \bias_reg[3]_i_1917_0\(9),
      O => \bias[3]_i_2976_n_0\
    );
\bias[3]_i_2977\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1917_0\(7),
      I2 => \^sprite_x_reg[15]_0\(8),
      I3 => \bias_reg[3]_i_1917_0\(8),
      O => \bias[3]_i_2977_n_0\
    );
\bias[3]_i_2983\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => Q(9),
      I2 => \^sprite_y_reg[11]_0\,
      I3 => Q(10),
      O => \sprite_y_reg[10]_1\(3)
    );
\bias[3]_i_2984\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => Q(8),
      I2 => \^sprite_y_reg[10]_0\,
      I3 => Q(9),
      O => \sprite_y_reg[10]_1\(2)
    );
\bias[3]_i_2985\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => Q(7),
      I2 => \^sprite_y_reg[9]_0\,
      I3 => Q(8),
      O => \sprite_y_reg[10]_1\(1)
    );
\bias[3]_i_2986\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => Q(6),
      I2 => \^sprite_y_reg[8]_0\,
      I3 => Q(7),
      O => \sprite_y_reg[10]_1\(0)
    );
\bias[3]_i_3184\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \bias_reg[3]_i_1917_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \bias_reg[3]_i_1917_0\(7),
      O => \bias[3]_i_3184_n_0\
    );
\bias[3]_i_3185\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1917_0\(5),
      I2 => \^sprite_x_reg[15]_0\(6),
      I3 => \bias_reg[3]_i_1917_0\(6),
      O => \bias[3]_i_3185_n_0\
    );
\bias[3]_i_3186\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1917_0\(5),
      I2 => \^sprite_x_reg[15]_0\(4),
      O => \bias[3]_i_3186_n_0\
    );
\bias[3]_i_3187\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \bias_reg[3]_i_1917_0\(4),
      O => \bias[3]_i_3187_n_0\
    );
\bias[3]_i_3191\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => Q(5),
      I2 => \^sprite_y_reg[7]_0\(1),
      I3 => Q(6),
      O => \sprite_y_reg[6]_0\(2)
    );
\bias[3]_i_3192\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => Q(5),
      I2 => \^sprite_y_reg[5]_0\,
      O => \sprite_y_reg[6]_0\(1)
    );
\bias[3]_i_3193\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => Q(4),
      O => \sprite_y_reg[6]_0\(0)
    );
\bias[3]_i_3287\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_3180\(0),
      O => \sprite_x_reg[3]_0\(3)
    );
\bias[3]_i_3288\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_1917_0\(2),
      O => \sprite_x_reg[3]_0\(2)
    );
\bias[3]_i_3289\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1917_0\(1),
      O => \sprite_x_reg[3]_0\(1)
    );
\bias[3]_i_3290\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \bias_reg[3]_i_1917_0\(0),
      O => \sprite_x_reg[3]_0\(0)
    );
\bias_reg[3]_i_1184\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1917_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_1184_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_sx_reg[15]\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bias_reg[3]_i_1184_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_673\(0)
    );
\bias_reg[3]_i_1917\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2566_n_0\,
      CO(3) => \bias_reg[3]_i_1917_n_0\,
      CO(2) => \bias_reg[3]_i_1917_n_1\,
      CO(1) => \bias_reg[3]_i_1917_n_2\,
      CO(0) => \bias_reg[3]_i_1917_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bias_reg[3]_i_1184_0\(3 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1917_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2571_n_0\,
      S(2) => \bias[3]_i_2572_n_0\,
      S(1) => \bias[3]_i_2573_n_0\,
      S(0) => \bias[3]_i_2574_n_0\
    );
\bias_reg[3]_i_2566\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2969_n_0\,
      CO(3) => \bias_reg[3]_i_2566_n_0\,
      CO(2) => \bias_reg[3]_i_2566_n_1\,
      CO(1) => \bias_reg[3]_i_2566_n_2\,
      CO(0) => \bias_reg[3]_i_2566_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bias_reg[3]_i_1917_1\(3 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2566_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2974_n_0\,
      S(2) => \bias[3]_i_2975_n_0\,
      S(1) => \bias[3]_i_2976_n_0\,
      S(0) => \bias[3]_i_2977_n_0\
    );
\bias_reg[3]_i_2969\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2566_0\(0),
      CO(3) => \bias_reg[3]_i_2969_n_0\,
      CO(2) => \bias_reg[3]_i_2969_n_1\,
      CO(1) => \bias_reg[3]_i_2969_n_2\,
      CO(0) => \bias_reg[3]_i_2969_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \bias_reg[3]_i_2566_1\(2 downto 0),
      DI(0) => \^sprite_x_reg[15]_0\(4),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2969_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3184_n_0\,
      S(2) => \bias[3]_i_3185_n_0\,
      S(1) => \bias[3]_i_3186_n_0\,
      S(0) => \bias[3]_i_3187_n_0\
    );
finish_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y[15]_i_1__3_n_0\,
      Q => finish_17,
      R => '0'
    );
\life_control[2]_i_126\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => \^sprite_y_reg[12]_0\,
      I2 => \^sprite_y_reg[14]_0\,
      I3 => \^sprite_y_reg[15]_0\,
      I4 => \life_control[2]_i_226_n_0\,
      O => \life_control[2]_i_126_n_0\
    );
\life_control[2]_i_127\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => \^sprite_y_reg[7]_0\(0),
      I2 => \^sprite_y_reg[7]_0\(1),
      I3 => \^sprite_y_reg[9]_0\,
      I4 => \life_control[2]_i_227_n_0\,
      O => \life_control[2]_i_127_n_0\
    );
\life_control[2]_i_218\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => shoot_x(2),
      I2 => shoot_x(3),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \life_control[2]_i_218_n_0\
    );
\life_control[2]_i_219\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => shoot_x(0),
      I2 => shoot_x(1),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \life_control[2]_i_219_n_0\
    );
\life_control[2]_i_220\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \life_control_reg[2]_i_125_0\(10),
      I2 => \life_control_reg[2]_i_125_0\(11),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \life_control[2]_i_220_n_0\
    );
\life_control[2]_i_221\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \life_control_reg[2]_i_125_0\(8),
      I2 => \life_control_reg[2]_i_125_0\(9),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \life_control[2]_i_221_n_0\
    );
\life_control[2]_i_222\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => shoot_x(2),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => shoot_x(3),
      O => \life_control[2]_i_222_n_0\
    );
\life_control[2]_i_223\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => shoot_x(0),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => shoot_x(1),
      O => \life_control[2]_i_223_n_0\
    );
\life_control[2]_i_224\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \life_control_reg[2]_i_125_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \life_control_reg[2]_i_125_0\(11),
      O => \life_control[2]_i_224_n_0\
    );
\life_control[2]_i_225\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \life_control_reg[2]_i_125_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \life_control_reg[2]_i_125_0\(9),
      O => \life_control[2]_i_225_n_0\
    );
\life_control[2]_i_226\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => \^sprite_y_reg[11]_0\,
      I2 => \^sprite_y_reg[8]_0\,
      I3 => \^sprite_y_reg[6]_1\,
      O => \life_control[2]_i_226_n_0\
    );
\life_control[2]_i_227\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => \^sprite_y_reg[3]_0\,
      I2 => \^sprite_y_reg[0]_0\,
      I3 => \^sprite_y_reg[1]_0\,
      O => \life_control[2]_i_227_n_0\
    );
\life_control[2]_i_332\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(9),
      I1 => \^sprite_x_reg[15]_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => p_0_in(10),
      O => \life_control[2]_i_332_n_0\
    );
\life_control[2]_i_333\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(7),
      I1 => \^sprite_x_reg[15]_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => p_0_in(8),
      O => \life_control[2]_i_333_n_0\
    );
\life_control[2]_i_334\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => p_0_in(6),
      O => \life_control[2]_i_334_n_0\
    );
\life_control[2]_i_335\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \^sprite_x_reg[15]_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => p_0_in(4),
      O => \life_control[2]_i_335_n_0\
    );
\life_control[2]_i_336\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(9),
      I1 => \^sprite_x_reg[15]_0\(14),
      I2 => p_0_in(10),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \life_control[2]_i_336_n_0\
    );
\life_control[2]_i_337\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(7),
      I1 => \^sprite_x_reg[15]_0\(12),
      I2 => p_0_in(8),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \life_control[2]_i_337_n_0\
    );
\life_control[2]_i_338\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => p_0_in(6),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \life_control[2]_i_338_n_0\
    );
\life_control[2]_i_339\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \^sprite_x_reg[15]_0\(8),
      I2 => p_0_in(4),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \life_control[2]_i_339_n_0\
    );
\life_control[2]_i_340\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \life_control_reg[2]_i_125_0\(6),
      I2 => \life_control_reg[2]_i_125_0\(7),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \life_control[2]_i_340_n_0\
    );
\life_control[2]_i_341\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \life_control_reg[2]_i_125_0\(4),
      I2 => \life_control_reg[2]_i_125_0\(5),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \life_control[2]_i_341_n_0\
    );
\life_control[2]_i_342\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \life_control_reg[2]_i_125_0\(2),
      I2 => \life_control_reg[2]_i_125_0\(3),
      I3 => \^sprite_x_reg[15]_0\(3),
      O => \life_control[2]_i_342_n_0\
    );
\life_control[2]_i_343\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \life_control_reg[2]_i_125_0\(0),
      I2 => \life_control_reg[2]_i_125_0\(1),
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \life_control[2]_i_343_n_0\
    );
\life_control[2]_i_344\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \life_control_reg[2]_i_125_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \life_control_reg[2]_i_125_0\(7),
      O => \life_control[2]_i_344_n_0\
    );
\life_control[2]_i_345\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \life_control_reg[2]_i_125_0\(4),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => \life_control_reg[2]_i_125_0\(5),
      O => \life_control[2]_i_345_n_0\
    );
\life_control[2]_i_346\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \life_control_reg[2]_i_125_0\(2),
      I2 => \^sprite_x_reg[15]_0\(3),
      I3 => \life_control_reg[2]_i_125_0\(3),
      O => \life_control[2]_i_346_n_0\
    );
\life_control[2]_i_347\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \life_control_reg[2]_i_125_0\(0),
      I2 => \^sprite_x_reg[15]_0\(1),
      I3 => \life_control_reg[2]_i_125_0\(1),
      O => \life_control[2]_i_347_n_0\
    );
\life_control[2]_i_405\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \^sprite_x_reg[15]_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => p_0_in(2),
      O => \life_control[2]_i_405_n_0\
    );
\life_control[2]_i_406\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \life_control_reg[2]_i_125_0\(4),
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => p_0_in(0),
      O => \life_control[2]_i_406_n_0\
    );
\life_control[2]_i_409\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \^sprite_x_reg[15]_0\(6),
      I2 => p_0_in(2),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \life_control[2]_i_409_n_0\
    );
\life_control[2]_i_410\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \life_control_reg[2]_i_125_0\(4),
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => p_0_in(0),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \life_control[2]_i_410_n_0\
    );
\life_control[2]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => CO(0),
      I1 => sw(0),
      I2 => sw(1),
      I3 => life_control682_in,
      I4 => \life_control[2]_i_126_n_0\,
      I5 => \life_control[2]_i_127_n_0\,
      O => sw_0_sn_1
    );
\life_control_reg[2]_i_125\: unisim.vcomponents.CARRY4
     port map (
      CI => \life_control_reg[2]_i_217_n_0\,
      CO(3) => life_control682_in,
      CO(2) => \life_control_reg[2]_i_125_n_1\,
      CO(1) => \life_control_reg[2]_i_125_n_2\,
      CO(0) => \life_control_reg[2]_i_125_n_3\,
      CYINIT => '0',
      DI(3) => \life_control[2]_i_218_n_0\,
      DI(2) => \life_control[2]_i_219_n_0\,
      DI(1) => \life_control[2]_i_220_n_0\,
      DI(0) => \life_control[2]_i_221_n_0\,
      O(3 downto 0) => \NLW_life_control_reg[2]_i_125_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_222_n_0\,
      S(2) => \life_control[2]_i_223_n_0\,
      S(1) => \life_control[2]_i_224_n_0\,
      S(0) => \life_control[2]_i_225_n_0\
    );
\life_control_reg[2]_i_215\: unisim.vcomponents.CARRY4
     port map (
      CI => \life_control_reg[2]_i_331_n_0\,
      CO(3) => \sprite_x_reg[14]_1\(0),
      CO(2) => \life_control_reg[2]_i_215_n_1\,
      CO(1) => \life_control_reg[2]_i_215_n_2\,
      CO(0) => \life_control_reg[2]_i_215_n_3\,
      CYINIT => '0',
      DI(3) => \life_control[2]_i_332_n_0\,
      DI(2) => \life_control[2]_i_333_n_0\,
      DI(1) => \life_control[2]_i_334_n_0\,
      DI(0) => \life_control[2]_i_335_n_0\,
      O(3 downto 0) => \NLW_life_control_reg[2]_i_215_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_336_n_0\,
      S(2) => \life_control[2]_i_337_n_0\,
      S(1) => \life_control[2]_i_338_n_0\,
      S(0) => \life_control[2]_i_339_n_0\
    );
\life_control_reg[2]_i_217\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \life_control_reg[2]_i_217_n_0\,
      CO(2) => \life_control_reg[2]_i_217_n_1\,
      CO(1) => \life_control_reg[2]_i_217_n_2\,
      CO(0) => \life_control_reg[2]_i_217_n_3\,
      CYINIT => '1',
      DI(3) => \life_control[2]_i_340_n_0\,
      DI(2) => \life_control[2]_i_341_n_0\,
      DI(1) => \life_control[2]_i_342_n_0\,
      DI(0) => \life_control[2]_i_343_n_0\,
      O(3 downto 0) => \NLW_life_control_reg[2]_i_217_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_344_n_0\,
      S(2) => \life_control[2]_i_345_n_0\,
      S(1) => \life_control[2]_i_346_n_0\,
      S(0) => \life_control[2]_i_347_n_0\
    );
\life_control_reg[2]_i_331\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \life_control_reg[2]_i_331_n_0\,
      CO(2) => \life_control_reg[2]_i_331_n_1\,
      CO(1) => \life_control_reg[2]_i_331_n_2\,
      CO(0) => \life_control_reg[2]_i_331_n_3\,
      CYINIT => '0',
      DI(3) => \life_control[2]_i_405_n_0\,
      DI(2) => \life_control[2]_i_406_n_0\,
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => \NLW_life_control_reg[2]_i_331_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_409_n_0\,
      S(2) => \life_control[2]_i_410_n_0\,
      S(1 downto 0) => \life_control_reg[2]_i_215_0\(1 downto 0)
    );
\sprite_x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__3_n_0\,
      D => D(0),
      Q => \^sprite_x_reg[15]_0\(0),
      R => '0'
    );
\sprite_x_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__3_n_0\,
      D => sprite_x0(10),
      Q => \^sprite_x_reg[15]_0\(10),
      R => '0'
    );
\sprite_x_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__3_n_0\,
      D => sprite_x0(11),
      Q => \^sprite_x_reg[15]_0\(11),
      R => '0'
    );
\sprite_x_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__3_n_0\,
      D => sprite_x0(12),
      Q => \^sprite_x_reg[15]_0\(12),
      R => '0'
    );
\sprite_x_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[8]_i_1_n_0\,
      CO(3) => \sprite_x_reg[12]_i_1_n_0\,
      CO(2) => \sprite_x_reg[12]_i_1_n_1\,
      CO(1) => \sprite_x_reg[12]_i_1_n_2\,
      CO(0) => \sprite_x_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sprite_x0(12 downto 9),
      S(3 downto 0) => \sprite_x_reg[15]_1\(11 downto 8)
    );
\sprite_x_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__3_n_0\,
      D => sprite_x0(13),
      Q => \^sprite_x_reg[15]_0\(13),
      R => '0'
    );
\sprite_x_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__3_n_0\,
      D => sprite_x0(14),
      Q => \^sprite_x_reg[15]_0\(14),
      R => '0'
    );
\sprite_x_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__3_n_0\,
      D => sprite_x0(15),
      Q => \^sprite_x_reg[15]_0\(15),
      R => '0'
    );
\sprite_x_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sprite_x_reg[15]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sprite_x_reg[15]_i_1_n_2\,
      CO(0) => \sprite_x_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sprite_x_reg[15]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => sprite_x0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => \sprite_x_reg[15]_1\(14 downto 12)
    );
\sprite_x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__3_n_0\,
      D => sprite_x0(1),
      Q => \^sprite_x_reg[15]_0\(1),
      R => '0'
    );
\sprite_x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__3_n_0\,
      D => sprite_x0(2),
      Q => \^sprite_x_reg[15]_0\(2),
      R => '0'
    );
\sprite_x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__3_n_0\,
      D => sprite_x0(3),
      Q => \^sprite_x_reg[15]_0\(3),
      R => '0'
    );
\sprite_x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__3_n_0\,
      D => sprite_x0(4),
      Q => \^sprite_x_reg[15]_0\(4),
      R => '0'
    );
\sprite_x_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[4]_i_1_n_0\,
      CO(2) => \sprite_x_reg[4]_i_1_n_1\,
      CO(1) => \sprite_x_reg[4]_i_1_n_2\,
      CO(0) => \sprite_x_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \sprite_x_reg[15]_1\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => sprite_x0(4 downto 1),
      S(3 downto 1) => \sprite_x_reg[4]_1\(2 downto 0),
      S(0) => \sprite_x_reg[15]_1\(0)
    );
\sprite_x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__3_n_0\,
      D => sprite_x0(5),
      Q => \^sprite_x_reg[15]_0\(5),
      R => '0'
    );
\sprite_x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__3_n_0\,
      D => sprite_x0(6),
      Q => \^sprite_x_reg[15]_0\(6),
      R => '0'
    );
\sprite_x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__3_n_0\,
      D => sprite_x0(7),
      Q => \^sprite_x_reg[15]_0\(7),
      R => '0'
    );
\sprite_x_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__3_n_0\,
      D => sprite_x0(8),
      Q => \^sprite_x_reg[15]_0\(8),
      R => '0'
    );
\sprite_x_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[4]_i_1_n_0\,
      CO(3) => \sprite_x_reg[8]_i_1_n_0\,
      CO(2) => \sprite_x_reg[8]_i_1_n_1\,
      CO(1) => \sprite_x_reg[8]_i_1_n_2\,
      CO(0) => \sprite_x_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sprite_x0(8 downto 5),
      S(3 downto 0) => \sprite_x_reg[15]_1\(7 downto 4)
    );
\sprite_x_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__3_n_0\,
      D => sprite_x0(9),
      Q => \^sprite_x_reg[15]_0\(9),
      R => '0'
    );
\sprite_y[11]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => shoot_signal_stage2_e4,
      O => \sprite_y[11]_i_2__3_n_0\
    );
\sprite_y[11]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => shoot_signal_stage2_e4,
      O => \sprite_y[11]_i_3__3_n_0\
    );
\sprite_y[11]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => shoot_signal_stage2_e4,
      O => \sprite_y[11]_i_4__3_n_0\
    );
\sprite_y[11]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => shoot_signal_stage2_e4,
      O => \sprite_y[11]_i_5__3_n_0\
    );
\sprite_y[15]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \sprite_y[7]_i_2__3_n_0\,
      I1 => \sprite_y[7]_i_3__3_n_0\,
      I2 => \sprite_y[7]_i_4__3_n_0\,
      I3 => sprite_y20_in,
      I4 => \sprite_y[7]_i_6__3_n_0\,
      O => \sprite_y[15]_i_1__3_n_0\
    );
\sprite_y[15]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[15]_0\,
      I1 => shoot_signal_stage2_e4,
      O => \sprite_y[15]_i_3__3_n_0\
    );
\sprite_y[15]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => shoot_signal_stage2_e4,
      O => \sprite_y[15]_i_4__3_n_0\
    );
\sprite_y[15]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => shoot_signal_stage2_e4,
      O => \sprite_y[15]_i_5__3_n_0\
    );
\sprite_y[15]_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => shoot_signal_stage2_e4,
      O => \sprite_y[15]_i_6__3_n_0\
    );
\sprite_y[3]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => shoot_signal_stage2_e4,
      O => \sprite_y[3]_i_2__3_n_0\
    );
\sprite_y[3]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[3]_0\,
      I1 => shoot_signal_stage2_e4,
      O => \sprite_y[3]_i_3__3_n_0\
    );
\sprite_y[3]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => shoot_signal_stage2_e4,
      O => \sprite_y[3]_i_4__3_n_0\
    );
\sprite_y[3]_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sprite_y_reg[0]_0\,
      I1 => shoot_signal_stage2_e4,
      O => \sprite_y[3]_i_6__3_n_0\
    );
\sprite_y[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \sprite_y[7]_i_2__3_n_0\,
      I1 => \sprite_y[7]_i_3__3_n_0\,
      I2 => \sprite_y[7]_i_4__3_n_0\,
      I3 => sprite_y20_in,
      I4 => \sprite_y[7]_i_6__3_n_0\,
      I5 => \sprite_y_reg[6]_i_1__3_n_7\,
      O => \sprite_y[4]_i_1__3_n_0\
    );
\sprite_y[6]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => shoot_signal_stage2_e4,
      O => \sprite_y[6]_i_2__3_n_0\
    );
\sprite_y[6]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => shoot_signal_stage2_e4,
      O => \sprite_y[6]_i_3__3_n_0\
    );
\sprite_y[6]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => shoot_signal_stage2_e4,
      O => \sprite_y[6]_i_4__3_n_0\
    );
\sprite_y[6]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(0),
      I1 => shoot_signal_stage2_e4,
      O => \sprite_y[6]_i_5__3_n_0\
    );
\sprite_y[7]_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => shoot_signal_stage2_e4,
      I2 => \^sprite_y_reg[12]_0\,
      O => \sprite_y[7]_i_10__3_n_0\
    );
\sprite_y[7]_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => shoot_signal_stage2_e4,
      I2 => \^sprite_y_reg[10]_0\,
      O => \sprite_y[7]_i_11__3_n_0\
    );
\sprite_y[7]_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => shoot_signal_stage2_e4,
      I2 => \^sprite_y_reg[9]_0\,
      O => \sprite_y[7]_i_12__3_n_0\
    );
\sprite_y[7]_i_13__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => shoot_signal_stage2_e4,
      I2 => \^sprite_y_reg[15]_0\,
      O => \sprite_y[7]_i_13__3_n_0\
    );
\sprite_y[7]_i_14__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => shoot_signal_stage2_e4,
      I2 => \^sprite_y_reg[13]_0\,
      O => \sprite_y[7]_i_14__3_n_0\
    );
\sprite_y[7]_i_15__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => shoot_signal_stage2_e4,
      I2 => \^sprite_y_reg[11]_0\,
      O => \sprite_y[7]_i_15__3_n_0\
    );
\sprite_y[7]_i_16__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => shoot_signal_stage2_e4,
      I2 => \^sprite_y_reg[8]_0\,
      O => \sprite_y[7]_i_16__3_n_0\
    );
\sprite_y[7]_i_17__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => shoot_signal_stage2_e4,
      I2 => \^sprite_y_reg[0]_0\,
      O => \sprite_y[7]_i_17__3_n_0\
    );
\sprite_y[7]_i_18__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => \^sprite_y_reg[6]_1\,
      I2 => shoot_signal_stage2_e4,
      O => \sprite_y[7]_i_18__3_n_0\
    );
\sprite_y[7]_i_19__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => shoot_signal_stage2_e4,
      O => \sprite_y[7]_i_19__3_n_0\
    );
\sprite_y[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \sprite_y[7]_i_2__3_n_0\,
      I1 => \sprite_y[7]_i_3__3_n_0\,
      I2 => \sprite_y[7]_i_4__3_n_0\,
      I3 => sprite_y20_in,
      I4 => \sprite_y[7]_i_6__3_n_0\,
      I5 => \sprite_y_reg[6]_i_1__3_n_4\,
      O => \sprite_y[7]_i_1__3_n_0\
    );
\sprite_y[7]_i_20__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => shoot_signal_stage2_e4,
      I2 => \^sprite_y_reg[3]_0\,
      O => \sprite_y[7]_i_20__3_n_0\
    );
\sprite_y[7]_i_21__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^sprite_y_reg[0]_0\,
      I1 => shoot_signal_stage2_e4,
      I2 => \^sprite_y_reg[1]_0\,
      O => \sprite_y[7]_i_21__3_n_0\
    );
\sprite_y[7]_i_22__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => \^sprite_y_reg[6]_1\,
      I2 => shoot_signal_stage2_e4,
      O => \sprite_y[7]_i_22__3_n_0\
    );
\sprite_y[7]_i_23__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CE"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(0),
      I1 => shoot_signal_stage2_e4,
      I2 => \^sprite_y_reg[5]_0\,
      O => \sprite_y[7]_i_23__3_n_0\
    );
\sprite_y[7]_i_24__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[3]_0\,
      I1 => shoot_signal_stage2_e4,
      I2 => \^sprite_y_reg[2]_0\,
      O => \sprite_y[7]_i_24__3_n_0\
    );
\sprite_y[7]_i_25__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => shoot_signal_stage2_e4,
      I2 => \^sprite_y_reg[0]_0\,
      O => \sprite_y[7]_i_25__3_n_0\
    );
\sprite_y[7]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A080A080A0A0A08"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => \^sprite_y_reg[8]_0\,
      I2 => shoot_signal_stage2_e4,
      I3 => \^sprite_y_reg[7]_0\(1),
      I4 => \^sprite_y_reg[6]_1\,
      I5 => \sprite_y[7]_i_7__3_n_0\,
      O => \sprite_y[7]_i_2__3_n_0\
    );
\sprite_y[7]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => shoot_signal_stage2_e4,
      I2 => \^sprite_y_reg[10]_0\,
      O => \sprite_y[7]_i_3__3_n_0\
    );
\sprite_y[7]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => shoot_signal_stage2_e4,
      I2 => \^sprite_y_reg[12]_0\,
      O => \sprite_y[7]_i_4__3_n_0\
    );
\sprite_y[7]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[15]_0\,
      I1 => shoot_signal_stage2_e4,
      I2 => \^sprite_y_reg[14]_0\,
      O => \sprite_y[7]_i_6__3_n_0\
    );
\sprite_y[7]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000D"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => \sprite_y[7]_i_17__3_n_0\,
      I2 => \^sprite_y_reg[3]_0\,
      I3 => \^sprite_y_reg[5]_0\,
      I4 => \^sprite_y_reg[7]_0\(0),
      I5 => shoot_signal_stage2_e4,
      O => \sprite_y[7]_i_7__3_n_0\
    );
\sprite_y[7]_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[15]_0\,
      I1 => shoot_signal_stage2_e4,
      I2 => \^sprite_y_reg[14]_0\,
      O => \sprite_y[7]_i_9__3_n_0\
    );
\sprite_y_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__3_n_7\,
      Q => \^sprite_y_reg[0]_0\,
      R => \sprite_y[15]_i_1__3_n_0\
    );
\sprite_y_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__3_n_5\,
      Q => \^sprite_y_reg[10]_0\,
      R => \sprite_y[15]_i_1__3_n_0\
    );
\sprite_y_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__3_n_4\,
      Q => \^sprite_y_reg[11]_0\,
      R => \sprite_y[15]_i_1__3_n_0\
    );
\sprite_y_reg[11]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[6]_i_1__3_n_0\,
      CO(3) => \sprite_y_reg[11]_i_1__3_n_0\,
      CO(2) => \sprite_y_reg[11]_i_1__3_n_1\,
      CO(1) => \sprite_y_reg[11]_i_1__3_n_2\,
      CO(0) => \sprite_y_reg[11]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sprite_y_reg[11]_i_1__3_n_4\,
      O(2) => \sprite_y_reg[11]_i_1__3_n_5\,
      O(1) => \sprite_y_reg[11]_i_1__3_n_6\,
      O(0) => \sprite_y_reg[11]_i_1__3_n_7\,
      S(3) => \sprite_y[11]_i_2__3_n_0\,
      S(2) => \sprite_y[11]_i_3__3_n_0\,
      S(1) => \sprite_y[11]_i_4__3_n_0\,
      S(0) => \sprite_y[11]_i_5__3_n_0\
    );
\sprite_y_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__3_n_7\,
      Q => \^sprite_y_reg[12]_0\,
      R => \sprite_y[15]_i_1__3_n_0\
    );
\sprite_y_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__3_n_6\,
      Q => \^sprite_y_reg[13]_0\,
      R => \sprite_y[15]_i_1__3_n_0\
    );
\sprite_y_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__3_n_5\,
      Q => \^sprite_y_reg[14]_0\,
      R => \sprite_y[15]_i_1__3_n_0\
    );
\sprite_y_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__3_n_4\,
      Q => \^sprite_y_reg[15]_0\,
      R => \sprite_y[15]_i_1__3_n_0\
    );
\sprite_y_reg[15]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[11]_i_1__3_n_0\,
      CO(3) => \NLW_sprite_y_reg[15]_i_2__3_CO_UNCONNECTED\(3),
      CO(2) => \sprite_y_reg[15]_i_2__3_n_1\,
      CO(1) => \sprite_y_reg[15]_i_2__3_n_2\,
      CO(0) => \sprite_y_reg[15]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sprite_y_reg[15]_i_2__3_n_4\,
      O(2) => \sprite_y_reg[15]_i_2__3_n_5\,
      O(1) => \sprite_y_reg[15]_i_2__3_n_6\,
      O(0) => \sprite_y_reg[15]_i_2__3_n_7\,
      S(3) => \sprite_y[15]_i_3__3_n_0\,
      S(2) => \sprite_y[15]_i_4__3_n_0\,
      S(1) => \sprite_y[15]_i_5__3_n_0\,
      S(0) => \sprite_y[15]_i_6__3_n_0\
    );
\sprite_y_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__3_n_6\,
      Q => \^sprite_y_reg[1]_0\,
      R => \sprite_y[15]_i_1__3_n_0\
    );
\sprite_y_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__3_n_5\,
      Q => \^sprite_y_reg[2]_0\,
      R => \sprite_y[15]_i_1__3_n_0\
    );
\sprite_y_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__3_n_4\,
      Q => \^sprite_y_reg[3]_0\,
      R => \sprite_y[15]_i_1__3_n_0\
    );
\sprite_y_reg[3]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_reg[3]_i_1__3_n_0\,
      CO(2) => \sprite_y_reg[3]_i_1__3_n_1\,
      CO(1) => \sprite_y_reg[3]_i_1__3_n_2\,
      CO(0) => \sprite_y_reg[3]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sprite_y[3]_i_2__3_n_0\,
      DI(0) => '0',
      O(3) => \sprite_y_reg[3]_i_1__3_n_4\,
      O(2) => \sprite_y_reg[3]_i_1__3_n_5\,
      O(1) => \sprite_y_reg[3]_i_1__3_n_6\,
      O(0) => \sprite_y_reg[3]_i_1__3_n_7\,
      S(3) => \sprite_y[3]_i_3__3_n_0\,
      S(2) => \sprite_y[3]_i_4__3_n_0\,
      S(1) => S(0),
      S(0) => \sprite_y[3]_i_6__3_n_0\
    );
\sprite_y_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y[4]_i_1__3_n_0\,
      Q => \^sprite_y_reg[7]_0\(0),
      R => '0'
    );
\sprite_y_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[6]_i_1__3_n_6\,
      Q => \^sprite_y_reg[5]_0\,
      R => \sprite_y[15]_i_1__3_n_0\
    );
\sprite_y_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[6]_i_1__3_n_5\,
      Q => \^sprite_y_reg[6]_1\,
      R => \sprite_y[15]_i_1__3_n_0\
    );
\sprite_y_reg[6]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_1__3_n_0\,
      CO(3) => \sprite_y_reg[6]_i_1__3_n_0\,
      CO(2) => \sprite_y_reg[6]_i_1__3_n_1\,
      CO(1) => \sprite_y_reg[6]_i_1__3_n_2\,
      CO(0) => \sprite_y_reg[6]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sprite_y_reg[6]_i_1__3_n_4\,
      O(2) => \sprite_y_reg[6]_i_1__3_n_5\,
      O(1) => \sprite_y_reg[6]_i_1__3_n_6\,
      O(0) => \sprite_y_reg[6]_i_1__3_n_7\,
      S(3) => \sprite_y[6]_i_2__3_n_0\,
      S(2) => \sprite_y[6]_i_3__3_n_0\,
      S(1) => \sprite_y[6]_i_4__3_n_0\,
      S(0) => \sprite_y[6]_i_5__3_n_0\
    );
\sprite_y_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y[7]_i_1__3_n_0\,
      Q => \^sprite_y_reg[7]_0\(1),
      R => '0'
    );
\sprite_y_reg[7]_i_5__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[7]_i_8__3_n_0\,
      CO(3) => sprite_y20_in,
      CO(2) => \sprite_y_reg[7]_i_5__3_n_1\,
      CO(1) => \sprite_y_reg[7]_i_5__3_n_2\,
      CO(0) => \sprite_y_reg[7]_i_5__3_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[7]_i_9__3_n_0\,
      DI(2) => \sprite_y[7]_i_10__3_n_0\,
      DI(1) => \sprite_y[7]_i_11__3_n_0\,
      DI(0) => \sprite_y[7]_i_12__3_n_0\,
      O(3 downto 0) => \NLW_sprite_y_reg[7]_i_5__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \sprite_y[7]_i_13__3_n_0\,
      S(2) => \sprite_y[7]_i_14__3_n_0\,
      S(1) => \sprite_y[7]_i_15__3_n_0\,
      S(0) => \sprite_y[7]_i_16__3_n_0\
    );
\sprite_y_reg[7]_i_8__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_reg[7]_i_8__3_n_0\,
      CO(2) => \sprite_y_reg[7]_i_8__3_n_1\,
      CO(1) => \sprite_y_reg[7]_i_8__3_n_2\,
      CO(0) => \sprite_y_reg[7]_i_8__3_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[7]_i_18__3_n_0\,
      DI(2) => \sprite_y[7]_i_19__3_n_0\,
      DI(1) => \sprite_y[7]_i_20__3_n_0\,
      DI(0) => \sprite_y[7]_i_21__3_n_0\,
      O(3 downto 0) => \NLW_sprite_y_reg[7]_i_8__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \sprite_y[7]_i_22__3_n_0\,
      S(2) => \sprite_y[7]_i_23__3_n_0\,
      S(1) => \sprite_y[7]_i_24__3_n_0\,
      S(0) => \sprite_y[7]_i_25__3_n_0\
    );
\sprite_y_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__3_n_7\,
      Q => \^sprite_y_reg[8]_0\,
      R => \sprite_y[15]_i_1__3_n_0\
    );
\sprite_y_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__3_n_6\,
      Q => \^sprite_y_reg[9]_0\,
      R => \sprite_y[15]_i_1__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_2 is
  port (
    finish_18 : out STD_LOGIC;
    \sprite_y_reg[1]_0\ : out STD_LOGIC;
    \sprite_y_reg[0]_0\ : out STD_LOGIC;
    \sprite_y_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_reg[6]_1\ : out STD_LOGIC;
    \sprite_y_reg[5]_0\ : out STD_LOGIC;
    \sprite_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_x_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[9]_0\ : out STD_LOGIC;
    \sprite_y_reg[8]_0\ : out STD_LOGIC;
    \sprite_y_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y_reg[2]_0\ : out STD_LOGIC;
    \sprite_y_reg[3]_0\ : out STD_LOGIC;
    \sprite_y_reg[14]_0\ : out STD_LOGIC;
    \sprite_y_reg[15]_0\ : out STD_LOGIC;
    \sprite_y_reg[12]_0\ : out STD_LOGIC;
    \sprite_y_reg[13]_0\ : out STD_LOGIC;
    \sprite_y_reg[10]_0\ : out STD_LOGIC;
    \sprite_y_reg[11]_0\ : out STD_LOGIC;
    \sprite_y_reg[6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[14]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sx_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[10]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[14]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sw[0]\ : out STD_LOGIC;
    \sprite_x_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v_sync : in STD_LOGIC;
    shoot_signal_stage2_e6 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \bias_reg[3]_i_1873_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[3]_i_3150\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1875\ : in STD_LOGIC;
    \bias_reg[3]_i_1886\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2498_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2498_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1873_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1164_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_667\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \life_control_reg[2]_i_81_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    shoot_x : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_in : in STD_LOGIC;
    \life_control[2]_i_8\ : in STD_LOGIC;
    life_control268_in : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \life_control_reg[2]_i_171_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \sprite_x_reg[4]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_2 : entity is "sprite_compositor_e_projectile";
end design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_2;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_2 is
  signal \bias[3]_i_2503_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2504_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2505_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2506_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2938_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2939_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2940_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2941_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3154_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3155_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3156_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3157_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1873_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1873_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1873_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1873_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2498_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2498_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2498_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2498_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2933_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2933_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2933_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2933_n_3\ : STD_LOGIC;
  signal life_control585_in : STD_LOGIC;
  signal life_control686_in : STD_LOGIC;
  signal \life_control[2]_i_174_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_175_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_176_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_177_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_178_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_179_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_180_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_181_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_182_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_183_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_293_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_294_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_295_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_296_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_297_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_298_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_299_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_300_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_301_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_302_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_303_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_304_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_305_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_306_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_307_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_308_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_309_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_380_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_381_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_384_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_385_n_0\ : STD_LOGIC;
  signal \life_control_reg[2]_i_171_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_171_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_171_n_3\ : STD_LOGIC;
  signal \life_control_reg[2]_i_173_n_0\ : STD_LOGIC;
  signal \life_control_reg[2]_i_173_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_173_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_173_n_3\ : STD_LOGIC;
  signal \life_control_reg[2]_i_292_n_0\ : STD_LOGIC;
  signal \life_control_reg[2]_i_292_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_292_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_292_n_3\ : STD_LOGIC;
  signal \life_control_reg[2]_i_81_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_81_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_81_n_3\ : STD_LOGIC;
  signal sprite_x0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \sprite_x_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sprite_x_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal sprite_y20_in : STD_LOGIC;
  signal \sprite_y[11]_i_2__4_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_3__4_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_4__4_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_5__4_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_1__4_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_3__4_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_4__4_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_5__4_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_6__4_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_2__4_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_3__4_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_4__4_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_6__4_n_0\ : STD_LOGIC;
  signal \sprite_y[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_2__4_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_3__4_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_4__4_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_5__4_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_10__4_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_11__4_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_12__4_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_13__4_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_14__4_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_15__4_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_16__4_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_17__4_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_18__4_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_19__4_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_20__4_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_21__4_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_22__4_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_23__4_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_24__4_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_25__4_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_2__4_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_3__4_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_4__4_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_6__4_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_7__4_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_9__4_n_0\ : STD_LOGIC;
  signal \^sprite_y_reg[0]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[10]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[11]_0\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__4_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__4_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__4_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__4_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__4_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__4_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__4_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__4_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[12]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[13]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[14]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[15]_0\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__4_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__4_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__4_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__4_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__4_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__4_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__4_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[1]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[2]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[3]_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__4_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__4_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__4_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__4_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__4_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__4_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__4_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[5]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[6]_1\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__4_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__4_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__4_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__4_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__4_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__4_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__4_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[7]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sprite_y_reg[7]_i_5__4_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_5__4_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_5__4_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__4_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__4_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__4_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__4_n_3\ : STD_LOGIC;
  signal \^sprite_y_reg[8]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[9]_0\ : STD_LOGIC;
  signal \NLW_bias_reg[3]_i_1164_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_1164_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1873_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2498_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2933_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_171_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_173_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_292_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_81_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_x_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sprite_x_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_y_reg[15]_i_2__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_y_reg[7]_i_5__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_y_reg[7]_i_8__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \life_control[2]_i_182\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \life_control[2]_i_309\ : label is "soft_lutpair154";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_171\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_173\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_292\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_81\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sprite_x_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \sprite_y[7]_i_17__4\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sprite_y[7]_i_3__4\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \sprite_y[7]_i_4__4\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sprite_y[7]_i_6__4\ : label is "soft_lutpair155";
  attribute ADDER_THRESHOLD of \sprite_y_reg[11]_i_1__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[15]_i_2__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[3]_i_1__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[6]_i_1__4\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \sprite_y_reg[7]_i_5__4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \sprite_y_reg[7]_i_8__4\ : label is 11;
begin
  \sprite_x_reg[15]_0\(15 downto 0) <= \^sprite_x_reg[15]_0\(15 downto 0);
  \sprite_y_reg[0]_0\ <= \^sprite_y_reg[0]_0\;
  \sprite_y_reg[10]_0\ <= \^sprite_y_reg[10]_0\;
  \sprite_y_reg[11]_0\ <= \^sprite_y_reg[11]_0\;
  \sprite_y_reg[12]_0\ <= \^sprite_y_reg[12]_0\;
  \sprite_y_reg[13]_0\ <= \^sprite_y_reg[13]_0\;
  \sprite_y_reg[14]_0\ <= \^sprite_y_reg[14]_0\;
  \sprite_y_reg[15]_0\ <= \^sprite_y_reg[15]_0\;
  \sprite_y_reg[1]_0\ <= \^sprite_y_reg[1]_0\;
  \sprite_y_reg[2]_0\ <= \^sprite_y_reg[2]_0\;
  \sprite_y_reg[3]_0\ <= \^sprite_y_reg[3]_0\;
  \sprite_y_reg[5]_0\ <= \^sprite_y_reg[5]_0\;
  \sprite_y_reg[6]_1\ <= \^sprite_y_reg[6]_1\;
  \sprite_y_reg[7]_0\(1 downto 0) <= \^sprite_y_reg[7]_0\(1 downto 0);
  \sprite_y_reg[8]_0\ <= \^sprite_y_reg[8]_0\;
  \sprite_y_reg[9]_0\ <= \^sprite_y_reg[9]_0\;
\bias[3]_i_1880\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => Q(13),
      I2 => \^sprite_y_reg[15]_0\,
      I3 => Q(14),
      O => \sprite_y_reg[14]_1\(3)
    );
\bias[3]_i_1881\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => Q(11),
      I2 => \^sprite_y_reg[13]_0\,
      I3 => Q(12),
      O => \sprite_y_reg[14]_1\(2)
    );
\bias[3]_i_1882\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => Q(9),
      I2 => \^sprite_y_reg[11]_0\,
      I3 => Q(10),
      O => \sprite_y_reg[14]_1\(1)
    );
\bias[3]_i_1883\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => Q(7),
      I2 => \^sprite_y_reg[9]_0\,
      I3 => Q(8),
      O => \sprite_y_reg[14]_1\(0)
    );
\bias[3]_i_1891\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_1873_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => \bias_reg[3]_i_1873_0\(15),
      O => \sprite_x_reg[14]_0\(3)
    );
\bias[3]_i_1892\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_1873_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => \bias_reg[3]_i_1873_0\(13),
      O => \sprite_x_reg[14]_0\(2)
    );
\bias[3]_i_1893\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_1873_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \bias_reg[3]_i_1873_0\(11),
      O => \sprite_x_reg[14]_0\(1)
    );
\bias[3]_i_1894\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_1873_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \bias_reg[3]_i_1873_0\(9),
      O => \sprite_x_reg[14]_0\(0)
    );
\bias[3]_i_2503\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_1873_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => \bias_reg[3]_i_1873_0\(15),
      O => \bias[3]_i_2503_n_0\
    );
\bias[3]_i_2504\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1873_0\(13),
      I2 => \^sprite_x_reg[15]_0\(14),
      I3 => \bias_reg[3]_i_1873_0\(14),
      O => \bias[3]_i_2504_n_0\
    );
\bias[3]_i_2505\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_1873_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => \bias_reg[3]_i_1873_0\(13),
      O => \bias[3]_i_2505_n_0\
    );
\bias[3]_i_2506\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1873_0\(11),
      I2 => \^sprite_x_reg[15]_0\(12),
      I3 => \bias_reg[3]_i_1873_0\(12),
      O => \bias[3]_i_2506_n_0\
    );
\bias[3]_i_2508\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(0),
      I1 => Q(3),
      I2 => \^sprite_y_reg[5]_0\,
      I3 => Q(4),
      O => \sprite_y_reg[4]_0\(2)
    );
\bias[3]_i_2509\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_y_reg[3]_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^sprite_y_reg[2]_0\,
      O => \sprite_y_reg[4]_0\(1)
    );
\bias[3]_i_2510\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => \bias_reg[3]_i_1875\,
      I2 => Q(0),
      I3 => \^sprite_y_reg[0]_0\,
      O => \sprite_y_reg[4]_0\(0)
    );
\bias[3]_i_2511\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => Q(5),
      I2 => \^sprite_y_reg[7]_0\(1),
      I3 => Q(6),
      O => \sprite_y_reg[6]_2\(0)
    );
\bias[3]_i_2520\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => Q(13),
      I2 => \^sprite_y_reg[15]_0\,
      I3 => Q(14),
      O => \sprite_y_reg[14]_2\(3)
    );
\bias[3]_i_2521\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => Q(12),
      I2 => \^sprite_y_reg[14]_0\,
      I3 => Q(13),
      O => \sprite_y_reg[14]_2\(2)
    );
\bias[3]_i_2522\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => Q(11),
      I2 => \^sprite_y_reg[13]_0\,
      I3 => Q(12),
      O => \sprite_y_reg[14]_2\(1)
    );
\bias[3]_i_2523\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => Q(10),
      I2 => \^sprite_y_reg[12]_0\,
      I3 => Q(11),
      O => \sprite_y_reg[14]_2\(0)
    );
\bias[3]_i_2525\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \bias_reg[3]_i_1873_0\(4),
      I2 => \bias_reg[3]_i_1873_0\(5),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \sprite_x_reg[4]_0\(0)
    );
\bias[3]_i_2528\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \bias_reg[3]_i_1873_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \bias_reg[3]_i_1873_0\(7),
      O => \sprite_x_reg[6]_0\(2)
    );
\bias[3]_i_2530\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_1873_0\(3),
      I2 => \^sprite_x_reg[15]_0\(2),
      I3 => \bias_reg[3]_i_1873_0\(2),
      O => \sprite_x_reg[6]_0\(1)
    );
\bias[3]_i_2531\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1873_0\(1),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \bias_reg[3]_i_1886\,
      O => \sprite_x_reg[6]_0\(0)
    );
\bias[3]_i_2938\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_1873_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \bias_reg[3]_i_1873_0\(11),
      O => \bias[3]_i_2938_n_0\
    );
\bias[3]_i_2939\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1873_0\(9),
      I2 => \^sprite_x_reg[15]_0\(10),
      I3 => \bias_reg[3]_i_1873_0\(10),
      O => \bias[3]_i_2939_n_0\
    );
\bias[3]_i_2940\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_1873_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \bias_reg[3]_i_1873_0\(9),
      O => \bias[3]_i_2940_n_0\
    );
\bias[3]_i_2941\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1873_0\(7),
      I2 => \^sprite_x_reg[15]_0\(8),
      I3 => \bias_reg[3]_i_1873_0\(8),
      O => \bias[3]_i_2941_n_0\
    );
\bias[3]_i_2947\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => Q(9),
      I2 => \^sprite_y_reg[11]_0\,
      I3 => Q(10),
      O => \sprite_y_reg[10]_1\(3)
    );
\bias[3]_i_2948\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => Q(8),
      I2 => \^sprite_y_reg[10]_0\,
      I3 => Q(9),
      O => \sprite_y_reg[10]_1\(2)
    );
\bias[3]_i_2949\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => Q(7),
      I2 => \^sprite_y_reg[9]_0\,
      I3 => Q(8),
      O => \sprite_y_reg[10]_1\(1)
    );
\bias[3]_i_2950\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => Q(6),
      I2 => \^sprite_y_reg[8]_0\,
      I3 => Q(7),
      O => \sprite_y_reg[10]_1\(0)
    );
\bias[3]_i_3154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \bias_reg[3]_i_1873_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \bias_reg[3]_i_1873_0\(7),
      O => \bias[3]_i_3154_n_0\
    );
\bias[3]_i_3155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1873_0\(5),
      I2 => \^sprite_x_reg[15]_0\(6),
      I3 => \bias_reg[3]_i_1873_0\(6),
      O => \bias[3]_i_3155_n_0\
    );
\bias[3]_i_3156\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1873_0\(5),
      I2 => \^sprite_x_reg[15]_0\(4),
      O => \bias[3]_i_3156_n_0\
    );
\bias[3]_i_3157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \bias_reg[3]_i_1873_0\(4),
      O => \bias[3]_i_3157_n_0\
    );
\bias[3]_i_3161\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => Q(5),
      I2 => \^sprite_y_reg[7]_0\(1),
      I3 => Q(6),
      O => \sprite_y_reg[6]_0\(2)
    );
\bias[3]_i_3162\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => Q(5),
      I2 => \^sprite_y_reg[5]_0\,
      O => \sprite_y_reg[6]_0\(1)
    );
\bias[3]_i_3163\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => Q(4),
      O => \sprite_y_reg[6]_0\(0)
    );
\bias[3]_i_3271\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_3150\(0),
      O => \sprite_x_reg[3]_0\(3)
    );
\bias[3]_i_3272\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_1873_0\(2),
      O => \sprite_x_reg[3]_0\(2)
    );
\bias[3]_i_3273\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1873_0\(1),
      O => \sprite_x_reg[3]_0\(1)
    );
\bias[3]_i_3274\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \bias_reg[3]_i_1873_0\(0),
      O => \sprite_x_reg[3]_0\(0)
    );
\bias_reg[3]_i_1164\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1873_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_1164_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_sx_reg[15]\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bias_reg[3]_i_1164_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_667\(0)
    );
\bias_reg[3]_i_1873\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2498_n_0\,
      CO(3) => \bias_reg[3]_i_1873_n_0\,
      CO(2) => \bias_reg[3]_i_1873_n_1\,
      CO(1) => \bias_reg[3]_i_1873_n_2\,
      CO(0) => \bias_reg[3]_i_1873_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bias_reg[3]_i_1164_0\(3 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1873_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2503_n_0\,
      S(2) => \bias[3]_i_2504_n_0\,
      S(1) => \bias[3]_i_2505_n_0\,
      S(0) => \bias[3]_i_2506_n_0\
    );
\bias_reg[3]_i_2498\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2933_n_0\,
      CO(3) => \bias_reg[3]_i_2498_n_0\,
      CO(2) => \bias_reg[3]_i_2498_n_1\,
      CO(1) => \bias_reg[3]_i_2498_n_2\,
      CO(0) => \bias_reg[3]_i_2498_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bias_reg[3]_i_1873_1\(3 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2498_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2938_n_0\,
      S(2) => \bias[3]_i_2939_n_0\,
      S(1) => \bias[3]_i_2940_n_0\,
      S(0) => \bias[3]_i_2941_n_0\
    );
\bias_reg[3]_i_2933\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2498_0\(0),
      CO(3) => \bias_reg[3]_i_2933_n_0\,
      CO(2) => \bias_reg[3]_i_2933_n_1\,
      CO(1) => \bias_reg[3]_i_2933_n_2\,
      CO(0) => \bias_reg[3]_i_2933_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \bias_reg[3]_i_2498_1\(2 downto 0),
      DI(0) => \^sprite_x_reg[15]_0\(4),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2933_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3154_n_0\,
      S(2) => \bias[3]_i_3155_n_0\,
      S(1) => \bias[3]_i_3156_n_0\,
      S(0) => \bias[3]_i_3157_n_0\
    );
finish_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y[15]_i_1__4_n_0\,
      Q => finish_18,
      R => '0'
    );
\life_control[2]_i_174\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => shoot_x(2),
      I2 => shoot_x(3),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \life_control[2]_i_174_n_0\
    );
\life_control[2]_i_175\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => shoot_x(0),
      I2 => shoot_x(1),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \life_control[2]_i_175_n_0\
    );
\life_control[2]_i_176\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \life_control_reg[2]_i_81_0\(10),
      I2 => \life_control_reg[2]_i_81_0\(11),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \life_control[2]_i_176_n_0\
    );
\life_control[2]_i_177\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \life_control_reg[2]_i_81_0\(8),
      I2 => \life_control_reg[2]_i_81_0\(9),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \life_control[2]_i_177_n_0\
    );
\life_control[2]_i_178\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => shoot_x(2),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => shoot_x(3),
      O => \life_control[2]_i_178_n_0\
    );
\life_control[2]_i_179\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => shoot_x(0),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => shoot_x(1),
      O => \life_control[2]_i_179_n_0\
    );
\life_control[2]_i_180\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \life_control_reg[2]_i_81_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \life_control_reg[2]_i_81_0\(11),
      O => \life_control[2]_i_180_n_0\
    );
\life_control[2]_i_181\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \life_control_reg[2]_i_81_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \life_control_reg[2]_i_81_0\(9),
      O => \life_control[2]_i_181_n_0\
    );
\life_control[2]_i_182\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => \^sprite_y_reg[11]_0\,
      I2 => \^sprite_y_reg[8]_0\,
      I3 => \^sprite_y_reg[6]_1\,
      O => \life_control[2]_i_182_n_0\
    );
\life_control[2]_i_183\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => \^sprite_y_reg[7]_0\(0),
      I2 => \^sprite_y_reg[7]_0\(1),
      I3 => \^sprite_y_reg[9]_0\,
      I4 => \life_control[2]_i_309_n_0\,
      O => \life_control[2]_i_183_n_0\
    );
\life_control[2]_i_293\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(9),
      I1 => \^sprite_x_reg[15]_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => p_0_in(10),
      O => \life_control[2]_i_293_n_0\
    );
\life_control[2]_i_294\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(7),
      I1 => \^sprite_x_reg[15]_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => p_0_in(8),
      O => \life_control[2]_i_294_n_0\
    );
\life_control[2]_i_295\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => p_0_in(6),
      O => \life_control[2]_i_295_n_0\
    );
\life_control[2]_i_296\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \^sprite_x_reg[15]_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => p_0_in(4),
      O => \life_control[2]_i_296_n_0\
    );
\life_control[2]_i_297\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(9),
      I1 => \^sprite_x_reg[15]_0\(14),
      I2 => p_0_in(10),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \life_control[2]_i_297_n_0\
    );
\life_control[2]_i_298\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(7),
      I1 => \^sprite_x_reg[15]_0\(12),
      I2 => p_0_in(8),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \life_control[2]_i_298_n_0\
    );
\life_control[2]_i_299\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => p_0_in(6),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \life_control[2]_i_299_n_0\
    );
\life_control[2]_i_300\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \^sprite_x_reg[15]_0\(8),
      I2 => p_0_in(4),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \life_control[2]_i_300_n_0\
    );
\life_control[2]_i_301\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \life_control_reg[2]_i_81_0\(6),
      I2 => \life_control_reg[2]_i_81_0\(7),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \life_control[2]_i_301_n_0\
    );
\life_control[2]_i_302\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \life_control_reg[2]_i_81_0\(4),
      I2 => \life_control_reg[2]_i_81_0\(5),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \life_control[2]_i_302_n_0\
    );
\life_control[2]_i_303\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \life_control_reg[2]_i_81_0\(2),
      I2 => \life_control_reg[2]_i_81_0\(3),
      I3 => \^sprite_x_reg[15]_0\(3),
      O => \life_control[2]_i_303_n_0\
    );
\life_control[2]_i_304\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \life_control_reg[2]_i_81_0\(0),
      I2 => \life_control_reg[2]_i_81_0\(1),
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \life_control[2]_i_304_n_0\
    );
\life_control[2]_i_305\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \life_control_reg[2]_i_81_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \life_control_reg[2]_i_81_0\(7),
      O => \life_control[2]_i_305_n_0\
    );
\life_control[2]_i_306\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \life_control_reg[2]_i_81_0\(4),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => \life_control_reg[2]_i_81_0\(5),
      O => \life_control[2]_i_306_n_0\
    );
\life_control[2]_i_307\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \life_control_reg[2]_i_81_0\(2),
      I2 => \^sprite_x_reg[15]_0\(3),
      I3 => \life_control_reg[2]_i_81_0\(3),
      O => \life_control[2]_i_307_n_0\
    );
\life_control[2]_i_308\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \life_control_reg[2]_i_81_0\(0),
      I2 => \^sprite_x_reg[15]_0\(1),
      I3 => \life_control_reg[2]_i_81_0\(1),
      O => \life_control[2]_i_308_n_0\
    );
\life_control[2]_i_309\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => \^sprite_y_reg[3]_0\,
      I2 => \^sprite_y_reg[0]_0\,
      I3 => \^sprite_y_reg[1]_0\,
      O => \life_control[2]_i_309_n_0\
    );
\life_control[2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800000000000"
    )
        port map (
      I0 => CO(0),
      I1 => p_2_in,
      I2 => life_control686_in,
      I3 => life_control585_in,
      I4 => \life_control[2]_i_8\,
      I5 => life_control268_in,
      O => \sw[0]\
    );
\life_control[2]_i_380\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \^sprite_x_reg[15]_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => p_0_in(2),
      O => \life_control[2]_i_380_n_0\
    );
\life_control[2]_i_381\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \life_control_reg[2]_i_81_0\(4),
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => p_0_in(0),
      O => \life_control[2]_i_381_n_0\
    );
\life_control[2]_i_384\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \^sprite_x_reg[15]_0\(6),
      I2 => p_0_in(2),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \life_control[2]_i_384_n_0\
    );
\life_control[2]_i_385\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \life_control_reg[2]_i_81_0\(4),
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => p_0_in(0),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \life_control[2]_i_385_n_0\
    );
\life_control[2]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \life_control[2]_i_182_n_0\,
      I1 => \^sprite_y_reg[15]_0\,
      I2 => \^sprite_y_reg[14]_0\,
      I3 => \^sprite_y_reg[12]_0\,
      I4 => \^sprite_y_reg[13]_0\,
      I5 => \life_control[2]_i_183_n_0\,
      O => life_control585_in
    );
\life_control_reg[2]_i_171\: unisim.vcomponents.CARRY4
     port map (
      CI => \life_control_reg[2]_i_292_n_0\,
      CO(3) => \sprite_x_reg[14]_1\(0),
      CO(2) => \life_control_reg[2]_i_171_n_1\,
      CO(1) => \life_control_reg[2]_i_171_n_2\,
      CO(0) => \life_control_reg[2]_i_171_n_3\,
      CYINIT => '0',
      DI(3) => \life_control[2]_i_293_n_0\,
      DI(2) => \life_control[2]_i_294_n_0\,
      DI(1) => \life_control[2]_i_295_n_0\,
      DI(0) => \life_control[2]_i_296_n_0\,
      O(3 downto 0) => \NLW_life_control_reg[2]_i_171_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_297_n_0\,
      S(2) => \life_control[2]_i_298_n_0\,
      S(1) => \life_control[2]_i_299_n_0\,
      S(0) => \life_control[2]_i_300_n_0\
    );
\life_control_reg[2]_i_173\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \life_control_reg[2]_i_173_n_0\,
      CO(2) => \life_control_reg[2]_i_173_n_1\,
      CO(1) => \life_control_reg[2]_i_173_n_2\,
      CO(0) => \life_control_reg[2]_i_173_n_3\,
      CYINIT => '1',
      DI(3) => \life_control[2]_i_301_n_0\,
      DI(2) => \life_control[2]_i_302_n_0\,
      DI(1) => \life_control[2]_i_303_n_0\,
      DI(0) => \life_control[2]_i_304_n_0\,
      O(3 downto 0) => \NLW_life_control_reg[2]_i_173_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_305_n_0\,
      S(2) => \life_control[2]_i_306_n_0\,
      S(1) => \life_control[2]_i_307_n_0\,
      S(0) => \life_control[2]_i_308_n_0\
    );
\life_control_reg[2]_i_292\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \life_control_reg[2]_i_292_n_0\,
      CO(2) => \life_control_reg[2]_i_292_n_1\,
      CO(1) => \life_control_reg[2]_i_292_n_2\,
      CO(0) => \life_control_reg[2]_i_292_n_3\,
      CYINIT => '0',
      DI(3) => \life_control[2]_i_380_n_0\,
      DI(2) => \life_control[2]_i_381_n_0\,
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => \NLW_life_control_reg[2]_i_292_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_384_n_0\,
      S(2) => \life_control[2]_i_385_n_0\,
      S(1 downto 0) => \life_control_reg[2]_i_171_0\(1 downto 0)
    );
\life_control_reg[2]_i_81\: unisim.vcomponents.CARRY4
     port map (
      CI => \life_control_reg[2]_i_173_n_0\,
      CO(3) => life_control686_in,
      CO(2) => \life_control_reg[2]_i_81_n_1\,
      CO(1) => \life_control_reg[2]_i_81_n_2\,
      CO(0) => \life_control_reg[2]_i_81_n_3\,
      CYINIT => '0',
      DI(3) => \life_control[2]_i_174_n_0\,
      DI(2) => \life_control[2]_i_175_n_0\,
      DI(1) => \life_control[2]_i_176_n_0\,
      DI(0) => \life_control[2]_i_177_n_0\,
      O(3 downto 0) => \NLW_life_control_reg[2]_i_81_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_178_n_0\,
      S(2) => \life_control[2]_i_179_n_0\,
      S(1) => \life_control[2]_i_180_n_0\,
      S(0) => \life_control[2]_i_181_n_0\
    );
\sprite_x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__4_n_0\,
      D => D(0),
      Q => \^sprite_x_reg[15]_0\(0),
      R => '0'
    );
\sprite_x_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__4_n_0\,
      D => sprite_x0(10),
      Q => \^sprite_x_reg[15]_0\(10),
      R => '0'
    );
\sprite_x_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__4_n_0\,
      D => sprite_x0(11),
      Q => \^sprite_x_reg[15]_0\(11),
      R => '0'
    );
\sprite_x_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__4_n_0\,
      D => sprite_x0(12),
      Q => \^sprite_x_reg[15]_0\(12),
      R => '0'
    );
\sprite_x_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[8]_i_1_n_0\,
      CO(3) => \sprite_x_reg[12]_i_1_n_0\,
      CO(2) => \sprite_x_reg[12]_i_1_n_1\,
      CO(1) => \sprite_x_reg[12]_i_1_n_2\,
      CO(0) => \sprite_x_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sprite_x0(12 downto 9),
      S(3 downto 0) => \sprite_x_reg[15]_1\(11 downto 8)
    );
\sprite_x_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__4_n_0\,
      D => sprite_x0(13),
      Q => \^sprite_x_reg[15]_0\(13),
      R => '0'
    );
\sprite_x_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__4_n_0\,
      D => sprite_x0(14),
      Q => \^sprite_x_reg[15]_0\(14),
      R => '0'
    );
\sprite_x_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__4_n_0\,
      D => sprite_x0(15),
      Q => \^sprite_x_reg[15]_0\(15),
      R => '0'
    );
\sprite_x_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sprite_x_reg[15]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sprite_x_reg[15]_i_1_n_2\,
      CO(0) => \sprite_x_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sprite_x_reg[15]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => sprite_x0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => \sprite_x_reg[15]_1\(14 downto 12)
    );
\sprite_x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__4_n_0\,
      D => sprite_x0(1),
      Q => \^sprite_x_reg[15]_0\(1),
      R => '0'
    );
\sprite_x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__4_n_0\,
      D => sprite_x0(2),
      Q => \^sprite_x_reg[15]_0\(2),
      R => '0'
    );
\sprite_x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__4_n_0\,
      D => sprite_x0(3),
      Q => \^sprite_x_reg[15]_0\(3),
      R => '0'
    );
\sprite_x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__4_n_0\,
      D => sprite_x0(4),
      Q => \^sprite_x_reg[15]_0\(4),
      R => '0'
    );
\sprite_x_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[4]_i_1_n_0\,
      CO(2) => \sprite_x_reg[4]_i_1_n_1\,
      CO(1) => \sprite_x_reg[4]_i_1_n_2\,
      CO(0) => \sprite_x_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \sprite_x_reg[15]_1\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => sprite_x0(4 downto 1),
      S(3 downto 1) => \sprite_x_reg[4]_1\(2 downto 0),
      S(0) => \sprite_x_reg[15]_1\(0)
    );
\sprite_x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__4_n_0\,
      D => sprite_x0(5),
      Q => \^sprite_x_reg[15]_0\(5),
      R => '0'
    );
\sprite_x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__4_n_0\,
      D => sprite_x0(6),
      Q => \^sprite_x_reg[15]_0\(6),
      R => '0'
    );
\sprite_x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__4_n_0\,
      D => sprite_x0(7),
      Q => \^sprite_x_reg[15]_0\(7),
      R => '0'
    );
\sprite_x_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__4_n_0\,
      D => sprite_x0(8),
      Q => \^sprite_x_reg[15]_0\(8),
      R => '0'
    );
\sprite_x_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[4]_i_1_n_0\,
      CO(3) => \sprite_x_reg[8]_i_1_n_0\,
      CO(2) => \sprite_x_reg[8]_i_1_n_1\,
      CO(1) => \sprite_x_reg[8]_i_1_n_2\,
      CO(0) => \sprite_x_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sprite_x0(8 downto 5),
      S(3 downto 0) => \sprite_x_reg[15]_1\(7 downto 4)
    );
\sprite_x_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__4_n_0\,
      D => sprite_x0(9),
      Q => \^sprite_x_reg[15]_0\(9),
      R => '0'
    );
\sprite_y[11]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => shoot_signal_stage2_e6,
      O => \sprite_y[11]_i_2__4_n_0\
    );
\sprite_y[11]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => shoot_signal_stage2_e6,
      O => \sprite_y[11]_i_3__4_n_0\
    );
\sprite_y[11]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => shoot_signal_stage2_e6,
      O => \sprite_y[11]_i_4__4_n_0\
    );
\sprite_y[11]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => shoot_signal_stage2_e6,
      O => \sprite_y[11]_i_5__4_n_0\
    );
\sprite_y[15]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \sprite_y[7]_i_2__4_n_0\,
      I1 => \sprite_y[7]_i_3__4_n_0\,
      I2 => \sprite_y[7]_i_4__4_n_0\,
      I3 => sprite_y20_in,
      I4 => \sprite_y[7]_i_6__4_n_0\,
      O => \sprite_y[15]_i_1__4_n_0\
    );
\sprite_y[15]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[15]_0\,
      I1 => shoot_signal_stage2_e6,
      O => \sprite_y[15]_i_3__4_n_0\
    );
\sprite_y[15]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => shoot_signal_stage2_e6,
      O => \sprite_y[15]_i_4__4_n_0\
    );
\sprite_y[15]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => shoot_signal_stage2_e6,
      O => \sprite_y[15]_i_5__4_n_0\
    );
\sprite_y[15]_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => shoot_signal_stage2_e6,
      O => \sprite_y[15]_i_6__4_n_0\
    );
\sprite_y[3]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => shoot_signal_stage2_e6,
      O => \sprite_y[3]_i_2__4_n_0\
    );
\sprite_y[3]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[3]_0\,
      I1 => shoot_signal_stage2_e6,
      O => \sprite_y[3]_i_3__4_n_0\
    );
\sprite_y[3]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => shoot_signal_stage2_e6,
      O => \sprite_y[3]_i_4__4_n_0\
    );
\sprite_y[3]_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sprite_y_reg[0]_0\,
      I1 => shoot_signal_stage2_e6,
      O => \sprite_y[3]_i_6__4_n_0\
    );
\sprite_y[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \sprite_y[7]_i_2__4_n_0\,
      I1 => \sprite_y[7]_i_3__4_n_0\,
      I2 => \sprite_y[7]_i_4__4_n_0\,
      I3 => sprite_y20_in,
      I4 => \sprite_y[7]_i_6__4_n_0\,
      I5 => \sprite_y_reg[6]_i_1__4_n_7\,
      O => \sprite_y[4]_i_1__4_n_0\
    );
\sprite_y[6]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => shoot_signal_stage2_e6,
      O => \sprite_y[6]_i_2__4_n_0\
    );
\sprite_y[6]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => shoot_signal_stage2_e6,
      O => \sprite_y[6]_i_3__4_n_0\
    );
\sprite_y[6]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => shoot_signal_stage2_e6,
      O => \sprite_y[6]_i_4__4_n_0\
    );
\sprite_y[6]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(0),
      I1 => shoot_signal_stage2_e6,
      O => \sprite_y[6]_i_5__4_n_0\
    );
\sprite_y[7]_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => shoot_signal_stage2_e6,
      I2 => \^sprite_y_reg[12]_0\,
      O => \sprite_y[7]_i_10__4_n_0\
    );
\sprite_y[7]_i_11__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => shoot_signal_stage2_e6,
      I2 => \^sprite_y_reg[10]_0\,
      O => \sprite_y[7]_i_11__4_n_0\
    );
\sprite_y[7]_i_12__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => shoot_signal_stage2_e6,
      I2 => \^sprite_y_reg[9]_0\,
      O => \sprite_y[7]_i_12__4_n_0\
    );
\sprite_y[7]_i_13__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => shoot_signal_stage2_e6,
      I2 => \^sprite_y_reg[15]_0\,
      O => \sprite_y[7]_i_13__4_n_0\
    );
\sprite_y[7]_i_14__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => shoot_signal_stage2_e6,
      I2 => \^sprite_y_reg[13]_0\,
      O => \sprite_y[7]_i_14__4_n_0\
    );
\sprite_y[7]_i_15__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => shoot_signal_stage2_e6,
      I2 => \^sprite_y_reg[11]_0\,
      O => \sprite_y[7]_i_15__4_n_0\
    );
\sprite_y[7]_i_16__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => shoot_signal_stage2_e6,
      I2 => \^sprite_y_reg[8]_0\,
      O => \sprite_y[7]_i_16__4_n_0\
    );
\sprite_y[7]_i_17__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => shoot_signal_stage2_e6,
      I2 => \^sprite_y_reg[0]_0\,
      O => \sprite_y[7]_i_17__4_n_0\
    );
\sprite_y[7]_i_18__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => \^sprite_y_reg[6]_1\,
      I2 => shoot_signal_stage2_e6,
      O => \sprite_y[7]_i_18__4_n_0\
    );
\sprite_y[7]_i_19__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => shoot_signal_stage2_e6,
      O => \sprite_y[7]_i_19__4_n_0\
    );
\sprite_y[7]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \sprite_y[7]_i_2__4_n_0\,
      I1 => \sprite_y[7]_i_3__4_n_0\,
      I2 => \sprite_y[7]_i_4__4_n_0\,
      I3 => sprite_y20_in,
      I4 => \sprite_y[7]_i_6__4_n_0\,
      I5 => \sprite_y_reg[6]_i_1__4_n_4\,
      O => \sprite_y[7]_i_1__4_n_0\
    );
\sprite_y[7]_i_20__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => shoot_signal_stage2_e6,
      I2 => \^sprite_y_reg[3]_0\,
      O => \sprite_y[7]_i_20__4_n_0\
    );
\sprite_y[7]_i_21__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^sprite_y_reg[0]_0\,
      I1 => shoot_signal_stage2_e6,
      I2 => \^sprite_y_reg[1]_0\,
      O => \sprite_y[7]_i_21__4_n_0\
    );
\sprite_y[7]_i_22__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => \^sprite_y_reg[6]_1\,
      I2 => shoot_signal_stage2_e6,
      O => \sprite_y[7]_i_22__4_n_0\
    );
\sprite_y[7]_i_23__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CE"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(0),
      I1 => shoot_signal_stage2_e6,
      I2 => \^sprite_y_reg[5]_0\,
      O => \sprite_y[7]_i_23__4_n_0\
    );
\sprite_y[7]_i_24__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[3]_0\,
      I1 => shoot_signal_stage2_e6,
      I2 => \^sprite_y_reg[2]_0\,
      O => \sprite_y[7]_i_24__4_n_0\
    );
\sprite_y[7]_i_25__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => shoot_signal_stage2_e6,
      I2 => \^sprite_y_reg[0]_0\,
      O => \sprite_y[7]_i_25__4_n_0\
    );
\sprite_y[7]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A080A080A0A0A08"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => \^sprite_y_reg[8]_0\,
      I2 => shoot_signal_stage2_e6,
      I3 => \^sprite_y_reg[7]_0\(1),
      I4 => \^sprite_y_reg[6]_1\,
      I5 => \sprite_y[7]_i_7__4_n_0\,
      O => \sprite_y[7]_i_2__4_n_0\
    );
\sprite_y[7]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => shoot_signal_stage2_e6,
      I2 => \^sprite_y_reg[10]_0\,
      O => \sprite_y[7]_i_3__4_n_0\
    );
\sprite_y[7]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => shoot_signal_stage2_e6,
      I2 => \^sprite_y_reg[12]_0\,
      O => \sprite_y[7]_i_4__4_n_0\
    );
\sprite_y[7]_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[15]_0\,
      I1 => shoot_signal_stage2_e6,
      I2 => \^sprite_y_reg[14]_0\,
      O => \sprite_y[7]_i_6__4_n_0\
    );
\sprite_y[7]_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000D"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => \sprite_y[7]_i_17__4_n_0\,
      I2 => \^sprite_y_reg[3]_0\,
      I3 => \^sprite_y_reg[5]_0\,
      I4 => \^sprite_y_reg[7]_0\(0),
      I5 => shoot_signal_stage2_e6,
      O => \sprite_y[7]_i_7__4_n_0\
    );
\sprite_y[7]_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[15]_0\,
      I1 => shoot_signal_stage2_e6,
      I2 => \^sprite_y_reg[14]_0\,
      O => \sprite_y[7]_i_9__4_n_0\
    );
\sprite_y_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__4_n_7\,
      Q => \^sprite_y_reg[0]_0\,
      R => \sprite_y[15]_i_1__4_n_0\
    );
\sprite_y_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__4_n_5\,
      Q => \^sprite_y_reg[10]_0\,
      R => \sprite_y[15]_i_1__4_n_0\
    );
\sprite_y_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__4_n_4\,
      Q => \^sprite_y_reg[11]_0\,
      R => \sprite_y[15]_i_1__4_n_0\
    );
\sprite_y_reg[11]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[6]_i_1__4_n_0\,
      CO(3) => \sprite_y_reg[11]_i_1__4_n_0\,
      CO(2) => \sprite_y_reg[11]_i_1__4_n_1\,
      CO(1) => \sprite_y_reg[11]_i_1__4_n_2\,
      CO(0) => \sprite_y_reg[11]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sprite_y_reg[11]_i_1__4_n_4\,
      O(2) => \sprite_y_reg[11]_i_1__4_n_5\,
      O(1) => \sprite_y_reg[11]_i_1__4_n_6\,
      O(0) => \sprite_y_reg[11]_i_1__4_n_7\,
      S(3) => \sprite_y[11]_i_2__4_n_0\,
      S(2) => \sprite_y[11]_i_3__4_n_0\,
      S(1) => \sprite_y[11]_i_4__4_n_0\,
      S(0) => \sprite_y[11]_i_5__4_n_0\
    );
\sprite_y_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__4_n_7\,
      Q => \^sprite_y_reg[12]_0\,
      R => \sprite_y[15]_i_1__4_n_0\
    );
\sprite_y_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__4_n_6\,
      Q => \^sprite_y_reg[13]_0\,
      R => \sprite_y[15]_i_1__4_n_0\
    );
\sprite_y_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__4_n_5\,
      Q => \^sprite_y_reg[14]_0\,
      R => \sprite_y[15]_i_1__4_n_0\
    );
\sprite_y_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__4_n_4\,
      Q => \^sprite_y_reg[15]_0\,
      R => \sprite_y[15]_i_1__4_n_0\
    );
\sprite_y_reg[15]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[11]_i_1__4_n_0\,
      CO(3) => \NLW_sprite_y_reg[15]_i_2__4_CO_UNCONNECTED\(3),
      CO(2) => \sprite_y_reg[15]_i_2__4_n_1\,
      CO(1) => \sprite_y_reg[15]_i_2__4_n_2\,
      CO(0) => \sprite_y_reg[15]_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sprite_y_reg[15]_i_2__4_n_4\,
      O(2) => \sprite_y_reg[15]_i_2__4_n_5\,
      O(1) => \sprite_y_reg[15]_i_2__4_n_6\,
      O(0) => \sprite_y_reg[15]_i_2__4_n_7\,
      S(3) => \sprite_y[15]_i_3__4_n_0\,
      S(2) => \sprite_y[15]_i_4__4_n_0\,
      S(1) => \sprite_y[15]_i_5__4_n_0\,
      S(0) => \sprite_y[15]_i_6__4_n_0\
    );
\sprite_y_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__4_n_6\,
      Q => \^sprite_y_reg[1]_0\,
      R => \sprite_y[15]_i_1__4_n_0\
    );
\sprite_y_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__4_n_5\,
      Q => \^sprite_y_reg[2]_0\,
      R => \sprite_y[15]_i_1__4_n_0\
    );
\sprite_y_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__4_n_4\,
      Q => \^sprite_y_reg[3]_0\,
      R => \sprite_y[15]_i_1__4_n_0\
    );
\sprite_y_reg[3]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_reg[3]_i_1__4_n_0\,
      CO(2) => \sprite_y_reg[3]_i_1__4_n_1\,
      CO(1) => \sprite_y_reg[3]_i_1__4_n_2\,
      CO(0) => \sprite_y_reg[3]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sprite_y[3]_i_2__4_n_0\,
      DI(0) => '0',
      O(3) => \sprite_y_reg[3]_i_1__4_n_4\,
      O(2) => \sprite_y_reg[3]_i_1__4_n_5\,
      O(1) => \sprite_y_reg[3]_i_1__4_n_6\,
      O(0) => \sprite_y_reg[3]_i_1__4_n_7\,
      S(3) => \sprite_y[3]_i_3__4_n_0\,
      S(2) => \sprite_y[3]_i_4__4_n_0\,
      S(1) => S(0),
      S(0) => \sprite_y[3]_i_6__4_n_0\
    );
\sprite_y_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y[4]_i_1__4_n_0\,
      Q => \^sprite_y_reg[7]_0\(0),
      R => '0'
    );
\sprite_y_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[6]_i_1__4_n_6\,
      Q => \^sprite_y_reg[5]_0\,
      R => \sprite_y[15]_i_1__4_n_0\
    );
\sprite_y_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[6]_i_1__4_n_5\,
      Q => \^sprite_y_reg[6]_1\,
      R => \sprite_y[15]_i_1__4_n_0\
    );
\sprite_y_reg[6]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_1__4_n_0\,
      CO(3) => \sprite_y_reg[6]_i_1__4_n_0\,
      CO(2) => \sprite_y_reg[6]_i_1__4_n_1\,
      CO(1) => \sprite_y_reg[6]_i_1__4_n_2\,
      CO(0) => \sprite_y_reg[6]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sprite_y_reg[6]_i_1__4_n_4\,
      O(2) => \sprite_y_reg[6]_i_1__4_n_5\,
      O(1) => \sprite_y_reg[6]_i_1__4_n_6\,
      O(0) => \sprite_y_reg[6]_i_1__4_n_7\,
      S(3) => \sprite_y[6]_i_2__4_n_0\,
      S(2) => \sprite_y[6]_i_3__4_n_0\,
      S(1) => \sprite_y[6]_i_4__4_n_0\,
      S(0) => \sprite_y[6]_i_5__4_n_0\
    );
\sprite_y_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y[7]_i_1__4_n_0\,
      Q => \^sprite_y_reg[7]_0\(1),
      R => '0'
    );
\sprite_y_reg[7]_i_5__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[7]_i_8__4_n_0\,
      CO(3) => sprite_y20_in,
      CO(2) => \sprite_y_reg[7]_i_5__4_n_1\,
      CO(1) => \sprite_y_reg[7]_i_5__4_n_2\,
      CO(0) => \sprite_y_reg[7]_i_5__4_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[7]_i_9__4_n_0\,
      DI(2) => \sprite_y[7]_i_10__4_n_0\,
      DI(1) => \sprite_y[7]_i_11__4_n_0\,
      DI(0) => \sprite_y[7]_i_12__4_n_0\,
      O(3 downto 0) => \NLW_sprite_y_reg[7]_i_5__4_O_UNCONNECTED\(3 downto 0),
      S(3) => \sprite_y[7]_i_13__4_n_0\,
      S(2) => \sprite_y[7]_i_14__4_n_0\,
      S(1) => \sprite_y[7]_i_15__4_n_0\,
      S(0) => \sprite_y[7]_i_16__4_n_0\
    );
\sprite_y_reg[7]_i_8__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_reg[7]_i_8__4_n_0\,
      CO(2) => \sprite_y_reg[7]_i_8__4_n_1\,
      CO(1) => \sprite_y_reg[7]_i_8__4_n_2\,
      CO(0) => \sprite_y_reg[7]_i_8__4_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[7]_i_18__4_n_0\,
      DI(2) => \sprite_y[7]_i_19__4_n_0\,
      DI(1) => \sprite_y[7]_i_20__4_n_0\,
      DI(0) => \sprite_y[7]_i_21__4_n_0\,
      O(3 downto 0) => \NLW_sprite_y_reg[7]_i_8__4_O_UNCONNECTED\(3 downto 0),
      S(3) => \sprite_y[7]_i_22__4_n_0\,
      S(2) => \sprite_y[7]_i_23__4_n_0\,
      S(1) => \sprite_y[7]_i_24__4_n_0\,
      S(0) => \sprite_y[7]_i_25__4_n_0\
    );
\sprite_y_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__4_n_7\,
      Q => \^sprite_y_reg[8]_0\,
      R => \sprite_y[15]_i_1__4_n_0\
    );
\sprite_y_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__4_n_6\,
      Q => \^sprite_y_reg[9]_0\,
      R => \sprite_y[15]_i_1__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_3 is
  port (
    finish_19 : out STD_LOGIC;
    \sprite_y_reg[1]_0\ : out STD_LOGIC;
    \sprite_y_reg[0]_0\ : out STD_LOGIC;
    \sprite_y_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_reg[6]_1\ : out STD_LOGIC;
    \sprite_y_reg[5]_0\ : out STD_LOGIC;
    \sprite_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_x_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[9]_0\ : out STD_LOGIC;
    \sprite_y_reg[8]_0\ : out STD_LOGIC;
    \sprite_y_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y_reg[2]_0\ : out STD_LOGIC;
    \sprite_y_reg[3]_0\ : out STD_LOGIC;
    \sprite_y_reg[14]_0\ : out STD_LOGIC;
    \sprite_y_reg[15]_0\ : out STD_LOGIC;
    \sprite_y_reg[12]_0\ : out STD_LOGIC;
    \sprite_y_reg[13]_0\ : out STD_LOGIC;
    \sprite_y_reg[10]_0\ : out STD_LOGIC;
    \sprite_y_reg[11]_0\ : out STD_LOGIC;
    \sprite_y_reg[6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[14]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sx_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[10]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[14]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sw_0_sp_1 : out STD_LOGIC;
    \sprite_x_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v_sync : in STD_LOGIC;
    shoot_signal_stage2_e8 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \bias_reg[3]_i_1895_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[3]_i_3165\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1897\ : in STD_LOGIC;
    \bias_reg[3]_i_1908\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2532_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2532_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1895_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1174_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_670\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \life_control_reg[2]_i_186_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    shoot_x : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    sw : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \life_control_reg[2]_i_321_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \sprite_x_reg[4]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_3 : entity is "sprite_compositor_e_projectile";
end design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_3;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_3 is
  signal \bias[3]_i_2537_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2538_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2539_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2540_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2956_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2957_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2958_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2959_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3169_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3170_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3171_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3172_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1895_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1895_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1895_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1895_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2532_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2532_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2532_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2532_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2951_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2951_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2951_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2951_n_3\ : STD_LOGIC;
  signal life_control690_in : STD_LOGIC;
  signal \life_control[2]_i_184_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_185_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_310_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_311_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_313_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_314_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_315_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_316_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_317_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_318_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_319_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_320_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_388_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_389_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_390_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_391_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_392_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_393_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_394_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_395_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_397_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_398_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_399_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_400_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_401_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_402_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_403_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_404_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_413_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_414_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_417_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_418_n_0\ : STD_LOGIC;
  signal \life_control_reg[2]_i_186_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_186_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_186_n_3\ : STD_LOGIC;
  signal \life_control_reg[2]_i_312_n_0\ : STD_LOGIC;
  signal \life_control_reg[2]_i_312_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_312_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_312_n_3\ : STD_LOGIC;
  signal \life_control_reg[2]_i_321_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_321_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_321_n_3\ : STD_LOGIC;
  signal \life_control_reg[2]_i_396_n_0\ : STD_LOGIC;
  signal \life_control_reg[2]_i_396_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_396_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_396_n_3\ : STD_LOGIC;
  signal sprite_x0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \sprite_x_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sprite_x_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal sprite_y20_in : STD_LOGIC;
  signal \sprite_y[11]_i_2__5_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_3__5_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_4__5_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_5__5_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_1__5_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_3__5_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_4__5_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_5__5_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_6__5_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_2__5_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_3__5_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_4__5_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_6__5_n_0\ : STD_LOGIC;
  signal \sprite_y[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_2__5_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_3__5_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_4__5_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_5__5_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_10__5_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_11__5_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_12__5_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_13__5_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_14__5_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_15__5_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_16__5_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_17__5_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_18__5_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_19__5_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_20__5_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_21__5_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_22__5_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_23__5_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_24__5_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_25__5_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_2__5_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_3__5_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_4__5_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_6__5_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_7__5_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_9__5_n_0\ : STD_LOGIC;
  signal \^sprite_y_reg[0]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[10]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[11]_0\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__5_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__5_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__5_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__5_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__5_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__5_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__5_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__5_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[12]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[13]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[14]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[15]_0\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__5_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__5_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__5_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__5_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__5_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__5_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__5_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[1]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[2]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[3]_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__5_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__5_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__5_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__5_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__5_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__5_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__5_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[5]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[6]_1\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__5_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__5_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__5_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__5_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__5_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__5_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__5_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[7]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sprite_y_reg[7]_i_5__5_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_5__5_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_5__5_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__5_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__5_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__5_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__5_n_3\ : STD_LOGIC;
  signal \^sprite_y_reg[8]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[9]_0\ : STD_LOGIC;
  signal sw_0_sn_1 : STD_LOGIC;
  signal \NLW_bias_reg[3]_i_1174_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_1174_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1895_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2532_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2951_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_186_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_312_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_321_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_396_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_x_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sprite_x_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_y_reg[15]_i_2__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_y_reg[7]_i_5__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_y_reg[7]_i_8__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \life_control[2]_i_310\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \life_control[2]_i_311\ : label is "soft_lutpair157";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_186\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_312\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_321\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_396\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sprite_x_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \sprite_y[7]_i_17__5\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \sprite_y[7]_i_3__5\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sprite_y[7]_i_4__5\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \sprite_y[7]_i_6__5\ : label is "soft_lutpair158";
  attribute ADDER_THRESHOLD of \sprite_y_reg[11]_i_1__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[15]_i_2__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[3]_i_1__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[6]_i_1__5\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \sprite_y_reg[7]_i_5__5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \sprite_y_reg[7]_i_8__5\ : label is 11;
begin
  \sprite_x_reg[15]_0\(15 downto 0) <= \^sprite_x_reg[15]_0\(15 downto 0);
  \sprite_y_reg[0]_0\ <= \^sprite_y_reg[0]_0\;
  \sprite_y_reg[10]_0\ <= \^sprite_y_reg[10]_0\;
  \sprite_y_reg[11]_0\ <= \^sprite_y_reg[11]_0\;
  \sprite_y_reg[12]_0\ <= \^sprite_y_reg[12]_0\;
  \sprite_y_reg[13]_0\ <= \^sprite_y_reg[13]_0\;
  \sprite_y_reg[14]_0\ <= \^sprite_y_reg[14]_0\;
  \sprite_y_reg[15]_0\ <= \^sprite_y_reg[15]_0\;
  \sprite_y_reg[1]_0\ <= \^sprite_y_reg[1]_0\;
  \sprite_y_reg[2]_0\ <= \^sprite_y_reg[2]_0\;
  \sprite_y_reg[3]_0\ <= \^sprite_y_reg[3]_0\;
  \sprite_y_reg[5]_0\ <= \^sprite_y_reg[5]_0\;
  \sprite_y_reg[6]_1\ <= \^sprite_y_reg[6]_1\;
  \sprite_y_reg[7]_0\(1 downto 0) <= \^sprite_y_reg[7]_0\(1 downto 0);
  \sprite_y_reg[8]_0\ <= \^sprite_y_reg[8]_0\;
  \sprite_y_reg[9]_0\ <= \^sprite_y_reg[9]_0\;
  sw_0_sp_1 <= sw_0_sn_1;
\bias[3]_i_1902\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => Q(13),
      I2 => \^sprite_y_reg[15]_0\,
      I3 => Q(14),
      O => \sprite_y_reg[14]_1\(3)
    );
\bias[3]_i_1903\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => Q(11),
      I2 => \^sprite_y_reg[13]_0\,
      I3 => Q(12),
      O => \sprite_y_reg[14]_1\(2)
    );
\bias[3]_i_1904\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => Q(9),
      I2 => \^sprite_y_reg[11]_0\,
      I3 => Q(10),
      O => \sprite_y_reg[14]_1\(1)
    );
\bias[3]_i_1905\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => Q(7),
      I2 => \^sprite_y_reg[9]_0\,
      I3 => Q(8),
      O => \sprite_y_reg[14]_1\(0)
    );
\bias[3]_i_1913\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_1895_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => \bias_reg[3]_i_1895_0\(15),
      O => \sprite_x_reg[14]_0\(3)
    );
\bias[3]_i_1914\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_1895_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => \bias_reg[3]_i_1895_0\(13),
      O => \sprite_x_reg[14]_0\(2)
    );
\bias[3]_i_1915\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_1895_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \bias_reg[3]_i_1895_0\(11),
      O => \sprite_x_reg[14]_0\(1)
    );
\bias[3]_i_1916\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_1895_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \bias_reg[3]_i_1895_0\(9),
      O => \sprite_x_reg[14]_0\(0)
    );
\bias[3]_i_2537\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_1895_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => \bias_reg[3]_i_1895_0\(15),
      O => \bias[3]_i_2537_n_0\
    );
\bias[3]_i_2538\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1895_0\(13),
      I2 => \^sprite_x_reg[15]_0\(14),
      I3 => \bias_reg[3]_i_1895_0\(14),
      O => \bias[3]_i_2538_n_0\
    );
\bias[3]_i_2539\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_1895_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => \bias_reg[3]_i_1895_0\(13),
      O => \bias[3]_i_2539_n_0\
    );
\bias[3]_i_2540\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1895_0\(11),
      I2 => \^sprite_x_reg[15]_0\(12),
      I3 => \bias_reg[3]_i_1895_0\(12),
      O => \bias[3]_i_2540_n_0\
    );
\bias[3]_i_2542\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(0),
      I1 => Q(3),
      I2 => \^sprite_y_reg[5]_0\,
      I3 => Q(4),
      O => \sprite_y_reg[4]_0\(2)
    );
\bias[3]_i_2543\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_y_reg[3]_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^sprite_y_reg[2]_0\,
      O => \sprite_y_reg[4]_0\(1)
    );
\bias[3]_i_2544\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => \bias_reg[3]_i_1897\,
      I2 => Q(0),
      I3 => \^sprite_y_reg[0]_0\,
      O => \sprite_y_reg[4]_0\(0)
    );
\bias[3]_i_2545\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => Q(5),
      I2 => \^sprite_y_reg[7]_0\(1),
      I3 => Q(6),
      O => \sprite_y_reg[6]_2\(0)
    );
\bias[3]_i_2554\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => Q(13),
      I2 => \^sprite_y_reg[15]_0\,
      I3 => Q(14),
      O => \sprite_y_reg[14]_2\(3)
    );
\bias[3]_i_2555\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => Q(12),
      I2 => \^sprite_y_reg[14]_0\,
      I3 => Q(13),
      O => \sprite_y_reg[14]_2\(2)
    );
\bias[3]_i_2556\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => Q(11),
      I2 => \^sprite_y_reg[13]_0\,
      I3 => Q(12),
      O => \sprite_y_reg[14]_2\(1)
    );
\bias[3]_i_2557\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => Q(10),
      I2 => \^sprite_y_reg[12]_0\,
      I3 => Q(11),
      O => \sprite_y_reg[14]_2\(0)
    );
\bias[3]_i_2559\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \bias_reg[3]_i_1895_0\(4),
      I2 => \bias_reg[3]_i_1895_0\(5),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \sprite_x_reg[4]_0\(0)
    );
\bias[3]_i_2562\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \bias_reg[3]_i_1895_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \bias_reg[3]_i_1895_0\(7),
      O => \sprite_x_reg[6]_0\(2)
    );
\bias[3]_i_2564\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_1895_0\(3),
      I2 => \^sprite_x_reg[15]_0\(2),
      I3 => \bias_reg[3]_i_1895_0\(2),
      O => \sprite_x_reg[6]_0\(1)
    );
\bias[3]_i_2565\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1895_0\(1),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \bias_reg[3]_i_1908\,
      O => \sprite_x_reg[6]_0\(0)
    );
\bias[3]_i_2956\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_1895_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \bias_reg[3]_i_1895_0\(11),
      O => \bias[3]_i_2956_n_0\
    );
\bias[3]_i_2957\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1895_0\(9),
      I2 => \^sprite_x_reg[15]_0\(10),
      I3 => \bias_reg[3]_i_1895_0\(10),
      O => \bias[3]_i_2957_n_0\
    );
\bias[3]_i_2958\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_1895_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \bias_reg[3]_i_1895_0\(9),
      O => \bias[3]_i_2958_n_0\
    );
\bias[3]_i_2959\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1895_0\(7),
      I2 => \^sprite_x_reg[15]_0\(8),
      I3 => \bias_reg[3]_i_1895_0\(8),
      O => \bias[3]_i_2959_n_0\
    );
\bias[3]_i_2965\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => Q(9),
      I2 => \^sprite_y_reg[11]_0\,
      I3 => Q(10),
      O => \sprite_y_reg[10]_1\(3)
    );
\bias[3]_i_2966\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => Q(8),
      I2 => \^sprite_y_reg[10]_0\,
      I3 => Q(9),
      O => \sprite_y_reg[10]_1\(2)
    );
\bias[3]_i_2967\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => Q(7),
      I2 => \^sprite_y_reg[9]_0\,
      I3 => Q(8),
      O => \sprite_y_reg[10]_1\(1)
    );
\bias[3]_i_2968\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => Q(6),
      I2 => \^sprite_y_reg[8]_0\,
      I3 => Q(7),
      O => \sprite_y_reg[10]_1\(0)
    );
\bias[3]_i_3169\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \bias_reg[3]_i_1895_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \bias_reg[3]_i_1895_0\(7),
      O => \bias[3]_i_3169_n_0\
    );
\bias[3]_i_3170\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1895_0\(5),
      I2 => \^sprite_x_reg[15]_0\(6),
      I3 => \bias_reg[3]_i_1895_0\(6),
      O => \bias[3]_i_3170_n_0\
    );
\bias[3]_i_3171\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1895_0\(5),
      I2 => \^sprite_x_reg[15]_0\(4),
      O => \bias[3]_i_3171_n_0\
    );
\bias[3]_i_3172\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \bias_reg[3]_i_1895_0\(4),
      O => \bias[3]_i_3172_n_0\
    );
\bias[3]_i_3176\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => Q(5),
      I2 => \^sprite_y_reg[7]_0\(1),
      I3 => Q(6),
      O => \sprite_y_reg[6]_0\(2)
    );
\bias[3]_i_3177\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => Q(5),
      I2 => \^sprite_y_reg[5]_0\,
      O => \sprite_y_reg[6]_0\(1)
    );
\bias[3]_i_3178\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => Q(4),
      O => \sprite_y_reg[6]_0\(0)
    );
\bias[3]_i_3279\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_3165\(0),
      O => \sprite_x_reg[3]_0\(3)
    );
\bias[3]_i_3280\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_1895_0\(2),
      O => \sprite_x_reg[3]_0\(2)
    );
\bias[3]_i_3281\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1895_0\(1),
      O => \sprite_x_reg[3]_0\(1)
    );
\bias[3]_i_3282\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \bias_reg[3]_i_1895_0\(0),
      O => \sprite_x_reg[3]_0\(0)
    );
\bias_reg[3]_i_1174\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1895_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_1174_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_sx_reg[15]\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bias_reg[3]_i_1174_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_670\(0)
    );
\bias_reg[3]_i_1895\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2532_n_0\,
      CO(3) => \bias_reg[3]_i_1895_n_0\,
      CO(2) => \bias_reg[3]_i_1895_n_1\,
      CO(1) => \bias_reg[3]_i_1895_n_2\,
      CO(0) => \bias_reg[3]_i_1895_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bias_reg[3]_i_1174_0\(3 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1895_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2537_n_0\,
      S(2) => \bias[3]_i_2538_n_0\,
      S(1) => \bias[3]_i_2539_n_0\,
      S(0) => \bias[3]_i_2540_n_0\
    );
\bias_reg[3]_i_2532\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2951_n_0\,
      CO(3) => \bias_reg[3]_i_2532_n_0\,
      CO(2) => \bias_reg[3]_i_2532_n_1\,
      CO(1) => \bias_reg[3]_i_2532_n_2\,
      CO(0) => \bias_reg[3]_i_2532_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bias_reg[3]_i_1895_1\(3 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2532_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2956_n_0\,
      S(2) => \bias[3]_i_2957_n_0\,
      S(1) => \bias[3]_i_2958_n_0\,
      S(0) => \bias[3]_i_2959_n_0\
    );
\bias_reg[3]_i_2951\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2532_0\(0),
      CO(3) => \bias_reg[3]_i_2951_n_0\,
      CO(2) => \bias_reg[3]_i_2951_n_1\,
      CO(1) => \bias_reg[3]_i_2951_n_2\,
      CO(0) => \bias_reg[3]_i_2951_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \bias_reg[3]_i_2532_1\(2 downto 0),
      DI(0) => \^sprite_x_reg[15]_0\(4),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2951_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3169_n_0\,
      S(2) => \bias[3]_i_3170_n_0\,
      S(1) => \bias[3]_i_3171_n_0\,
      S(0) => \bias[3]_i_3172_n_0\
    );
finish_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y[15]_i_1__5_n_0\,
      Q => finish_19,
      R => '0'
    );
\life_control[2]_i_184\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => \^sprite_y_reg[12]_0\,
      I2 => \^sprite_y_reg[14]_0\,
      I3 => \^sprite_y_reg[15]_0\,
      I4 => \life_control[2]_i_310_n_0\,
      O => \life_control[2]_i_184_n_0\
    );
\life_control[2]_i_185\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => \^sprite_y_reg[7]_0\(0),
      I2 => \^sprite_y_reg[7]_0\(1),
      I3 => \^sprite_y_reg[9]_0\,
      I4 => \life_control[2]_i_311_n_0\,
      O => \life_control[2]_i_185_n_0\
    );
\life_control[2]_i_310\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => \^sprite_y_reg[11]_0\,
      I2 => \^sprite_y_reg[8]_0\,
      I3 => \^sprite_y_reg[6]_1\,
      O => \life_control[2]_i_310_n_0\
    );
\life_control[2]_i_311\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => \^sprite_y_reg[3]_0\,
      I2 => \^sprite_y_reg[0]_0\,
      I3 => \^sprite_y_reg[1]_0\,
      O => \life_control[2]_i_311_n_0\
    );
\life_control[2]_i_313\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => shoot_x(2),
      I2 => shoot_x(3),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \life_control[2]_i_313_n_0\
    );
\life_control[2]_i_314\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => shoot_x(0),
      I2 => shoot_x(1),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \life_control[2]_i_314_n_0\
    );
\life_control[2]_i_315\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \life_control_reg[2]_i_186_0\(10),
      I2 => \life_control_reg[2]_i_186_0\(11),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \life_control[2]_i_315_n_0\
    );
\life_control[2]_i_316\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \life_control_reg[2]_i_186_0\(8),
      I2 => \life_control_reg[2]_i_186_0\(9),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \life_control[2]_i_316_n_0\
    );
\life_control[2]_i_317\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => shoot_x(2),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => shoot_x(3),
      O => \life_control[2]_i_317_n_0\
    );
\life_control[2]_i_318\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => shoot_x(0),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => shoot_x(1),
      O => \life_control[2]_i_318_n_0\
    );
\life_control[2]_i_319\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \life_control_reg[2]_i_186_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \life_control_reg[2]_i_186_0\(11),
      O => \life_control[2]_i_319_n_0\
    );
\life_control[2]_i_320\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \life_control_reg[2]_i_186_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \life_control_reg[2]_i_186_0\(9),
      O => \life_control[2]_i_320_n_0\
    );
\life_control[2]_i_388\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \life_control_reg[2]_i_186_0\(6),
      I2 => \life_control_reg[2]_i_186_0\(7),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \life_control[2]_i_388_n_0\
    );
\life_control[2]_i_389\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \life_control_reg[2]_i_186_0\(4),
      I2 => \life_control_reg[2]_i_186_0\(5),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \life_control[2]_i_389_n_0\
    );
\life_control[2]_i_390\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \life_control_reg[2]_i_186_0\(2),
      I2 => \life_control_reg[2]_i_186_0\(3),
      I3 => \^sprite_x_reg[15]_0\(3),
      O => \life_control[2]_i_390_n_0\
    );
\life_control[2]_i_391\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \life_control_reg[2]_i_186_0\(0),
      I2 => \life_control_reg[2]_i_186_0\(1),
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \life_control[2]_i_391_n_0\
    );
\life_control[2]_i_392\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \life_control_reg[2]_i_186_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \life_control_reg[2]_i_186_0\(7),
      O => \life_control[2]_i_392_n_0\
    );
\life_control[2]_i_393\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \life_control_reg[2]_i_186_0\(4),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => \life_control_reg[2]_i_186_0\(5),
      O => \life_control[2]_i_393_n_0\
    );
\life_control[2]_i_394\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \life_control_reg[2]_i_186_0\(2),
      I2 => \^sprite_x_reg[15]_0\(3),
      I3 => \life_control_reg[2]_i_186_0\(3),
      O => \life_control[2]_i_394_n_0\
    );
\life_control[2]_i_395\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \life_control_reg[2]_i_186_0\(0),
      I2 => \^sprite_x_reg[15]_0\(1),
      I3 => \life_control_reg[2]_i_186_0\(1),
      O => \life_control[2]_i_395_n_0\
    );
\life_control[2]_i_397\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(9),
      I1 => \^sprite_x_reg[15]_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => p_0_in(10),
      O => \life_control[2]_i_397_n_0\
    );
\life_control[2]_i_398\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(7),
      I1 => \^sprite_x_reg[15]_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => p_0_in(8),
      O => \life_control[2]_i_398_n_0\
    );
\life_control[2]_i_399\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => p_0_in(6),
      O => \life_control[2]_i_399_n_0\
    );
\life_control[2]_i_400\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \^sprite_x_reg[15]_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => p_0_in(4),
      O => \life_control[2]_i_400_n_0\
    );
\life_control[2]_i_401\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(9),
      I1 => \^sprite_x_reg[15]_0\(14),
      I2 => p_0_in(10),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \life_control[2]_i_401_n_0\
    );
\life_control[2]_i_402\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(7),
      I1 => \^sprite_x_reg[15]_0\(12),
      I2 => p_0_in(8),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \life_control[2]_i_402_n_0\
    );
\life_control[2]_i_403\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => p_0_in(6),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \life_control[2]_i_403_n_0\
    );
\life_control[2]_i_404\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \^sprite_x_reg[15]_0\(8),
      I2 => p_0_in(4),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \life_control[2]_i_404_n_0\
    );
\life_control[2]_i_413\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \^sprite_x_reg[15]_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => p_0_in(2),
      O => \life_control[2]_i_413_n_0\
    );
\life_control[2]_i_414\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \life_control_reg[2]_i_186_0\(4),
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => p_0_in(0),
      O => \life_control[2]_i_414_n_0\
    );
\life_control[2]_i_417\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \^sprite_x_reg[15]_0\(6),
      I2 => p_0_in(2),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \life_control[2]_i_417_n_0\
    );
\life_control[2]_i_418\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \life_control_reg[2]_i_186_0\(4),
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => p_0_in(0),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \life_control[2]_i_418_n_0\
    );
\life_control[2]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \life_control[2]_i_184_n_0\,
      I1 => \life_control[2]_i_185_n_0\,
      I2 => sw(0),
      I3 => sw(1),
      I4 => life_control690_in,
      I5 => CO(0),
      O => sw_0_sn_1
    );
\life_control_reg[2]_i_186\: unisim.vcomponents.CARRY4
     port map (
      CI => \life_control_reg[2]_i_312_n_0\,
      CO(3) => life_control690_in,
      CO(2) => \life_control_reg[2]_i_186_n_1\,
      CO(1) => \life_control_reg[2]_i_186_n_2\,
      CO(0) => \life_control_reg[2]_i_186_n_3\,
      CYINIT => '0',
      DI(3) => \life_control[2]_i_313_n_0\,
      DI(2) => \life_control[2]_i_314_n_0\,
      DI(1) => \life_control[2]_i_315_n_0\,
      DI(0) => \life_control[2]_i_316_n_0\,
      O(3 downto 0) => \NLW_life_control_reg[2]_i_186_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_317_n_0\,
      S(2) => \life_control[2]_i_318_n_0\,
      S(1) => \life_control[2]_i_319_n_0\,
      S(0) => \life_control[2]_i_320_n_0\
    );
\life_control_reg[2]_i_312\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \life_control_reg[2]_i_312_n_0\,
      CO(2) => \life_control_reg[2]_i_312_n_1\,
      CO(1) => \life_control_reg[2]_i_312_n_2\,
      CO(0) => \life_control_reg[2]_i_312_n_3\,
      CYINIT => '1',
      DI(3) => \life_control[2]_i_388_n_0\,
      DI(2) => \life_control[2]_i_389_n_0\,
      DI(1) => \life_control[2]_i_390_n_0\,
      DI(0) => \life_control[2]_i_391_n_0\,
      O(3 downto 0) => \NLW_life_control_reg[2]_i_312_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_392_n_0\,
      S(2) => \life_control[2]_i_393_n_0\,
      S(1) => \life_control[2]_i_394_n_0\,
      S(0) => \life_control[2]_i_395_n_0\
    );
\life_control_reg[2]_i_321\: unisim.vcomponents.CARRY4
     port map (
      CI => \life_control_reg[2]_i_396_n_0\,
      CO(3) => \sprite_x_reg[14]_1\(0),
      CO(2) => \life_control_reg[2]_i_321_n_1\,
      CO(1) => \life_control_reg[2]_i_321_n_2\,
      CO(0) => \life_control_reg[2]_i_321_n_3\,
      CYINIT => '0',
      DI(3) => \life_control[2]_i_397_n_0\,
      DI(2) => \life_control[2]_i_398_n_0\,
      DI(1) => \life_control[2]_i_399_n_0\,
      DI(0) => \life_control[2]_i_400_n_0\,
      O(3 downto 0) => \NLW_life_control_reg[2]_i_321_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_401_n_0\,
      S(2) => \life_control[2]_i_402_n_0\,
      S(1) => \life_control[2]_i_403_n_0\,
      S(0) => \life_control[2]_i_404_n_0\
    );
\life_control_reg[2]_i_396\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \life_control_reg[2]_i_396_n_0\,
      CO(2) => \life_control_reg[2]_i_396_n_1\,
      CO(1) => \life_control_reg[2]_i_396_n_2\,
      CO(0) => \life_control_reg[2]_i_396_n_3\,
      CYINIT => '0',
      DI(3) => \life_control[2]_i_413_n_0\,
      DI(2) => \life_control[2]_i_414_n_0\,
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => \NLW_life_control_reg[2]_i_396_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_417_n_0\,
      S(2) => \life_control[2]_i_418_n_0\,
      S(1 downto 0) => \life_control_reg[2]_i_321_0\(1 downto 0)
    );
\sprite_x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__5_n_0\,
      D => D(0),
      Q => \^sprite_x_reg[15]_0\(0),
      R => '0'
    );
\sprite_x_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__5_n_0\,
      D => sprite_x0(10),
      Q => \^sprite_x_reg[15]_0\(10),
      R => '0'
    );
\sprite_x_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__5_n_0\,
      D => sprite_x0(11),
      Q => \^sprite_x_reg[15]_0\(11),
      R => '0'
    );
\sprite_x_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__5_n_0\,
      D => sprite_x0(12),
      Q => \^sprite_x_reg[15]_0\(12),
      R => '0'
    );
\sprite_x_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[8]_i_1_n_0\,
      CO(3) => \sprite_x_reg[12]_i_1_n_0\,
      CO(2) => \sprite_x_reg[12]_i_1_n_1\,
      CO(1) => \sprite_x_reg[12]_i_1_n_2\,
      CO(0) => \sprite_x_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sprite_x0(12 downto 9),
      S(3 downto 0) => \sprite_x_reg[15]_1\(11 downto 8)
    );
\sprite_x_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__5_n_0\,
      D => sprite_x0(13),
      Q => \^sprite_x_reg[15]_0\(13),
      R => '0'
    );
\sprite_x_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__5_n_0\,
      D => sprite_x0(14),
      Q => \^sprite_x_reg[15]_0\(14),
      R => '0'
    );
\sprite_x_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__5_n_0\,
      D => sprite_x0(15),
      Q => \^sprite_x_reg[15]_0\(15),
      R => '0'
    );
\sprite_x_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sprite_x_reg[15]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sprite_x_reg[15]_i_1_n_2\,
      CO(0) => \sprite_x_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sprite_x_reg[15]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => sprite_x0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => \sprite_x_reg[15]_1\(14 downto 12)
    );
\sprite_x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__5_n_0\,
      D => sprite_x0(1),
      Q => \^sprite_x_reg[15]_0\(1),
      R => '0'
    );
\sprite_x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__5_n_0\,
      D => sprite_x0(2),
      Q => \^sprite_x_reg[15]_0\(2),
      R => '0'
    );
\sprite_x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__5_n_0\,
      D => sprite_x0(3),
      Q => \^sprite_x_reg[15]_0\(3),
      R => '0'
    );
\sprite_x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__5_n_0\,
      D => sprite_x0(4),
      Q => \^sprite_x_reg[15]_0\(4),
      R => '0'
    );
\sprite_x_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[4]_i_1_n_0\,
      CO(2) => \sprite_x_reg[4]_i_1_n_1\,
      CO(1) => \sprite_x_reg[4]_i_1_n_2\,
      CO(0) => \sprite_x_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \sprite_x_reg[15]_1\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => sprite_x0(4 downto 1),
      S(3 downto 1) => \sprite_x_reg[4]_1\(2 downto 0),
      S(0) => \sprite_x_reg[15]_1\(0)
    );
\sprite_x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__5_n_0\,
      D => sprite_x0(5),
      Q => \^sprite_x_reg[15]_0\(5),
      R => '0'
    );
\sprite_x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__5_n_0\,
      D => sprite_x0(6),
      Q => \^sprite_x_reg[15]_0\(6),
      R => '0'
    );
\sprite_x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__5_n_0\,
      D => sprite_x0(7),
      Q => \^sprite_x_reg[15]_0\(7),
      R => '0'
    );
\sprite_x_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__5_n_0\,
      D => sprite_x0(8),
      Q => \^sprite_x_reg[15]_0\(8),
      R => '0'
    );
\sprite_x_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[4]_i_1_n_0\,
      CO(3) => \sprite_x_reg[8]_i_1_n_0\,
      CO(2) => \sprite_x_reg[8]_i_1_n_1\,
      CO(1) => \sprite_x_reg[8]_i_1_n_2\,
      CO(0) => \sprite_x_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sprite_x0(8 downto 5),
      S(3 downto 0) => \sprite_x_reg[15]_1\(7 downto 4)
    );
\sprite_x_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__5_n_0\,
      D => sprite_x0(9),
      Q => \^sprite_x_reg[15]_0\(9),
      R => '0'
    );
\sprite_y[11]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => shoot_signal_stage2_e8,
      O => \sprite_y[11]_i_2__5_n_0\
    );
\sprite_y[11]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => shoot_signal_stage2_e8,
      O => \sprite_y[11]_i_3__5_n_0\
    );
\sprite_y[11]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => shoot_signal_stage2_e8,
      O => \sprite_y[11]_i_4__5_n_0\
    );
\sprite_y[11]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => shoot_signal_stage2_e8,
      O => \sprite_y[11]_i_5__5_n_0\
    );
\sprite_y[15]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \sprite_y[7]_i_2__5_n_0\,
      I1 => \sprite_y[7]_i_3__5_n_0\,
      I2 => \sprite_y[7]_i_4__5_n_0\,
      I3 => sprite_y20_in,
      I4 => \sprite_y[7]_i_6__5_n_0\,
      O => \sprite_y[15]_i_1__5_n_0\
    );
\sprite_y[15]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[15]_0\,
      I1 => shoot_signal_stage2_e8,
      O => \sprite_y[15]_i_3__5_n_0\
    );
\sprite_y[15]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => shoot_signal_stage2_e8,
      O => \sprite_y[15]_i_4__5_n_0\
    );
\sprite_y[15]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => shoot_signal_stage2_e8,
      O => \sprite_y[15]_i_5__5_n_0\
    );
\sprite_y[15]_i_6__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => shoot_signal_stage2_e8,
      O => \sprite_y[15]_i_6__5_n_0\
    );
\sprite_y[3]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => shoot_signal_stage2_e8,
      O => \sprite_y[3]_i_2__5_n_0\
    );
\sprite_y[3]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[3]_0\,
      I1 => shoot_signal_stage2_e8,
      O => \sprite_y[3]_i_3__5_n_0\
    );
\sprite_y[3]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => shoot_signal_stage2_e8,
      O => \sprite_y[3]_i_4__5_n_0\
    );
\sprite_y[3]_i_6__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sprite_y_reg[0]_0\,
      I1 => shoot_signal_stage2_e8,
      O => \sprite_y[3]_i_6__5_n_0\
    );
\sprite_y[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \sprite_y[7]_i_2__5_n_0\,
      I1 => \sprite_y[7]_i_3__5_n_0\,
      I2 => \sprite_y[7]_i_4__5_n_0\,
      I3 => sprite_y20_in,
      I4 => \sprite_y[7]_i_6__5_n_0\,
      I5 => \sprite_y_reg[6]_i_1__5_n_7\,
      O => \sprite_y[4]_i_1__5_n_0\
    );
\sprite_y[6]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => shoot_signal_stage2_e8,
      O => \sprite_y[6]_i_2__5_n_0\
    );
\sprite_y[6]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => shoot_signal_stage2_e8,
      O => \sprite_y[6]_i_3__5_n_0\
    );
\sprite_y[6]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => shoot_signal_stage2_e8,
      O => \sprite_y[6]_i_4__5_n_0\
    );
\sprite_y[6]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(0),
      I1 => shoot_signal_stage2_e8,
      O => \sprite_y[6]_i_5__5_n_0\
    );
\sprite_y[7]_i_10__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => shoot_signal_stage2_e8,
      I2 => \^sprite_y_reg[12]_0\,
      O => \sprite_y[7]_i_10__5_n_0\
    );
\sprite_y[7]_i_11__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => shoot_signal_stage2_e8,
      I2 => \^sprite_y_reg[10]_0\,
      O => \sprite_y[7]_i_11__5_n_0\
    );
\sprite_y[7]_i_12__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => shoot_signal_stage2_e8,
      I2 => \^sprite_y_reg[9]_0\,
      O => \sprite_y[7]_i_12__5_n_0\
    );
\sprite_y[7]_i_13__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => shoot_signal_stage2_e8,
      I2 => \^sprite_y_reg[15]_0\,
      O => \sprite_y[7]_i_13__5_n_0\
    );
\sprite_y[7]_i_14__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => shoot_signal_stage2_e8,
      I2 => \^sprite_y_reg[13]_0\,
      O => \sprite_y[7]_i_14__5_n_0\
    );
\sprite_y[7]_i_15__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => shoot_signal_stage2_e8,
      I2 => \^sprite_y_reg[11]_0\,
      O => \sprite_y[7]_i_15__5_n_0\
    );
\sprite_y[7]_i_16__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => shoot_signal_stage2_e8,
      I2 => \^sprite_y_reg[8]_0\,
      O => \sprite_y[7]_i_16__5_n_0\
    );
\sprite_y[7]_i_17__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => shoot_signal_stage2_e8,
      I2 => \^sprite_y_reg[0]_0\,
      O => \sprite_y[7]_i_17__5_n_0\
    );
\sprite_y[7]_i_18__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => \^sprite_y_reg[6]_1\,
      I2 => shoot_signal_stage2_e8,
      O => \sprite_y[7]_i_18__5_n_0\
    );
\sprite_y[7]_i_19__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => shoot_signal_stage2_e8,
      O => \sprite_y[7]_i_19__5_n_0\
    );
\sprite_y[7]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \sprite_y[7]_i_2__5_n_0\,
      I1 => \sprite_y[7]_i_3__5_n_0\,
      I2 => \sprite_y[7]_i_4__5_n_0\,
      I3 => sprite_y20_in,
      I4 => \sprite_y[7]_i_6__5_n_0\,
      I5 => \sprite_y_reg[6]_i_1__5_n_4\,
      O => \sprite_y[7]_i_1__5_n_0\
    );
\sprite_y[7]_i_20__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => shoot_signal_stage2_e8,
      I2 => \^sprite_y_reg[3]_0\,
      O => \sprite_y[7]_i_20__5_n_0\
    );
\sprite_y[7]_i_21__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^sprite_y_reg[0]_0\,
      I1 => shoot_signal_stage2_e8,
      I2 => \^sprite_y_reg[1]_0\,
      O => \sprite_y[7]_i_21__5_n_0\
    );
\sprite_y[7]_i_22__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => \^sprite_y_reg[6]_1\,
      I2 => shoot_signal_stage2_e8,
      O => \sprite_y[7]_i_22__5_n_0\
    );
\sprite_y[7]_i_23__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CE"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(0),
      I1 => shoot_signal_stage2_e8,
      I2 => \^sprite_y_reg[5]_0\,
      O => \sprite_y[7]_i_23__5_n_0\
    );
\sprite_y[7]_i_24__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[3]_0\,
      I1 => shoot_signal_stage2_e8,
      I2 => \^sprite_y_reg[2]_0\,
      O => \sprite_y[7]_i_24__5_n_0\
    );
\sprite_y[7]_i_25__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => shoot_signal_stage2_e8,
      I2 => \^sprite_y_reg[0]_0\,
      O => \sprite_y[7]_i_25__5_n_0\
    );
\sprite_y[7]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A080A080A0A0A08"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => \^sprite_y_reg[8]_0\,
      I2 => shoot_signal_stage2_e8,
      I3 => \^sprite_y_reg[7]_0\(1),
      I4 => \^sprite_y_reg[6]_1\,
      I5 => \sprite_y[7]_i_7__5_n_0\,
      O => \sprite_y[7]_i_2__5_n_0\
    );
\sprite_y[7]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => shoot_signal_stage2_e8,
      I2 => \^sprite_y_reg[10]_0\,
      O => \sprite_y[7]_i_3__5_n_0\
    );
\sprite_y[7]_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => shoot_signal_stage2_e8,
      I2 => \^sprite_y_reg[12]_0\,
      O => \sprite_y[7]_i_4__5_n_0\
    );
\sprite_y[7]_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[15]_0\,
      I1 => shoot_signal_stage2_e8,
      I2 => \^sprite_y_reg[14]_0\,
      O => \sprite_y[7]_i_6__5_n_0\
    );
\sprite_y[7]_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000D"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => \sprite_y[7]_i_17__5_n_0\,
      I2 => \^sprite_y_reg[3]_0\,
      I3 => \^sprite_y_reg[5]_0\,
      I4 => \^sprite_y_reg[7]_0\(0),
      I5 => shoot_signal_stage2_e8,
      O => \sprite_y[7]_i_7__5_n_0\
    );
\sprite_y[7]_i_9__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[15]_0\,
      I1 => shoot_signal_stage2_e8,
      I2 => \^sprite_y_reg[14]_0\,
      O => \sprite_y[7]_i_9__5_n_0\
    );
\sprite_y_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__5_n_7\,
      Q => \^sprite_y_reg[0]_0\,
      R => \sprite_y[15]_i_1__5_n_0\
    );
\sprite_y_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__5_n_5\,
      Q => \^sprite_y_reg[10]_0\,
      R => \sprite_y[15]_i_1__5_n_0\
    );
\sprite_y_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__5_n_4\,
      Q => \^sprite_y_reg[11]_0\,
      R => \sprite_y[15]_i_1__5_n_0\
    );
\sprite_y_reg[11]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[6]_i_1__5_n_0\,
      CO(3) => \sprite_y_reg[11]_i_1__5_n_0\,
      CO(2) => \sprite_y_reg[11]_i_1__5_n_1\,
      CO(1) => \sprite_y_reg[11]_i_1__5_n_2\,
      CO(0) => \sprite_y_reg[11]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sprite_y_reg[11]_i_1__5_n_4\,
      O(2) => \sprite_y_reg[11]_i_1__5_n_5\,
      O(1) => \sprite_y_reg[11]_i_1__5_n_6\,
      O(0) => \sprite_y_reg[11]_i_1__5_n_7\,
      S(3) => \sprite_y[11]_i_2__5_n_0\,
      S(2) => \sprite_y[11]_i_3__5_n_0\,
      S(1) => \sprite_y[11]_i_4__5_n_0\,
      S(0) => \sprite_y[11]_i_5__5_n_0\
    );
\sprite_y_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__5_n_7\,
      Q => \^sprite_y_reg[12]_0\,
      R => \sprite_y[15]_i_1__5_n_0\
    );
\sprite_y_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__5_n_6\,
      Q => \^sprite_y_reg[13]_0\,
      R => \sprite_y[15]_i_1__5_n_0\
    );
\sprite_y_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__5_n_5\,
      Q => \^sprite_y_reg[14]_0\,
      R => \sprite_y[15]_i_1__5_n_0\
    );
\sprite_y_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__5_n_4\,
      Q => \^sprite_y_reg[15]_0\,
      R => \sprite_y[15]_i_1__5_n_0\
    );
\sprite_y_reg[15]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[11]_i_1__5_n_0\,
      CO(3) => \NLW_sprite_y_reg[15]_i_2__5_CO_UNCONNECTED\(3),
      CO(2) => \sprite_y_reg[15]_i_2__5_n_1\,
      CO(1) => \sprite_y_reg[15]_i_2__5_n_2\,
      CO(0) => \sprite_y_reg[15]_i_2__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sprite_y_reg[15]_i_2__5_n_4\,
      O(2) => \sprite_y_reg[15]_i_2__5_n_5\,
      O(1) => \sprite_y_reg[15]_i_2__5_n_6\,
      O(0) => \sprite_y_reg[15]_i_2__5_n_7\,
      S(3) => \sprite_y[15]_i_3__5_n_0\,
      S(2) => \sprite_y[15]_i_4__5_n_0\,
      S(1) => \sprite_y[15]_i_5__5_n_0\,
      S(0) => \sprite_y[15]_i_6__5_n_0\
    );
\sprite_y_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__5_n_6\,
      Q => \^sprite_y_reg[1]_0\,
      R => \sprite_y[15]_i_1__5_n_0\
    );
\sprite_y_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__5_n_5\,
      Q => \^sprite_y_reg[2]_0\,
      R => \sprite_y[15]_i_1__5_n_0\
    );
\sprite_y_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__5_n_4\,
      Q => \^sprite_y_reg[3]_0\,
      R => \sprite_y[15]_i_1__5_n_0\
    );
\sprite_y_reg[3]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_reg[3]_i_1__5_n_0\,
      CO(2) => \sprite_y_reg[3]_i_1__5_n_1\,
      CO(1) => \sprite_y_reg[3]_i_1__5_n_2\,
      CO(0) => \sprite_y_reg[3]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sprite_y[3]_i_2__5_n_0\,
      DI(0) => '0',
      O(3) => \sprite_y_reg[3]_i_1__5_n_4\,
      O(2) => \sprite_y_reg[3]_i_1__5_n_5\,
      O(1) => \sprite_y_reg[3]_i_1__5_n_6\,
      O(0) => \sprite_y_reg[3]_i_1__5_n_7\,
      S(3) => \sprite_y[3]_i_3__5_n_0\,
      S(2) => \sprite_y[3]_i_4__5_n_0\,
      S(1) => S(0),
      S(0) => \sprite_y[3]_i_6__5_n_0\
    );
\sprite_y_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y[4]_i_1__5_n_0\,
      Q => \^sprite_y_reg[7]_0\(0),
      R => '0'
    );
\sprite_y_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[6]_i_1__5_n_6\,
      Q => \^sprite_y_reg[5]_0\,
      R => \sprite_y[15]_i_1__5_n_0\
    );
\sprite_y_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[6]_i_1__5_n_5\,
      Q => \^sprite_y_reg[6]_1\,
      R => \sprite_y[15]_i_1__5_n_0\
    );
\sprite_y_reg[6]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_1__5_n_0\,
      CO(3) => \sprite_y_reg[6]_i_1__5_n_0\,
      CO(2) => \sprite_y_reg[6]_i_1__5_n_1\,
      CO(1) => \sprite_y_reg[6]_i_1__5_n_2\,
      CO(0) => \sprite_y_reg[6]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sprite_y_reg[6]_i_1__5_n_4\,
      O(2) => \sprite_y_reg[6]_i_1__5_n_5\,
      O(1) => \sprite_y_reg[6]_i_1__5_n_6\,
      O(0) => \sprite_y_reg[6]_i_1__5_n_7\,
      S(3) => \sprite_y[6]_i_2__5_n_0\,
      S(2) => \sprite_y[6]_i_3__5_n_0\,
      S(1) => \sprite_y[6]_i_4__5_n_0\,
      S(0) => \sprite_y[6]_i_5__5_n_0\
    );
\sprite_y_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y[7]_i_1__5_n_0\,
      Q => \^sprite_y_reg[7]_0\(1),
      R => '0'
    );
\sprite_y_reg[7]_i_5__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[7]_i_8__5_n_0\,
      CO(3) => sprite_y20_in,
      CO(2) => \sprite_y_reg[7]_i_5__5_n_1\,
      CO(1) => \sprite_y_reg[7]_i_5__5_n_2\,
      CO(0) => \sprite_y_reg[7]_i_5__5_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[7]_i_9__5_n_0\,
      DI(2) => \sprite_y[7]_i_10__5_n_0\,
      DI(1) => \sprite_y[7]_i_11__5_n_0\,
      DI(0) => \sprite_y[7]_i_12__5_n_0\,
      O(3 downto 0) => \NLW_sprite_y_reg[7]_i_5__5_O_UNCONNECTED\(3 downto 0),
      S(3) => \sprite_y[7]_i_13__5_n_0\,
      S(2) => \sprite_y[7]_i_14__5_n_0\,
      S(1) => \sprite_y[7]_i_15__5_n_0\,
      S(0) => \sprite_y[7]_i_16__5_n_0\
    );
\sprite_y_reg[7]_i_8__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_reg[7]_i_8__5_n_0\,
      CO(2) => \sprite_y_reg[7]_i_8__5_n_1\,
      CO(1) => \sprite_y_reg[7]_i_8__5_n_2\,
      CO(0) => \sprite_y_reg[7]_i_8__5_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[7]_i_18__5_n_0\,
      DI(2) => \sprite_y[7]_i_19__5_n_0\,
      DI(1) => \sprite_y[7]_i_20__5_n_0\,
      DI(0) => \sprite_y[7]_i_21__5_n_0\,
      O(3 downto 0) => \NLW_sprite_y_reg[7]_i_8__5_O_UNCONNECTED\(3 downto 0),
      S(3) => \sprite_y[7]_i_22__5_n_0\,
      S(2) => \sprite_y[7]_i_23__5_n_0\,
      S(1) => \sprite_y[7]_i_24__5_n_0\,
      S(0) => \sprite_y[7]_i_25__5_n_0\
    );
\sprite_y_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__5_n_7\,
      Q => \^sprite_y_reg[8]_0\,
      R => \sprite_y[15]_i_1__5_n_0\
    );
\sprite_y_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__5_n_6\,
      Q => \^sprite_y_reg[9]_0\,
      R => \sprite_y[15]_i_1__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_4 is
  port (
    finish_14 : out STD_LOGIC;
    \sprite_y_reg[1]_0\ : out STD_LOGIC;
    \sprite_y_reg[0]_0\ : out STD_LOGIC;
    \sprite_y_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_reg[6]_1\ : out STD_LOGIC;
    \sprite_y_reg[5]_0\ : out STD_LOGIC;
    \sprite_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_x_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[9]_0\ : out STD_LOGIC;
    \sprite_y_reg[8]_0\ : out STD_LOGIC;
    \sprite_y_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y_reg[2]_0\ : out STD_LOGIC;
    \sprite_y_reg[3]_0\ : out STD_LOGIC;
    \sprite_y_reg[14]_0\ : out STD_LOGIC;
    \sprite_y_reg[15]_0\ : out STD_LOGIC;
    \sprite_y_reg[12]_0\ : out STD_LOGIC;
    \sprite_y_reg[13]_0\ : out STD_LOGIC;
    \sprite_y_reg[10]_0\ : out STD_LOGIC;
    \sprite_y_reg[11]_0\ : out STD_LOGIC;
    \sprite_y_reg[6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[14]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sx_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[10]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[14]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \life_control_reg[1]\ : out STD_LOGIC;
    \sprite_x_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v_sync : in STD_LOGIC;
    shoot_signal_e3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \bias_reg[3]_i_1276_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[3]_i_3081\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1267\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1256\ : in STD_LOGIC;
    \sprite_y_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2086_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2086_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1276_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_695_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_319\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \life_control_reg[2]_i_71_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    shoot_x : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \life_control[2]_i_8\ : in STD_LOGIC;
    \life_control[2]_i_8_0\ : in STD_LOGIC;
    \life_control[2]_i_8_1\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sprite_e3_x : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_x_reg[4]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_4 : entity is "sprite_compositor_e_projectile";
end design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_4;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_4 is
  signal \bias[3]_i_2091_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2092_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2093_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2094_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2768_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2769_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2770_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2771_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3085_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3086_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3087_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3088_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1276_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1276_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1276_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1276_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2086_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2086_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2086_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2086_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2763_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2763_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2763_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2763_n_3\ : STD_LOGIC;
  signal life_control371_in : STD_LOGIC;
  signal life_control472_in : STD_LOGIC;
  signal \life_control[2]_i_130_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_131_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_133_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_134_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_135_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_136_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_137_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_138_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_139_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_140_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_229_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_230_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_231_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_232_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_233_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_234_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_235_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_236_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_237_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_238_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_239_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_240_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_241_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_242_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_243_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_244_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_245_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_348_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_349_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_352_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_353_n_0\ : STD_LOGIC;
  signal \life_control_reg[2]_i_128_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_128_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_128_n_3\ : STD_LOGIC;
  signal \life_control_reg[2]_i_132_n_0\ : STD_LOGIC;
  signal \life_control_reg[2]_i_132_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_132_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_132_n_3\ : STD_LOGIC;
  signal \life_control_reg[2]_i_228_n_0\ : STD_LOGIC;
  signal \life_control_reg[2]_i_228_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_228_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_228_n_3\ : STD_LOGIC;
  signal \life_control_reg[2]_i_71_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_71_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_71_n_3\ : STD_LOGIC;
  signal sprite_x0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \sprite_x_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sprite_x_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal sprite_y20_in : STD_LOGIC;
  signal \sprite_y[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \sprite_y[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_10__0_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_11__0_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_12__0_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_13__0_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_14__0_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_15__0_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_16__0_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_17__0_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_18__0_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_19__0_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_20__0_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_21__0_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_22__0_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_23__0_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_24__0_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_25__0_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \^sprite_y_reg[0]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[10]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[11]_0\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__0_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__0_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__0_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__0_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[12]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[13]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[14]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[15]_0\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__0_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__0_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__0_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__0_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__0_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__0_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__0_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[1]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[2]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[3]_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__0_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__0_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__0_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[5]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[6]_1\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__0_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__0_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__0_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__0_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__0_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__0_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[7]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sprite_y_reg[7]_i_5__0_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_5__0_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_5__0_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__0_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__0_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__0_n_3\ : STD_LOGIC;
  signal \^sprite_y_reg[8]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[9]_0\ : STD_LOGIC;
  signal \NLW_bias_reg[3]_i_1276_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2086_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2763_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_695_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_695_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_128_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_132_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_228_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_71_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_x_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sprite_x_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_y_reg[15]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_y_reg[7]_i_5__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_y_reg[7]_i_8__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \life_control[2]_i_130\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \life_control[2]_i_237\ : label is "soft_lutpair160";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_128\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_132\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_228\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_71\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sprite_x_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \sprite_y[7]_i_17__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sprite_y[7]_i_3__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \sprite_y[7]_i_4__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \sprite_y[7]_i_6__0\ : label is "soft_lutpair161";
  attribute ADDER_THRESHOLD of \sprite_y_reg[11]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[15]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[3]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[6]_i_1__0\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \sprite_y_reg[7]_i_5__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \sprite_y_reg[7]_i_8__0\ : label is 11;
begin
  \sprite_x_reg[15]_0\(15 downto 0) <= \^sprite_x_reg[15]_0\(15 downto 0);
  \sprite_y_reg[0]_0\ <= \^sprite_y_reg[0]_0\;
  \sprite_y_reg[10]_0\ <= \^sprite_y_reg[10]_0\;
  \sprite_y_reg[11]_0\ <= \^sprite_y_reg[11]_0\;
  \sprite_y_reg[12]_0\ <= \^sprite_y_reg[12]_0\;
  \sprite_y_reg[13]_0\ <= \^sprite_y_reg[13]_0\;
  \sprite_y_reg[14]_0\ <= \^sprite_y_reg[14]_0\;
  \sprite_y_reg[15]_0\ <= \^sprite_y_reg[15]_0\;
  \sprite_y_reg[1]_0\ <= \^sprite_y_reg[1]_0\;
  \sprite_y_reg[2]_0\ <= \^sprite_y_reg[2]_0\;
  \sprite_y_reg[3]_0\ <= \^sprite_y_reg[3]_0\;
  \sprite_y_reg[5]_0\ <= \^sprite_y_reg[5]_0\;
  \sprite_y_reg[6]_1\ <= \^sprite_y_reg[6]_1\;
  \sprite_y_reg[7]_0\(1 downto 0) <= \^sprite_y_reg[7]_0\(1 downto 0);
  \sprite_y_reg[8]_0\ <= \^sprite_y_reg[8]_0\;
  \sprite_y_reg[9]_0\ <= \^sprite_y_reg[9]_0\;
\bias[3]_i_1261\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_1276_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => \bias_reg[3]_i_1276_0\(15),
      O => \sprite_x_reg[14]_0\(3)
    );
\bias[3]_i_1262\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_1276_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => \bias_reg[3]_i_1276_0\(13),
      O => \sprite_x_reg[14]_0\(2)
    );
\bias[3]_i_1263\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_1276_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \bias_reg[3]_i_1276_0\(11),
      O => \sprite_x_reg[14]_0\(1)
    );
\bias[3]_i_1264\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_1276_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \bias_reg[3]_i_1276_0\(9),
      O => \sprite_x_reg[14]_0\(0)
    );
\bias[3]_i_1272\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => Q(13),
      I2 => \^sprite_y_reg[15]_0\,
      I3 => Q(14),
      O => \sprite_y_reg[14]_1\(3)
    );
\bias[3]_i_1273\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => Q(11),
      I2 => \^sprite_y_reg[13]_0\,
      I3 => Q(12),
      O => \sprite_y_reg[14]_1\(2)
    );
\bias[3]_i_1274\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => Q(9),
      I2 => \^sprite_y_reg[11]_0\,
      I3 => Q(10),
      O => \sprite_y_reg[14]_1\(1)
    );
\bias[3]_i_1275\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => Q(7),
      I2 => \^sprite_y_reg[9]_0\,
      I3 => Q(8),
      O => \sprite_y_reg[14]_1\(0)
    );
\bias[3]_i_2062\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \bias_reg[3]_i_1276_0\(4),
      I2 => \bias_reg[3]_i_1276_0\(5),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \sprite_x_reg[4]_0\(0)
    );
\bias[3]_i_2065\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \bias_reg[3]_i_1276_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \bias_reg[3]_i_1276_0\(7),
      O => \sprite_x_reg[6]_0\(2)
    );
\bias[3]_i_2067\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_1276_0\(3),
      I2 => \^sprite_x_reg[15]_0\(2),
      I3 => \bias_reg[3]_i_1276_0\(2),
      O => \sprite_x_reg[6]_0\(1)
    );
\bias[3]_i_2068\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1276_0\(1),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \bias_reg[3]_i_1256\,
      O => \sprite_x_reg[6]_0\(0)
    );
\bias[3]_i_2074\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => Q(13),
      I2 => \^sprite_y_reg[15]_0\,
      I3 => Q(14),
      O => \sprite_y_reg[14]_2\(3)
    );
\bias[3]_i_2075\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => Q(12),
      I2 => \^sprite_y_reg[14]_0\,
      I3 => Q(13),
      O => \sprite_y_reg[14]_2\(2)
    );
\bias[3]_i_2076\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => Q(11),
      I2 => \^sprite_y_reg[13]_0\,
      I3 => Q(12),
      O => \sprite_y_reg[14]_2\(1)
    );
\bias[3]_i_2077\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => Q(10),
      I2 => \^sprite_y_reg[12]_0\,
      I3 => Q(11),
      O => \sprite_y_reg[14]_2\(0)
    );
\bias[3]_i_2079\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(0),
      I1 => Q(3),
      I2 => \^sprite_y_reg[5]_0\,
      I3 => Q(4),
      O => \sprite_y_reg[4]_0\(2)
    );
\bias[3]_i_2080\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_y_reg[3]_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^sprite_y_reg[2]_0\,
      O => \sprite_y_reg[4]_0\(1)
    );
\bias[3]_i_2081\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => \bias_reg[3]_i_1267\(0),
      I2 => Q(0),
      I3 => \^sprite_y_reg[0]_0\,
      O => \sprite_y_reg[4]_0\(0)
    );
\bias[3]_i_2082\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => Q(5),
      I2 => \^sprite_y_reg[7]_0\(1),
      I3 => Q(6),
      O => \sprite_y_reg[6]_2\(0)
    );
\bias[3]_i_2091\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_1276_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => \bias_reg[3]_i_1276_0\(15),
      O => \bias[3]_i_2091_n_0\
    );
\bias[3]_i_2092\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1276_0\(13),
      I2 => \^sprite_x_reg[15]_0\(14),
      I3 => \bias_reg[3]_i_1276_0\(14),
      O => \bias[3]_i_2092_n_0\
    );
\bias[3]_i_2093\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_1276_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => \bias_reg[3]_i_1276_0\(13),
      O => \bias[3]_i_2093_n_0\
    );
\bias[3]_i_2094\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1276_0\(11),
      I2 => \^sprite_x_reg[15]_0\(12),
      I3 => \bias_reg[3]_i_1276_0\(12),
      O => \bias[3]_i_2094_n_0\
    );
\bias[3]_i_2759\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => Q(9),
      I2 => \^sprite_y_reg[11]_0\,
      I3 => Q(10),
      O => \sprite_y_reg[10]_1\(3)
    );
\bias[3]_i_2760\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => Q(8),
      I2 => \^sprite_y_reg[10]_0\,
      I3 => Q(9),
      O => \sprite_y_reg[10]_1\(2)
    );
\bias[3]_i_2761\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => Q(7),
      I2 => \^sprite_y_reg[9]_0\,
      I3 => Q(8),
      O => \sprite_y_reg[10]_1\(1)
    );
\bias[3]_i_2762\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => Q(6),
      I2 => \^sprite_y_reg[8]_0\,
      I3 => Q(7),
      O => \sprite_y_reg[10]_1\(0)
    );
\bias[3]_i_2768\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_1276_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \bias_reg[3]_i_1276_0\(11),
      O => \bias[3]_i_2768_n_0\
    );
\bias[3]_i_2769\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1276_0\(9),
      I2 => \^sprite_x_reg[15]_0\(10),
      I3 => \bias_reg[3]_i_1276_0\(10),
      O => \bias[3]_i_2769_n_0\
    );
\bias[3]_i_2770\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_1276_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \bias_reg[3]_i_1276_0\(9),
      O => \bias[3]_i_2770_n_0\
    );
\bias[3]_i_2771\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1276_0\(7),
      I2 => \^sprite_x_reg[15]_0\(8),
      I3 => \bias_reg[3]_i_1276_0\(8),
      O => \bias[3]_i_2771_n_0\
    );
\bias[3]_i_3077\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => Q(5),
      I2 => \^sprite_y_reg[7]_0\(1),
      I3 => Q(6),
      O => \sprite_y_reg[6]_0\(2)
    );
\bias[3]_i_3078\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => Q(5),
      I2 => \^sprite_y_reg[5]_0\,
      O => \sprite_y_reg[6]_0\(1)
    );
\bias[3]_i_3079\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => Q(4),
      O => \sprite_y_reg[6]_0\(0)
    );
\bias[3]_i_3085\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \bias_reg[3]_i_1276_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \bias_reg[3]_i_1276_0\(7),
      O => \bias[3]_i_3085_n_0\
    );
\bias[3]_i_3086\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1276_0\(5),
      I2 => \^sprite_x_reg[15]_0\(6),
      I3 => \bias_reg[3]_i_1276_0\(6),
      O => \bias[3]_i_3086_n_0\
    );
\bias[3]_i_3087\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1276_0\(5),
      I2 => \^sprite_x_reg[15]_0\(4),
      O => \bias[3]_i_3087_n_0\
    );
\bias[3]_i_3088\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \bias_reg[3]_i_1276_0\(4),
      O => \bias[3]_i_3088_n_0\
    );
\bias[3]_i_3267\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_3081\(0),
      O => \sprite_x_reg[3]_0\(3)
    );
\bias[3]_i_3268\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_1276_0\(2),
      O => \sprite_x_reg[3]_0\(2)
    );
\bias[3]_i_3269\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1276_0\(1),
      O => \sprite_x_reg[3]_0\(1)
    );
\bias[3]_i_3270\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \bias_reg[3]_i_1276_0\(0),
      O => \sprite_x_reg[3]_0\(0)
    );
\bias_reg[3]_i_1276\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2086_n_0\,
      CO(3) => \bias_reg[3]_i_1276_n_0\,
      CO(2) => \bias_reg[3]_i_1276_n_1\,
      CO(1) => \bias_reg[3]_i_1276_n_2\,
      CO(0) => \bias_reg[3]_i_1276_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bias_reg[3]_i_695_0\(3 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1276_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2091_n_0\,
      S(2) => \bias[3]_i_2092_n_0\,
      S(1) => \bias[3]_i_2093_n_0\,
      S(0) => \bias[3]_i_2094_n_0\
    );
\bias_reg[3]_i_2086\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2763_n_0\,
      CO(3) => \bias_reg[3]_i_2086_n_0\,
      CO(2) => \bias_reg[3]_i_2086_n_1\,
      CO(1) => \bias_reg[3]_i_2086_n_2\,
      CO(0) => \bias_reg[3]_i_2086_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bias_reg[3]_i_1276_1\(3 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2086_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2768_n_0\,
      S(2) => \bias[3]_i_2769_n_0\,
      S(1) => \bias[3]_i_2770_n_0\,
      S(0) => \bias[3]_i_2771_n_0\
    );
\bias_reg[3]_i_2763\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2086_0\(0),
      CO(3) => \bias_reg[3]_i_2763_n_0\,
      CO(2) => \bias_reg[3]_i_2763_n_1\,
      CO(1) => \bias_reg[3]_i_2763_n_2\,
      CO(0) => \bias_reg[3]_i_2763_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \bias_reg[3]_i_2086_1\(2 downto 0),
      DI(0) => \^sprite_x_reg[15]_0\(4),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2763_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3085_n_0\,
      S(2) => \bias[3]_i_3086_n_0\,
      S(1) => \bias[3]_i_3087_n_0\,
      S(0) => \bias[3]_i_3088_n_0\
    );
\bias_reg[3]_i_695\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1276_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_695_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_sx_reg[15]\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bias_reg[3]_i_695_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_319\(0)
    );
finish_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y[15]_i_1__0_n_0\,
      Q => finish_14,
      R => '0'
    );
\life_control[2]_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => \^sprite_y_reg[11]_0\,
      I2 => \^sprite_y_reg[8]_0\,
      I3 => \^sprite_y_reg[6]_1\,
      O => \life_control[2]_i_130_n_0\
    );
\life_control[2]_i_131\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => \^sprite_y_reg[7]_0\(0),
      I2 => \^sprite_y_reg[7]_0\(1),
      I3 => \^sprite_y_reg[9]_0\,
      I4 => \life_control[2]_i_237_n_0\,
      O => \life_control[2]_i_131_n_0\
    );
\life_control[2]_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => shoot_x(2),
      I2 => shoot_x(3),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \life_control[2]_i_133_n_0\
    );
\life_control[2]_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => shoot_x(0),
      I2 => shoot_x(1),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \life_control[2]_i_134_n_0\
    );
\life_control[2]_i_135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \life_control_reg[2]_i_71_0\(10),
      I2 => \life_control_reg[2]_i_71_0\(11),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \life_control[2]_i_135_n_0\
    );
\life_control[2]_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \life_control_reg[2]_i_71_0\(8),
      I2 => \life_control_reg[2]_i_71_0\(9),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \life_control[2]_i_136_n_0\
    );
\life_control[2]_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => shoot_x(2),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => shoot_x(3),
      O => \life_control[2]_i_137_n_0\
    );
\life_control[2]_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => shoot_x(0),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => shoot_x(1),
      O => \life_control[2]_i_138_n_0\
    );
\life_control[2]_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \life_control_reg[2]_i_71_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \life_control_reg[2]_i_71_0\(11),
      O => \life_control[2]_i_139_n_0\
    );
\life_control[2]_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \life_control_reg[2]_i_71_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \life_control_reg[2]_i_71_0\(9),
      O => \life_control[2]_i_140_n_0\
    );
\life_control[2]_i_229\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(9),
      I1 => \^sprite_x_reg[15]_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => p_0_in(10),
      O => \life_control[2]_i_229_n_0\
    );
\life_control[2]_i_230\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(7),
      I1 => \^sprite_x_reg[15]_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => p_0_in(8),
      O => \life_control[2]_i_230_n_0\
    );
\life_control[2]_i_231\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => p_0_in(6),
      O => \life_control[2]_i_231_n_0\
    );
\life_control[2]_i_232\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \^sprite_x_reg[15]_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => p_0_in(4),
      O => \life_control[2]_i_232_n_0\
    );
\life_control[2]_i_233\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(9),
      I1 => \^sprite_x_reg[15]_0\(14),
      I2 => p_0_in(10),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \life_control[2]_i_233_n_0\
    );
\life_control[2]_i_234\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(7),
      I1 => \^sprite_x_reg[15]_0\(12),
      I2 => p_0_in(8),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \life_control[2]_i_234_n_0\
    );
\life_control[2]_i_235\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => p_0_in(6),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \life_control[2]_i_235_n_0\
    );
\life_control[2]_i_236\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \^sprite_x_reg[15]_0\(8),
      I2 => p_0_in(4),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \life_control[2]_i_236_n_0\
    );
\life_control[2]_i_237\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => \^sprite_y_reg[3]_0\,
      I2 => \^sprite_y_reg[0]_0\,
      I3 => \^sprite_y_reg[1]_0\,
      O => \life_control[2]_i_237_n_0\
    );
\life_control[2]_i_238\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \life_control_reg[2]_i_71_0\(6),
      I2 => \life_control_reg[2]_i_71_0\(7),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \life_control[2]_i_238_n_0\
    );
\life_control[2]_i_239\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \life_control_reg[2]_i_71_0\(4),
      I2 => \life_control_reg[2]_i_71_0\(5),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \life_control[2]_i_239_n_0\
    );
\life_control[2]_i_240\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \life_control_reg[2]_i_71_0\(2),
      I2 => \life_control_reg[2]_i_71_0\(3),
      I3 => \^sprite_x_reg[15]_0\(3),
      O => \life_control[2]_i_240_n_0\
    );
\life_control[2]_i_241\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \life_control_reg[2]_i_71_0\(0),
      I2 => \life_control_reg[2]_i_71_0\(1),
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \life_control[2]_i_241_n_0\
    );
\life_control[2]_i_242\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \life_control_reg[2]_i_71_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \life_control_reg[2]_i_71_0\(7),
      O => \life_control[2]_i_242_n_0\
    );
\life_control[2]_i_243\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \life_control_reg[2]_i_71_0\(4),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => \life_control_reg[2]_i_71_0\(5),
      O => \life_control[2]_i_243_n_0\
    );
\life_control[2]_i_244\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \life_control_reg[2]_i_71_0\(2),
      I2 => \^sprite_x_reg[15]_0\(3),
      I3 => \life_control_reg[2]_i_71_0\(3),
      O => \life_control[2]_i_244_n_0\
    );
\life_control[2]_i_245\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \life_control_reg[2]_i_71_0\(0),
      I2 => \^sprite_x_reg[15]_0\(1),
      I3 => \life_control_reg[2]_i_71_0\(1),
      O => \life_control[2]_i_245_n_0\
    );
\life_control[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8000000000000"
    )
        port map (
      I0 => CO(0),
      I1 => \life_control[2]_i_8\,
      I2 => \life_control[2]_i_8_0\,
      I3 => \life_control[2]_i_8_1\,
      I4 => life_control371_in,
      I5 => life_control472_in,
      O => \life_control_reg[1]\
    );
\life_control[2]_i_348\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \^sprite_x_reg[15]_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => p_0_in(2),
      O => \life_control[2]_i_348_n_0\
    );
\life_control[2]_i_349\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \life_control_reg[2]_i_71_0\(4),
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => p_0_in(0),
      O => \life_control[2]_i_349_n_0\
    );
\life_control[2]_i_352\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \^sprite_x_reg[15]_0\(6),
      I2 => p_0_in(2),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \life_control[2]_i_352_n_0\
    );
\life_control[2]_i_353\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \life_control_reg[2]_i_71_0\(4),
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => p_0_in(0),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \life_control[2]_i_353_n_0\
    );
\life_control[2]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \life_control[2]_i_130_n_0\,
      I1 => \^sprite_y_reg[15]_0\,
      I2 => \^sprite_y_reg[14]_0\,
      I3 => \^sprite_y_reg[12]_0\,
      I4 => \^sprite_y_reg[13]_0\,
      I5 => \life_control[2]_i_131_n_0\,
      O => life_control371_in
    );
\life_control_reg[2]_i_128\: unisim.vcomponents.CARRY4
     port map (
      CI => \life_control_reg[2]_i_228_n_0\,
      CO(3) => \sprite_x_reg[14]_1\(0),
      CO(2) => \life_control_reg[2]_i_128_n_1\,
      CO(1) => \life_control_reg[2]_i_128_n_2\,
      CO(0) => \life_control_reg[2]_i_128_n_3\,
      CYINIT => '0',
      DI(3) => \life_control[2]_i_229_n_0\,
      DI(2) => \life_control[2]_i_230_n_0\,
      DI(1) => \life_control[2]_i_231_n_0\,
      DI(0) => \life_control[2]_i_232_n_0\,
      O(3 downto 0) => \NLW_life_control_reg[2]_i_128_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_233_n_0\,
      S(2) => \life_control[2]_i_234_n_0\,
      S(1) => \life_control[2]_i_235_n_0\,
      S(0) => \life_control[2]_i_236_n_0\
    );
\life_control_reg[2]_i_132\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \life_control_reg[2]_i_132_n_0\,
      CO(2) => \life_control_reg[2]_i_132_n_1\,
      CO(1) => \life_control_reg[2]_i_132_n_2\,
      CO(0) => \life_control_reg[2]_i_132_n_3\,
      CYINIT => '1',
      DI(3) => \life_control[2]_i_238_n_0\,
      DI(2) => \life_control[2]_i_239_n_0\,
      DI(1) => \life_control[2]_i_240_n_0\,
      DI(0) => \life_control[2]_i_241_n_0\,
      O(3 downto 0) => \NLW_life_control_reg[2]_i_132_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_242_n_0\,
      S(2) => \life_control[2]_i_243_n_0\,
      S(1) => \life_control[2]_i_244_n_0\,
      S(0) => \life_control[2]_i_245_n_0\
    );
\life_control_reg[2]_i_228\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \life_control_reg[2]_i_228_n_0\,
      CO(2) => \life_control_reg[2]_i_228_n_1\,
      CO(1) => \life_control_reg[2]_i_228_n_2\,
      CO(0) => \life_control_reg[2]_i_228_n_3\,
      CYINIT => '0',
      DI(3) => \life_control[2]_i_348_n_0\,
      DI(2) => \life_control[2]_i_349_n_0\,
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => \NLW_life_control_reg[2]_i_228_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_352_n_0\,
      S(2) => \life_control[2]_i_353_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
\life_control_reg[2]_i_71\: unisim.vcomponents.CARRY4
     port map (
      CI => \life_control_reg[2]_i_132_n_0\,
      CO(3) => life_control472_in,
      CO(2) => \life_control_reg[2]_i_71_n_1\,
      CO(1) => \life_control_reg[2]_i_71_n_2\,
      CO(0) => \life_control_reg[2]_i_71_n_3\,
      CYINIT => '0',
      DI(3) => \life_control[2]_i_133_n_0\,
      DI(2) => \life_control[2]_i_134_n_0\,
      DI(1) => \life_control[2]_i_135_n_0\,
      DI(0) => \life_control[2]_i_136_n_0\,
      O(3 downto 0) => \NLW_life_control_reg[2]_i_71_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_137_n_0\,
      S(2) => \life_control[2]_i_138_n_0\,
      S(1) => \life_control[2]_i_139_n_0\,
      S(0) => \life_control[2]_i_140_n_0\
    );
\sprite_x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__0_n_0\,
      D => sprite_e3_x(0),
      Q => \^sprite_x_reg[15]_0\(0),
      R => '0'
    );
\sprite_x_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__0_n_0\,
      D => sprite_x0(10),
      Q => \^sprite_x_reg[15]_0\(10),
      R => '0'
    );
\sprite_x_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__0_n_0\,
      D => sprite_x0(11),
      Q => \^sprite_x_reg[15]_0\(11),
      R => '0'
    );
\sprite_x_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__0_n_0\,
      D => sprite_x0(12),
      Q => \^sprite_x_reg[15]_0\(12),
      R => '0'
    );
\sprite_x_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[8]_i_1_n_0\,
      CO(3) => \sprite_x_reg[12]_i_1_n_0\,
      CO(2) => \sprite_x_reg[12]_i_1_n_1\,
      CO(1) => \sprite_x_reg[12]_i_1_n_2\,
      CO(0) => \sprite_x_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sprite_x0(12 downto 9),
      S(3 downto 0) => sprite_e3_x(12 downto 9)
    );
\sprite_x_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__0_n_0\,
      D => sprite_x0(13),
      Q => \^sprite_x_reg[15]_0\(13),
      R => '0'
    );
\sprite_x_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__0_n_0\,
      D => sprite_x0(14),
      Q => \^sprite_x_reg[15]_0\(14),
      R => '0'
    );
\sprite_x_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__0_n_0\,
      D => sprite_x0(15),
      Q => \^sprite_x_reg[15]_0\(15),
      R => '0'
    );
\sprite_x_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sprite_x_reg[15]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sprite_x_reg[15]_i_1_n_2\,
      CO(0) => \sprite_x_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sprite_x_reg[15]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => sprite_x0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => sprite_e3_x(15 downto 13)
    );
\sprite_x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__0_n_0\,
      D => sprite_x0(1),
      Q => \^sprite_x_reg[15]_0\(1),
      R => '0'
    );
\sprite_x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__0_n_0\,
      D => sprite_x0(2),
      Q => \^sprite_x_reg[15]_0\(2),
      R => '0'
    );
\sprite_x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__0_n_0\,
      D => sprite_x0(3),
      Q => \^sprite_x_reg[15]_0\(3),
      R => '0'
    );
\sprite_x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__0_n_0\,
      D => sprite_x0(4),
      Q => \^sprite_x_reg[15]_0\(4),
      R => '0'
    );
\sprite_x_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[4]_i_1_n_0\,
      CO(2) => \sprite_x_reg[4]_i_1_n_1\,
      CO(1) => \sprite_x_reg[4]_i_1_n_2\,
      CO(0) => \sprite_x_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => sprite_e3_x(4 downto 2),
      DI(0) => '0',
      O(3 downto 0) => sprite_x0(4 downto 1),
      S(3 downto 1) => \sprite_x_reg[4]_1\(2 downto 0),
      S(0) => sprite_e3_x(1)
    );
\sprite_x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__0_n_0\,
      D => sprite_x0(5),
      Q => \^sprite_x_reg[15]_0\(5),
      R => '0'
    );
\sprite_x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__0_n_0\,
      D => sprite_x0(6),
      Q => \^sprite_x_reg[15]_0\(6),
      R => '0'
    );
\sprite_x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__0_n_0\,
      D => sprite_x0(7),
      Q => \^sprite_x_reg[15]_0\(7),
      R => '0'
    );
\sprite_x_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__0_n_0\,
      D => sprite_x0(8),
      Q => \^sprite_x_reg[15]_0\(8),
      R => '0'
    );
\sprite_x_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[4]_i_1_n_0\,
      CO(3) => \sprite_x_reg[8]_i_1_n_0\,
      CO(2) => \sprite_x_reg[8]_i_1_n_1\,
      CO(1) => \sprite_x_reg[8]_i_1_n_2\,
      CO(0) => \sprite_x_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sprite_x0(8 downto 5),
      S(3 downto 0) => sprite_e3_x(8 downto 5)
    );
\sprite_x_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__0_n_0\,
      D => sprite_x0(9),
      Q => \^sprite_x_reg[15]_0\(9),
      R => '0'
    );
\sprite_y[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => shoot_signal_e3,
      O => \sprite_y[11]_i_2__0_n_0\
    );
\sprite_y[11]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => shoot_signal_e3,
      O => \sprite_y[11]_i_3__0_n_0\
    );
\sprite_y[11]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => shoot_signal_e3,
      O => \sprite_y[11]_i_4__0_n_0\
    );
\sprite_y[11]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => shoot_signal_e3,
      O => \sprite_y[11]_i_5__0_n_0\
    );
\sprite_y[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \sprite_y[7]_i_2__0_n_0\,
      I1 => \sprite_y[7]_i_3__0_n_0\,
      I2 => \sprite_y[7]_i_4__0_n_0\,
      I3 => sprite_y20_in,
      I4 => \sprite_y[7]_i_6__0_n_0\,
      O => \sprite_y[15]_i_1__0_n_0\
    );
\sprite_y[15]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[15]_0\,
      I1 => shoot_signal_e3,
      O => \sprite_y[15]_i_3__0_n_0\
    );
\sprite_y[15]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => shoot_signal_e3,
      O => \sprite_y[15]_i_4__0_n_0\
    );
\sprite_y[15]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => shoot_signal_e3,
      O => \sprite_y[15]_i_5__0_n_0\
    );
\sprite_y[15]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => shoot_signal_e3,
      O => \sprite_y[15]_i_6__0_n_0\
    );
\sprite_y[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => shoot_signal_e3,
      O => \sprite_y[3]_i_2__0_n_0\
    );
\sprite_y[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[3]_0\,
      I1 => shoot_signal_e3,
      O => \sprite_y[3]_i_3__0_n_0\
    );
\sprite_y[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => shoot_signal_e3,
      O => \sprite_y[3]_i_4__0_n_0\
    );
\sprite_y[3]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sprite_y_reg[0]_0\,
      I1 => shoot_signal_e3,
      O => \sprite_y[3]_i_6__0_n_0\
    );
\sprite_y[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \sprite_y[7]_i_2__0_n_0\,
      I1 => \sprite_y[7]_i_3__0_n_0\,
      I2 => \sprite_y[7]_i_4__0_n_0\,
      I3 => sprite_y20_in,
      I4 => \sprite_y[7]_i_6__0_n_0\,
      I5 => \sprite_y_reg[6]_i_1__0_n_7\,
      O => \sprite_y[4]_i_1__0_n_0\
    );
\sprite_y[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => shoot_signal_e3,
      O => \sprite_y[6]_i_2__0_n_0\
    );
\sprite_y[6]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => shoot_signal_e3,
      O => \sprite_y[6]_i_3__0_n_0\
    );
\sprite_y[6]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => shoot_signal_e3,
      O => \sprite_y[6]_i_4__0_n_0\
    );
\sprite_y[6]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(0),
      I1 => shoot_signal_e3,
      O => \sprite_y[6]_i_5__0_n_0\
    );
\sprite_y[7]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => shoot_signal_e3,
      I2 => \^sprite_y_reg[12]_0\,
      O => \sprite_y[7]_i_10__0_n_0\
    );
\sprite_y[7]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => shoot_signal_e3,
      I2 => \^sprite_y_reg[10]_0\,
      O => \sprite_y[7]_i_11__0_n_0\
    );
\sprite_y[7]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => shoot_signal_e3,
      I2 => \^sprite_y_reg[9]_0\,
      O => \sprite_y[7]_i_12__0_n_0\
    );
\sprite_y[7]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => shoot_signal_e3,
      I2 => \^sprite_y_reg[15]_0\,
      O => \sprite_y[7]_i_13__0_n_0\
    );
\sprite_y[7]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => shoot_signal_e3,
      I2 => \^sprite_y_reg[13]_0\,
      O => \sprite_y[7]_i_14__0_n_0\
    );
\sprite_y[7]_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => shoot_signal_e3,
      I2 => \^sprite_y_reg[11]_0\,
      O => \sprite_y[7]_i_15__0_n_0\
    );
\sprite_y[7]_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => shoot_signal_e3,
      I2 => \^sprite_y_reg[8]_0\,
      O => \sprite_y[7]_i_16__0_n_0\
    );
\sprite_y[7]_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => shoot_signal_e3,
      I2 => \^sprite_y_reg[0]_0\,
      O => \sprite_y[7]_i_17__0_n_0\
    );
\sprite_y[7]_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => \^sprite_y_reg[6]_1\,
      I2 => shoot_signal_e3,
      O => \sprite_y[7]_i_18__0_n_0\
    );
\sprite_y[7]_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => shoot_signal_e3,
      O => \sprite_y[7]_i_19__0_n_0\
    );
\sprite_y[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \sprite_y[7]_i_2__0_n_0\,
      I1 => \sprite_y[7]_i_3__0_n_0\,
      I2 => \sprite_y[7]_i_4__0_n_0\,
      I3 => sprite_y20_in,
      I4 => \sprite_y[7]_i_6__0_n_0\,
      I5 => \sprite_y_reg[6]_i_1__0_n_4\,
      O => \sprite_y[7]_i_1__0_n_0\
    );
\sprite_y[7]_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => shoot_signal_e3,
      I2 => \^sprite_y_reg[3]_0\,
      O => \sprite_y[7]_i_20__0_n_0\
    );
\sprite_y[7]_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^sprite_y_reg[0]_0\,
      I1 => shoot_signal_e3,
      I2 => \^sprite_y_reg[1]_0\,
      O => \sprite_y[7]_i_21__0_n_0\
    );
\sprite_y[7]_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => \^sprite_y_reg[6]_1\,
      I2 => shoot_signal_e3,
      O => \sprite_y[7]_i_22__0_n_0\
    );
\sprite_y[7]_i_23__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CE"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(0),
      I1 => shoot_signal_e3,
      I2 => \^sprite_y_reg[5]_0\,
      O => \sprite_y[7]_i_23__0_n_0\
    );
\sprite_y[7]_i_24__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[3]_0\,
      I1 => shoot_signal_e3,
      I2 => \^sprite_y_reg[2]_0\,
      O => \sprite_y[7]_i_24__0_n_0\
    );
\sprite_y[7]_i_25__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => shoot_signal_e3,
      I2 => \^sprite_y_reg[0]_0\,
      O => \sprite_y[7]_i_25__0_n_0\
    );
\sprite_y[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A080A080A0A0A08"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => \^sprite_y_reg[8]_0\,
      I2 => shoot_signal_e3,
      I3 => \^sprite_y_reg[7]_0\(1),
      I4 => \^sprite_y_reg[6]_1\,
      I5 => \sprite_y[7]_i_7__0_n_0\,
      O => \sprite_y[7]_i_2__0_n_0\
    );
\sprite_y[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => shoot_signal_e3,
      I2 => \^sprite_y_reg[10]_0\,
      O => \sprite_y[7]_i_3__0_n_0\
    );
\sprite_y[7]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => shoot_signal_e3,
      I2 => \^sprite_y_reg[12]_0\,
      O => \sprite_y[7]_i_4__0_n_0\
    );
\sprite_y[7]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[15]_0\,
      I1 => shoot_signal_e3,
      I2 => \^sprite_y_reg[14]_0\,
      O => \sprite_y[7]_i_6__0_n_0\
    );
\sprite_y[7]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000D"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => \sprite_y[7]_i_17__0_n_0\,
      I2 => \^sprite_y_reg[3]_0\,
      I3 => \^sprite_y_reg[5]_0\,
      I4 => \^sprite_y_reg[7]_0\(0),
      I5 => shoot_signal_e3,
      O => \sprite_y[7]_i_7__0_n_0\
    );
\sprite_y[7]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[15]_0\,
      I1 => shoot_signal_e3,
      I2 => \^sprite_y_reg[14]_0\,
      O => \sprite_y[7]_i_9__0_n_0\
    );
\sprite_y_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__0_n_7\,
      Q => \^sprite_y_reg[0]_0\,
      R => \sprite_y[15]_i_1__0_n_0\
    );
\sprite_y_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__0_n_5\,
      Q => \^sprite_y_reg[10]_0\,
      R => \sprite_y[15]_i_1__0_n_0\
    );
\sprite_y_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__0_n_4\,
      Q => \^sprite_y_reg[11]_0\,
      R => \sprite_y[15]_i_1__0_n_0\
    );
\sprite_y_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[6]_i_1__0_n_0\,
      CO(3) => \sprite_y_reg[11]_i_1__0_n_0\,
      CO(2) => \sprite_y_reg[11]_i_1__0_n_1\,
      CO(1) => \sprite_y_reg[11]_i_1__0_n_2\,
      CO(0) => \sprite_y_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sprite_y_reg[11]_i_1__0_n_4\,
      O(2) => \sprite_y_reg[11]_i_1__0_n_5\,
      O(1) => \sprite_y_reg[11]_i_1__0_n_6\,
      O(0) => \sprite_y_reg[11]_i_1__0_n_7\,
      S(3) => \sprite_y[11]_i_2__0_n_0\,
      S(2) => \sprite_y[11]_i_3__0_n_0\,
      S(1) => \sprite_y[11]_i_4__0_n_0\,
      S(0) => \sprite_y[11]_i_5__0_n_0\
    );
\sprite_y_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__0_n_7\,
      Q => \^sprite_y_reg[12]_0\,
      R => \sprite_y[15]_i_1__0_n_0\
    );
\sprite_y_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__0_n_6\,
      Q => \^sprite_y_reg[13]_0\,
      R => \sprite_y[15]_i_1__0_n_0\
    );
\sprite_y_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__0_n_5\,
      Q => \^sprite_y_reg[14]_0\,
      R => \sprite_y[15]_i_1__0_n_0\
    );
\sprite_y_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__0_n_4\,
      Q => \^sprite_y_reg[15]_0\,
      R => \sprite_y[15]_i_1__0_n_0\
    );
\sprite_y_reg[15]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[11]_i_1__0_n_0\,
      CO(3) => \NLW_sprite_y_reg[15]_i_2__0_CO_UNCONNECTED\(3),
      CO(2) => \sprite_y_reg[15]_i_2__0_n_1\,
      CO(1) => \sprite_y_reg[15]_i_2__0_n_2\,
      CO(0) => \sprite_y_reg[15]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sprite_y_reg[15]_i_2__0_n_4\,
      O(2) => \sprite_y_reg[15]_i_2__0_n_5\,
      O(1) => \sprite_y_reg[15]_i_2__0_n_6\,
      O(0) => \sprite_y_reg[15]_i_2__0_n_7\,
      S(3) => \sprite_y[15]_i_3__0_n_0\,
      S(2) => \sprite_y[15]_i_4__0_n_0\,
      S(1) => \sprite_y[15]_i_5__0_n_0\,
      S(0) => \sprite_y[15]_i_6__0_n_0\
    );
\sprite_y_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__0_n_6\,
      Q => \^sprite_y_reg[1]_0\,
      R => \sprite_y[15]_i_1__0_n_0\
    );
\sprite_y_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__0_n_5\,
      Q => \^sprite_y_reg[2]_0\,
      R => \sprite_y[15]_i_1__0_n_0\
    );
\sprite_y_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__0_n_4\,
      Q => \^sprite_y_reg[3]_0\,
      R => \sprite_y[15]_i_1__0_n_0\
    );
\sprite_y_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_reg[3]_i_1__0_n_0\,
      CO(2) => \sprite_y_reg[3]_i_1__0_n_1\,
      CO(1) => \sprite_y_reg[3]_i_1__0_n_2\,
      CO(0) => \sprite_y_reg[3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sprite_y[3]_i_2__0_n_0\,
      DI(0) => '0',
      O(3) => \sprite_y_reg[3]_i_1__0_n_4\,
      O(2) => \sprite_y_reg[3]_i_1__0_n_5\,
      O(1) => \sprite_y_reg[3]_i_1__0_n_6\,
      O(0) => \sprite_y_reg[3]_i_1__0_n_7\,
      S(3) => \sprite_y[3]_i_3__0_n_0\,
      S(2) => \sprite_y[3]_i_4__0_n_0\,
      S(1) => \sprite_y_reg[3]_1\(0),
      S(0) => \sprite_y[3]_i_6__0_n_0\
    );
\sprite_y_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y[4]_i_1__0_n_0\,
      Q => \^sprite_y_reg[7]_0\(0),
      R => '0'
    );
\sprite_y_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[6]_i_1__0_n_6\,
      Q => \^sprite_y_reg[5]_0\,
      R => \sprite_y[15]_i_1__0_n_0\
    );
\sprite_y_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[6]_i_1__0_n_5\,
      Q => \^sprite_y_reg[6]_1\,
      R => \sprite_y[15]_i_1__0_n_0\
    );
\sprite_y_reg[6]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_1__0_n_0\,
      CO(3) => \sprite_y_reg[6]_i_1__0_n_0\,
      CO(2) => \sprite_y_reg[6]_i_1__0_n_1\,
      CO(1) => \sprite_y_reg[6]_i_1__0_n_2\,
      CO(0) => \sprite_y_reg[6]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sprite_y_reg[6]_i_1__0_n_4\,
      O(2) => \sprite_y_reg[6]_i_1__0_n_5\,
      O(1) => \sprite_y_reg[6]_i_1__0_n_6\,
      O(0) => \sprite_y_reg[6]_i_1__0_n_7\,
      S(3) => \sprite_y[6]_i_2__0_n_0\,
      S(2) => \sprite_y[6]_i_3__0_n_0\,
      S(1) => \sprite_y[6]_i_4__0_n_0\,
      S(0) => \sprite_y[6]_i_5__0_n_0\
    );
\sprite_y_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y[7]_i_1__0_n_0\,
      Q => \^sprite_y_reg[7]_0\(1),
      R => '0'
    );
\sprite_y_reg[7]_i_5__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[7]_i_8__0_n_0\,
      CO(3) => sprite_y20_in,
      CO(2) => \sprite_y_reg[7]_i_5__0_n_1\,
      CO(1) => \sprite_y_reg[7]_i_5__0_n_2\,
      CO(0) => \sprite_y_reg[7]_i_5__0_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[7]_i_9__0_n_0\,
      DI(2) => \sprite_y[7]_i_10__0_n_0\,
      DI(1) => \sprite_y[7]_i_11__0_n_0\,
      DI(0) => \sprite_y[7]_i_12__0_n_0\,
      O(3 downto 0) => \NLW_sprite_y_reg[7]_i_5__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \sprite_y[7]_i_13__0_n_0\,
      S(2) => \sprite_y[7]_i_14__0_n_0\,
      S(1) => \sprite_y[7]_i_15__0_n_0\,
      S(0) => \sprite_y[7]_i_16__0_n_0\
    );
\sprite_y_reg[7]_i_8__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_reg[7]_i_8__0_n_0\,
      CO(2) => \sprite_y_reg[7]_i_8__0_n_1\,
      CO(1) => \sprite_y_reg[7]_i_8__0_n_2\,
      CO(0) => \sprite_y_reg[7]_i_8__0_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[7]_i_18__0_n_0\,
      DI(2) => \sprite_y[7]_i_19__0_n_0\,
      DI(1) => \sprite_y[7]_i_20__0_n_0\,
      DI(0) => \sprite_y[7]_i_21__0_n_0\,
      O(3 downto 0) => \NLW_sprite_y_reg[7]_i_8__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \sprite_y[7]_i_22__0_n_0\,
      S(2) => \sprite_y[7]_i_23__0_n_0\,
      S(1) => \sprite_y[7]_i_24__0_n_0\,
      S(0) => \sprite_y[7]_i_25__0_n_0\
    );
\sprite_y_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__0_n_7\,
      Q => \^sprite_y_reg[8]_0\,
      R => \sprite_y[15]_i_1__0_n_0\
    );
\sprite_y_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__0_n_6\,
      Q => \^sprite_y_reg[9]_0\,
      R => \sprite_y[15]_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_5 is
  port (
    finish_20 : out STD_LOGIC;
    \sprite_y_reg[1]_0\ : out STD_LOGIC;
    \sprite_y_reg[0]_0\ : out STD_LOGIC;
    \sprite_y_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_reg[6]_1\ : out STD_LOGIC;
    \sprite_y_reg[5]_0\ : out STD_LOGIC;
    \sprite_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_x_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[9]_0\ : out STD_LOGIC;
    \sprite_y_reg[8]_0\ : out STD_LOGIC;
    \sprite_y_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y_reg[2]_0\ : out STD_LOGIC;
    \sprite_y_reg[3]_0\ : out STD_LOGIC;
    \sprite_y_reg[14]_0\ : out STD_LOGIC;
    \sprite_y_reg[15]_0\ : out STD_LOGIC;
    \sprite_y_reg[12]_0\ : out STD_LOGIC;
    \sprite_y_reg[13]_0\ : out STD_LOGIC;
    \sprite_y_reg[10]_0\ : out STD_LOGIC;
    \sprite_y_reg[11]_0\ : out STD_LOGIC;
    \sprite_y_reg[6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[14]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sx_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[10]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[14]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sw_1_sp_1 : out STD_LOGIC;
    \sprite_x_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v_sync : in STD_LOGIC;
    shoot_signal_stage3_e1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \bias_reg[3]_i_1983_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[3]_i_3225\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1985\ : in STD_LOGIC;
    \bias_reg[3]_i_1996\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2668_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2668_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1983_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1214_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_682\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sw : in STD_LOGIC_VECTOR ( 1 downto 0 );
    life_control268_in : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \life_control_reg[2]_i_75_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    shoot_x : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \life_control_reg[2]_i_163_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \sprite_x_reg[4]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_5 : entity is "sprite_compositor_e_projectile";
end design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_5;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_5 is
  signal \bias[3]_i_2673_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2674_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2675_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2676_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3028_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3029_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3030_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3031_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3229_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3230_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3231_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3232_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1983_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1983_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1983_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1983_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2668_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2668_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2668_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2668_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_3023_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_3023_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_3023_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_3023_n_3\ : STD_LOGIC;
  signal life_control593_in : STD_LOGIC;
  signal life_control694_in : STD_LOGIC;
  signal \life_control[2]_i_155_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_156_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_157_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_158_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_159_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_160_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_161_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_162_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_165_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_166_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_264_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_265_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_266_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_267_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_268_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_269_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_270_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_271_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_273_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_274_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_275_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_276_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_277_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_278_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_279_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_280_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_281_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_364_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_365_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_368_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_369_n_0\ : STD_LOGIC;
  signal \life_control_reg[2]_i_154_n_0\ : STD_LOGIC;
  signal \life_control_reg[2]_i_154_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_154_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_154_n_3\ : STD_LOGIC;
  signal \life_control_reg[2]_i_163_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_163_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_163_n_3\ : STD_LOGIC;
  signal \life_control_reg[2]_i_272_n_0\ : STD_LOGIC;
  signal \life_control_reg[2]_i_272_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_272_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_272_n_3\ : STD_LOGIC;
  signal \life_control_reg[2]_i_75_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_75_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_75_n_3\ : STD_LOGIC;
  signal sprite_x0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \sprite_x_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sprite_x_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal sprite_y20_in : STD_LOGIC;
  signal \sprite_y[11]_i_2__6_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_3__6_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_4__6_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_5__6_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_1__6_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_3__6_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_4__6_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_5__6_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_6__6_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_2__6_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_3__6_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_4__6_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_6__6_n_0\ : STD_LOGIC;
  signal \sprite_y[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_2__6_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_3__6_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_4__6_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_5__6_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_10__6_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_11__6_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_12__6_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_13__6_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_14__6_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_15__6_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_16__6_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_17__6_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_18__6_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_19__6_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_1__6_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_20__6_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_21__6_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_22__6_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_23__6_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_24__6_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_25__6_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_2__6_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_3__6_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_4__6_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_6__6_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_7__6_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_9__6_n_0\ : STD_LOGIC;
  signal \^sprite_y_reg[0]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[10]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[11]_0\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__6_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__6_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__6_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__6_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__6_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__6_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__6_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__6_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[12]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[13]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[14]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[15]_0\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__6_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__6_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__6_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__6_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__6_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__6_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__6_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[1]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[2]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[3]_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__6_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__6_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__6_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__6_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__6_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__6_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__6_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[5]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[6]_1\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__6_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__6_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__6_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__6_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__6_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__6_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__6_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__6_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[7]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sprite_y_reg[7]_i_5__6_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_5__6_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_5__6_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__6_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__6_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__6_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__6_n_3\ : STD_LOGIC;
  signal \^sprite_y_reg[8]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[9]_0\ : STD_LOGIC;
  signal sw_1_sn_1 : STD_LOGIC;
  signal \NLW_bias_reg[3]_i_1214_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_1214_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1983_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2668_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_3023_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_154_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_163_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_272_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_75_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_x_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sprite_x_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_y_reg[15]_i_2__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_y_reg[7]_i_5__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_y_reg[7]_i_8__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \life_control[2]_i_165\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \life_control[2]_i_281\ : label is "soft_lutpair163";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_154\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_163\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_272\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_75\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sprite_x_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \sprite_y[7]_i_17__6\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \sprite_y[7]_i_3__6\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sprite_y[7]_i_4__6\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sprite_y[7]_i_6__6\ : label is "soft_lutpair164";
  attribute ADDER_THRESHOLD of \sprite_y_reg[11]_i_1__6\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[15]_i_2__6\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[3]_i_1__6\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[6]_i_1__6\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \sprite_y_reg[7]_i_5__6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \sprite_y_reg[7]_i_8__6\ : label is 11;
begin
  \sprite_x_reg[15]_0\(15 downto 0) <= \^sprite_x_reg[15]_0\(15 downto 0);
  \sprite_y_reg[0]_0\ <= \^sprite_y_reg[0]_0\;
  \sprite_y_reg[10]_0\ <= \^sprite_y_reg[10]_0\;
  \sprite_y_reg[11]_0\ <= \^sprite_y_reg[11]_0\;
  \sprite_y_reg[12]_0\ <= \^sprite_y_reg[12]_0\;
  \sprite_y_reg[13]_0\ <= \^sprite_y_reg[13]_0\;
  \sprite_y_reg[14]_0\ <= \^sprite_y_reg[14]_0\;
  \sprite_y_reg[15]_0\ <= \^sprite_y_reg[15]_0\;
  \sprite_y_reg[1]_0\ <= \^sprite_y_reg[1]_0\;
  \sprite_y_reg[2]_0\ <= \^sprite_y_reg[2]_0\;
  \sprite_y_reg[3]_0\ <= \^sprite_y_reg[3]_0\;
  \sprite_y_reg[5]_0\ <= \^sprite_y_reg[5]_0\;
  \sprite_y_reg[6]_1\ <= \^sprite_y_reg[6]_1\;
  \sprite_y_reg[7]_0\(1 downto 0) <= \^sprite_y_reg[7]_0\(1 downto 0);
  \sprite_y_reg[8]_0\ <= \^sprite_y_reg[8]_0\;
  \sprite_y_reg[9]_0\ <= \^sprite_y_reg[9]_0\;
  sw_1_sp_1 <= sw_1_sn_1;
\bias[3]_i_1990\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => Q(13),
      I2 => \^sprite_y_reg[15]_0\,
      I3 => Q(14),
      O => \sprite_y_reg[14]_1\(3)
    );
\bias[3]_i_1991\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => Q(11),
      I2 => \^sprite_y_reg[13]_0\,
      I3 => Q(12),
      O => \sprite_y_reg[14]_1\(2)
    );
\bias[3]_i_1992\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => Q(9),
      I2 => \^sprite_y_reg[11]_0\,
      I3 => Q(10),
      O => \sprite_y_reg[14]_1\(1)
    );
\bias[3]_i_1993\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => Q(7),
      I2 => \^sprite_y_reg[9]_0\,
      I3 => Q(8),
      O => \sprite_y_reg[14]_1\(0)
    );
\bias[3]_i_2001\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_1983_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => \bias_reg[3]_i_1983_0\(15),
      O => \sprite_x_reg[14]_0\(3)
    );
\bias[3]_i_2002\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_1983_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => \bias_reg[3]_i_1983_0\(13),
      O => \sprite_x_reg[14]_0\(2)
    );
\bias[3]_i_2003\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_1983_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \bias_reg[3]_i_1983_0\(11),
      O => \sprite_x_reg[14]_0\(1)
    );
\bias[3]_i_2004\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_1983_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \bias_reg[3]_i_1983_0\(9),
      O => \sprite_x_reg[14]_0\(0)
    );
\bias[3]_i_2673\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_1983_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => \bias_reg[3]_i_1983_0\(15),
      O => \bias[3]_i_2673_n_0\
    );
\bias[3]_i_2674\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1983_0\(13),
      I2 => \^sprite_x_reg[15]_0\(14),
      I3 => \bias_reg[3]_i_1983_0\(14),
      O => \bias[3]_i_2674_n_0\
    );
\bias[3]_i_2675\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_1983_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => \bias_reg[3]_i_1983_0\(13),
      O => \bias[3]_i_2675_n_0\
    );
\bias[3]_i_2676\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1983_0\(11),
      I2 => \^sprite_x_reg[15]_0\(12),
      I3 => \bias_reg[3]_i_1983_0\(12),
      O => \bias[3]_i_2676_n_0\
    );
\bias[3]_i_2678\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(0),
      I1 => Q(3),
      I2 => \^sprite_y_reg[5]_0\,
      I3 => Q(4),
      O => \sprite_y_reg[4]_0\(2)
    );
\bias[3]_i_2679\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_y_reg[3]_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^sprite_y_reg[2]_0\,
      O => \sprite_y_reg[4]_0\(1)
    );
\bias[3]_i_2680\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => \bias_reg[3]_i_1985\,
      I2 => Q(0),
      I3 => \^sprite_y_reg[0]_0\,
      O => \sprite_y_reg[4]_0\(0)
    );
\bias[3]_i_2681\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => Q(5),
      I2 => \^sprite_y_reg[7]_0\(1),
      I3 => Q(6),
      O => \sprite_y_reg[6]_2\(0)
    );
\bias[3]_i_2690\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => Q(13),
      I2 => \^sprite_y_reg[15]_0\,
      I3 => Q(14),
      O => \sprite_y_reg[14]_2\(3)
    );
\bias[3]_i_2691\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => Q(12),
      I2 => \^sprite_y_reg[14]_0\,
      I3 => Q(13),
      O => \sprite_y_reg[14]_2\(2)
    );
\bias[3]_i_2692\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => Q(11),
      I2 => \^sprite_y_reg[13]_0\,
      I3 => Q(12),
      O => \sprite_y_reg[14]_2\(1)
    );
\bias[3]_i_2693\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => Q(10),
      I2 => \^sprite_y_reg[12]_0\,
      I3 => Q(11),
      O => \sprite_y_reg[14]_2\(0)
    );
\bias[3]_i_2695\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \bias_reg[3]_i_1983_0\(4),
      I2 => \bias_reg[3]_i_1983_0\(5),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \sprite_x_reg[4]_0\(0)
    );
\bias[3]_i_2698\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \bias_reg[3]_i_1983_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \bias_reg[3]_i_1983_0\(7),
      O => \sprite_x_reg[6]_0\(2)
    );
\bias[3]_i_2700\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_1983_0\(3),
      I2 => \^sprite_x_reg[15]_0\(2),
      I3 => \bias_reg[3]_i_1983_0\(2),
      O => \sprite_x_reg[6]_0\(1)
    );
\bias[3]_i_2701\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1983_0\(1),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \bias_reg[3]_i_1996\,
      O => \sprite_x_reg[6]_0\(0)
    );
\bias[3]_i_3028\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_1983_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \bias_reg[3]_i_1983_0\(11),
      O => \bias[3]_i_3028_n_0\
    );
\bias[3]_i_3029\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1983_0\(9),
      I2 => \^sprite_x_reg[15]_0\(10),
      I3 => \bias_reg[3]_i_1983_0\(10),
      O => \bias[3]_i_3029_n_0\
    );
\bias[3]_i_3030\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_1983_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \bias_reg[3]_i_1983_0\(9),
      O => \bias[3]_i_3030_n_0\
    );
\bias[3]_i_3031\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1983_0\(7),
      I2 => \^sprite_x_reg[15]_0\(8),
      I3 => \bias_reg[3]_i_1983_0\(8),
      O => \bias[3]_i_3031_n_0\
    );
\bias[3]_i_3037\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => Q(9),
      I2 => \^sprite_y_reg[11]_0\,
      I3 => Q(10),
      O => \sprite_y_reg[10]_1\(3)
    );
\bias[3]_i_3038\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => Q(8),
      I2 => \^sprite_y_reg[10]_0\,
      I3 => Q(9),
      O => \sprite_y_reg[10]_1\(2)
    );
\bias[3]_i_3039\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => Q(7),
      I2 => \^sprite_y_reg[9]_0\,
      I3 => Q(8),
      O => \sprite_y_reg[10]_1\(1)
    );
\bias[3]_i_3040\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => Q(6),
      I2 => \^sprite_y_reg[8]_0\,
      I3 => Q(7),
      O => \sprite_y_reg[10]_1\(0)
    );
\bias[3]_i_3229\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \bias_reg[3]_i_1983_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \bias_reg[3]_i_1983_0\(7),
      O => \bias[3]_i_3229_n_0\
    );
\bias[3]_i_3230\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1983_0\(5),
      I2 => \^sprite_x_reg[15]_0\(6),
      I3 => \bias_reg[3]_i_1983_0\(6),
      O => \bias[3]_i_3230_n_0\
    );
\bias[3]_i_3231\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1983_0\(5),
      I2 => \^sprite_x_reg[15]_0\(4),
      O => \bias[3]_i_3231_n_0\
    );
\bias[3]_i_3232\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \bias_reg[3]_i_1983_0\(4),
      O => \bias[3]_i_3232_n_0\
    );
\bias[3]_i_3236\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => Q(5),
      I2 => \^sprite_y_reg[7]_0\(1),
      I3 => Q(6),
      O => \sprite_y_reg[6]_0\(2)
    );
\bias[3]_i_3237\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => Q(5),
      I2 => \^sprite_y_reg[5]_0\,
      O => \sprite_y_reg[6]_0\(1)
    );
\bias[3]_i_3238\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => Q(4),
      O => \sprite_y_reg[6]_0\(0)
    );
\bias[3]_i_3311\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_3225\(0),
      O => \sprite_x_reg[3]_0\(3)
    );
\bias[3]_i_3312\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_1983_0\(2),
      O => \sprite_x_reg[3]_0\(2)
    );
\bias[3]_i_3313\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1983_0\(1),
      O => \sprite_x_reg[3]_0\(1)
    );
\bias[3]_i_3314\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \bias_reg[3]_i_1983_0\(0),
      O => \sprite_x_reg[3]_0\(0)
    );
\bias_reg[3]_i_1214\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1983_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_1214_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_sx_reg[15]\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bias_reg[3]_i_1214_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_682\(0)
    );
\bias_reg[3]_i_1983\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2668_n_0\,
      CO(3) => \bias_reg[3]_i_1983_n_0\,
      CO(2) => \bias_reg[3]_i_1983_n_1\,
      CO(1) => \bias_reg[3]_i_1983_n_2\,
      CO(0) => \bias_reg[3]_i_1983_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bias_reg[3]_i_1214_0\(3 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1983_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2673_n_0\,
      S(2) => \bias[3]_i_2674_n_0\,
      S(1) => \bias[3]_i_2675_n_0\,
      S(0) => \bias[3]_i_2676_n_0\
    );
\bias_reg[3]_i_2668\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_3023_n_0\,
      CO(3) => \bias_reg[3]_i_2668_n_0\,
      CO(2) => \bias_reg[3]_i_2668_n_1\,
      CO(1) => \bias_reg[3]_i_2668_n_2\,
      CO(0) => \bias_reg[3]_i_2668_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bias_reg[3]_i_1983_1\(3 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2668_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3028_n_0\,
      S(2) => \bias[3]_i_3029_n_0\,
      S(1) => \bias[3]_i_3030_n_0\,
      S(0) => \bias[3]_i_3031_n_0\
    );
\bias_reg[3]_i_3023\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2668_0\(0),
      CO(3) => \bias_reg[3]_i_3023_n_0\,
      CO(2) => \bias_reg[3]_i_3023_n_1\,
      CO(1) => \bias_reg[3]_i_3023_n_2\,
      CO(0) => \bias_reg[3]_i_3023_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \bias_reg[3]_i_2668_1\(2 downto 0),
      DI(0) => \^sprite_x_reg[15]_0\(4),
      O(3 downto 0) => \NLW_bias_reg[3]_i_3023_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3229_n_0\,
      S(2) => \bias[3]_i_3230_n_0\,
      S(1) => \bias[3]_i_3231_n_0\,
      S(0) => \bias[3]_i_3232_n_0\
    );
finish_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y[15]_i_1__6_n_0\,
      Q => finish_20,
      R => '0'
    );
\life_control[2]_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => shoot_x(2),
      I2 => shoot_x(3),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \life_control[2]_i_155_n_0\
    );
\life_control[2]_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => shoot_x(0),
      I2 => shoot_x(1),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \life_control[2]_i_156_n_0\
    );
\life_control[2]_i_157\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \life_control_reg[2]_i_75_0\(10),
      I2 => \life_control_reg[2]_i_75_0\(11),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \life_control[2]_i_157_n_0\
    );
\life_control[2]_i_158\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \life_control_reg[2]_i_75_0\(8),
      I2 => \life_control_reg[2]_i_75_0\(9),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \life_control[2]_i_158_n_0\
    );
\life_control[2]_i_159\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => shoot_x(2),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => shoot_x(3),
      O => \life_control[2]_i_159_n_0\
    );
\life_control[2]_i_160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => shoot_x(0),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => shoot_x(1),
      O => \life_control[2]_i_160_n_0\
    );
\life_control[2]_i_161\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \life_control_reg[2]_i_75_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \life_control_reg[2]_i_75_0\(11),
      O => \life_control[2]_i_161_n_0\
    );
\life_control[2]_i_162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \life_control_reg[2]_i_75_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \life_control_reg[2]_i_75_0\(9),
      O => \life_control[2]_i_162_n_0\
    );
\life_control[2]_i_165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => \^sprite_y_reg[11]_0\,
      I2 => \^sprite_y_reg[8]_0\,
      I3 => \^sprite_y_reg[6]_1\,
      O => \life_control[2]_i_165_n_0\
    );
\life_control[2]_i_166\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => \^sprite_y_reg[7]_0\(0),
      I2 => \^sprite_y_reg[7]_0\(1),
      I3 => \^sprite_y_reg[9]_0\,
      I4 => \life_control[2]_i_281_n_0\,
      O => \life_control[2]_i_166_n_0\
    );
\life_control[2]_i_264\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \life_control_reg[2]_i_75_0\(6),
      I2 => \life_control_reg[2]_i_75_0\(7),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \life_control[2]_i_264_n_0\
    );
\life_control[2]_i_265\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \life_control_reg[2]_i_75_0\(4),
      I2 => \life_control_reg[2]_i_75_0\(5),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \life_control[2]_i_265_n_0\
    );
\life_control[2]_i_266\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \life_control_reg[2]_i_75_0\(2),
      I2 => \life_control_reg[2]_i_75_0\(3),
      I3 => \^sprite_x_reg[15]_0\(3),
      O => \life_control[2]_i_266_n_0\
    );
\life_control[2]_i_267\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \life_control_reg[2]_i_75_0\(0),
      I2 => \life_control_reg[2]_i_75_0\(1),
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \life_control[2]_i_267_n_0\
    );
\life_control[2]_i_268\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \life_control_reg[2]_i_75_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \life_control_reg[2]_i_75_0\(7),
      O => \life_control[2]_i_268_n_0\
    );
\life_control[2]_i_269\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \life_control_reg[2]_i_75_0\(4),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => \life_control_reg[2]_i_75_0\(5),
      O => \life_control[2]_i_269_n_0\
    );
\life_control[2]_i_270\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \life_control_reg[2]_i_75_0\(2),
      I2 => \^sprite_x_reg[15]_0\(3),
      I3 => \life_control_reg[2]_i_75_0\(3),
      O => \life_control[2]_i_270_n_0\
    );
\life_control[2]_i_271\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \life_control_reg[2]_i_75_0\(0),
      I2 => \^sprite_x_reg[15]_0\(1),
      I3 => \life_control_reg[2]_i_75_0\(1),
      O => \life_control[2]_i_271_n_0\
    );
\life_control[2]_i_273\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(9),
      I1 => \^sprite_x_reg[15]_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => p_0_in(10),
      O => \life_control[2]_i_273_n_0\
    );
\life_control[2]_i_274\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(7),
      I1 => \^sprite_x_reg[15]_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => p_0_in(8),
      O => \life_control[2]_i_274_n_0\
    );
\life_control[2]_i_275\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => p_0_in(6),
      O => \life_control[2]_i_275_n_0\
    );
\life_control[2]_i_276\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \^sprite_x_reg[15]_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => p_0_in(4),
      O => \life_control[2]_i_276_n_0\
    );
\life_control[2]_i_277\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(9),
      I1 => \^sprite_x_reg[15]_0\(14),
      I2 => p_0_in(10),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \life_control[2]_i_277_n_0\
    );
\life_control[2]_i_278\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(7),
      I1 => \^sprite_x_reg[15]_0\(12),
      I2 => p_0_in(8),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \life_control[2]_i_278_n_0\
    );
\life_control[2]_i_279\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => p_0_in(6),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \life_control[2]_i_279_n_0\
    );
\life_control[2]_i_280\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \^sprite_x_reg[15]_0\(8),
      I2 => p_0_in(4),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \life_control[2]_i_280_n_0\
    );
\life_control[2]_i_281\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => \^sprite_y_reg[3]_0\,
      I2 => \^sprite_y_reg[0]_0\,
      I3 => \^sprite_y_reg[1]_0\,
      O => \life_control[2]_i_281_n_0\
    );
\life_control[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sw(1),
      I1 => life_control268_in,
      I2 => life_control694_in,
      I3 => sw(0),
      I4 => CO(0),
      I5 => life_control593_in,
      O => sw_1_sn_1
    );
\life_control[2]_i_364\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \^sprite_x_reg[15]_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => p_0_in(2),
      O => \life_control[2]_i_364_n_0\
    );
\life_control[2]_i_365\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \life_control_reg[2]_i_75_0\(4),
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => p_0_in(0),
      O => \life_control[2]_i_365_n_0\
    );
\life_control[2]_i_368\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \^sprite_x_reg[15]_0\(6),
      I2 => p_0_in(2),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \life_control[2]_i_368_n_0\
    );
\life_control[2]_i_369\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \life_control_reg[2]_i_75_0\(4),
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => p_0_in(0),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \life_control[2]_i_369_n_0\
    );
\life_control[2]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \life_control[2]_i_165_n_0\,
      I1 => \^sprite_y_reg[15]_0\,
      I2 => \^sprite_y_reg[14]_0\,
      I3 => \^sprite_y_reg[12]_0\,
      I4 => \^sprite_y_reg[13]_0\,
      I5 => \life_control[2]_i_166_n_0\,
      O => life_control593_in
    );
\life_control_reg[2]_i_154\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \life_control_reg[2]_i_154_n_0\,
      CO(2) => \life_control_reg[2]_i_154_n_1\,
      CO(1) => \life_control_reg[2]_i_154_n_2\,
      CO(0) => \life_control_reg[2]_i_154_n_3\,
      CYINIT => '1',
      DI(3) => \life_control[2]_i_264_n_0\,
      DI(2) => \life_control[2]_i_265_n_0\,
      DI(1) => \life_control[2]_i_266_n_0\,
      DI(0) => \life_control[2]_i_267_n_0\,
      O(3 downto 0) => \NLW_life_control_reg[2]_i_154_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_268_n_0\,
      S(2) => \life_control[2]_i_269_n_0\,
      S(1) => \life_control[2]_i_270_n_0\,
      S(0) => \life_control[2]_i_271_n_0\
    );
\life_control_reg[2]_i_163\: unisim.vcomponents.CARRY4
     port map (
      CI => \life_control_reg[2]_i_272_n_0\,
      CO(3) => \sprite_x_reg[14]_1\(0),
      CO(2) => \life_control_reg[2]_i_163_n_1\,
      CO(1) => \life_control_reg[2]_i_163_n_2\,
      CO(0) => \life_control_reg[2]_i_163_n_3\,
      CYINIT => '0',
      DI(3) => \life_control[2]_i_273_n_0\,
      DI(2) => \life_control[2]_i_274_n_0\,
      DI(1) => \life_control[2]_i_275_n_0\,
      DI(0) => \life_control[2]_i_276_n_0\,
      O(3 downto 0) => \NLW_life_control_reg[2]_i_163_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_277_n_0\,
      S(2) => \life_control[2]_i_278_n_0\,
      S(1) => \life_control[2]_i_279_n_0\,
      S(0) => \life_control[2]_i_280_n_0\
    );
\life_control_reg[2]_i_272\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \life_control_reg[2]_i_272_n_0\,
      CO(2) => \life_control_reg[2]_i_272_n_1\,
      CO(1) => \life_control_reg[2]_i_272_n_2\,
      CO(0) => \life_control_reg[2]_i_272_n_3\,
      CYINIT => '0',
      DI(3) => \life_control[2]_i_364_n_0\,
      DI(2) => \life_control[2]_i_365_n_0\,
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => \NLW_life_control_reg[2]_i_272_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_368_n_0\,
      S(2) => \life_control[2]_i_369_n_0\,
      S(1 downto 0) => \life_control_reg[2]_i_163_0\(1 downto 0)
    );
\life_control_reg[2]_i_75\: unisim.vcomponents.CARRY4
     port map (
      CI => \life_control_reg[2]_i_154_n_0\,
      CO(3) => life_control694_in,
      CO(2) => \life_control_reg[2]_i_75_n_1\,
      CO(1) => \life_control_reg[2]_i_75_n_2\,
      CO(0) => \life_control_reg[2]_i_75_n_3\,
      CYINIT => '0',
      DI(3) => \life_control[2]_i_155_n_0\,
      DI(2) => \life_control[2]_i_156_n_0\,
      DI(1) => \life_control[2]_i_157_n_0\,
      DI(0) => \life_control[2]_i_158_n_0\,
      O(3 downto 0) => \NLW_life_control_reg[2]_i_75_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_159_n_0\,
      S(2) => \life_control[2]_i_160_n_0\,
      S(1) => \life_control[2]_i_161_n_0\,
      S(0) => \life_control[2]_i_162_n_0\
    );
\sprite_x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__6_n_0\,
      D => D(0),
      Q => \^sprite_x_reg[15]_0\(0),
      R => '0'
    );
\sprite_x_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__6_n_0\,
      D => sprite_x0(10),
      Q => \^sprite_x_reg[15]_0\(10),
      R => '0'
    );
\sprite_x_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__6_n_0\,
      D => sprite_x0(11),
      Q => \^sprite_x_reg[15]_0\(11),
      R => '0'
    );
\sprite_x_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__6_n_0\,
      D => sprite_x0(12),
      Q => \^sprite_x_reg[15]_0\(12),
      R => '0'
    );
\sprite_x_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[8]_i_1_n_0\,
      CO(3) => \sprite_x_reg[12]_i_1_n_0\,
      CO(2) => \sprite_x_reg[12]_i_1_n_1\,
      CO(1) => \sprite_x_reg[12]_i_1_n_2\,
      CO(0) => \sprite_x_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sprite_x0(12 downto 9),
      S(3 downto 0) => \sprite_x_reg[15]_1\(11 downto 8)
    );
\sprite_x_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__6_n_0\,
      D => sprite_x0(13),
      Q => \^sprite_x_reg[15]_0\(13),
      R => '0'
    );
\sprite_x_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__6_n_0\,
      D => sprite_x0(14),
      Q => \^sprite_x_reg[15]_0\(14),
      R => '0'
    );
\sprite_x_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__6_n_0\,
      D => sprite_x0(15),
      Q => \^sprite_x_reg[15]_0\(15),
      R => '0'
    );
\sprite_x_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sprite_x_reg[15]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sprite_x_reg[15]_i_1_n_2\,
      CO(0) => \sprite_x_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sprite_x_reg[15]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => sprite_x0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => \sprite_x_reg[15]_1\(14 downto 12)
    );
\sprite_x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__6_n_0\,
      D => sprite_x0(1),
      Q => \^sprite_x_reg[15]_0\(1),
      R => '0'
    );
\sprite_x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__6_n_0\,
      D => sprite_x0(2),
      Q => \^sprite_x_reg[15]_0\(2),
      R => '0'
    );
\sprite_x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__6_n_0\,
      D => sprite_x0(3),
      Q => \^sprite_x_reg[15]_0\(3),
      R => '0'
    );
\sprite_x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__6_n_0\,
      D => sprite_x0(4),
      Q => \^sprite_x_reg[15]_0\(4),
      R => '0'
    );
\sprite_x_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[4]_i_1_n_0\,
      CO(2) => \sprite_x_reg[4]_i_1_n_1\,
      CO(1) => \sprite_x_reg[4]_i_1_n_2\,
      CO(0) => \sprite_x_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \sprite_x_reg[15]_1\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => sprite_x0(4 downto 1),
      S(3 downto 1) => \sprite_x_reg[4]_1\(2 downto 0),
      S(0) => \sprite_x_reg[15]_1\(0)
    );
\sprite_x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__6_n_0\,
      D => sprite_x0(5),
      Q => \^sprite_x_reg[15]_0\(5),
      R => '0'
    );
\sprite_x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__6_n_0\,
      D => sprite_x0(6),
      Q => \^sprite_x_reg[15]_0\(6),
      R => '0'
    );
\sprite_x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__6_n_0\,
      D => sprite_x0(7),
      Q => \^sprite_x_reg[15]_0\(7),
      R => '0'
    );
\sprite_x_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__6_n_0\,
      D => sprite_x0(8),
      Q => \^sprite_x_reg[15]_0\(8),
      R => '0'
    );
\sprite_x_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[4]_i_1_n_0\,
      CO(3) => \sprite_x_reg[8]_i_1_n_0\,
      CO(2) => \sprite_x_reg[8]_i_1_n_1\,
      CO(1) => \sprite_x_reg[8]_i_1_n_2\,
      CO(0) => \sprite_x_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sprite_x0(8 downto 5),
      S(3 downto 0) => \sprite_x_reg[15]_1\(7 downto 4)
    );
\sprite_x_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__6_n_0\,
      D => sprite_x0(9),
      Q => \^sprite_x_reg[15]_0\(9),
      R => '0'
    );
\sprite_y[11]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => shoot_signal_stage3_e1,
      O => \sprite_y[11]_i_2__6_n_0\
    );
\sprite_y[11]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => shoot_signal_stage3_e1,
      O => \sprite_y[11]_i_3__6_n_0\
    );
\sprite_y[11]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => shoot_signal_stage3_e1,
      O => \sprite_y[11]_i_4__6_n_0\
    );
\sprite_y[11]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => shoot_signal_stage3_e1,
      O => \sprite_y[11]_i_5__6_n_0\
    );
\sprite_y[15]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \sprite_y[7]_i_2__6_n_0\,
      I1 => \sprite_y[7]_i_3__6_n_0\,
      I2 => \sprite_y[7]_i_4__6_n_0\,
      I3 => sprite_y20_in,
      I4 => \sprite_y[7]_i_6__6_n_0\,
      O => \sprite_y[15]_i_1__6_n_0\
    );
\sprite_y[15]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[15]_0\,
      I1 => shoot_signal_stage3_e1,
      O => \sprite_y[15]_i_3__6_n_0\
    );
\sprite_y[15]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => shoot_signal_stage3_e1,
      O => \sprite_y[15]_i_4__6_n_0\
    );
\sprite_y[15]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => shoot_signal_stage3_e1,
      O => \sprite_y[15]_i_5__6_n_0\
    );
\sprite_y[15]_i_6__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => shoot_signal_stage3_e1,
      O => \sprite_y[15]_i_6__6_n_0\
    );
\sprite_y[3]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => shoot_signal_stage3_e1,
      O => \sprite_y[3]_i_2__6_n_0\
    );
\sprite_y[3]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[3]_0\,
      I1 => shoot_signal_stage3_e1,
      O => \sprite_y[3]_i_3__6_n_0\
    );
\sprite_y[3]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => shoot_signal_stage3_e1,
      O => \sprite_y[3]_i_4__6_n_0\
    );
\sprite_y[3]_i_6__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sprite_y_reg[0]_0\,
      I1 => shoot_signal_stage3_e1,
      O => \sprite_y[3]_i_6__6_n_0\
    );
\sprite_y[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \sprite_y[7]_i_2__6_n_0\,
      I1 => \sprite_y[7]_i_3__6_n_0\,
      I2 => \sprite_y[7]_i_4__6_n_0\,
      I3 => sprite_y20_in,
      I4 => \sprite_y[7]_i_6__6_n_0\,
      I5 => \sprite_y_reg[6]_i_1__6_n_7\,
      O => \sprite_y[4]_i_1__6_n_0\
    );
\sprite_y[6]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => shoot_signal_stage3_e1,
      O => \sprite_y[6]_i_2__6_n_0\
    );
\sprite_y[6]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => shoot_signal_stage3_e1,
      O => \sprite_y[6]_i_3__6_n_0\
    );
\sprite_y[6]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => shoot_signal_stage3_e1,
      O => \sprite_y[6]_i_4__6_n_0\
    );
\sprite_y[6]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(0),
      I1 => shoot_signal_stage3_e1,
      O => \sprite_y[6]_i_5__6_n_0\
    );
\sprite_y[7]_i_10__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => shoot_signal_stage3_e1,
      I2 => \^sprite_y_reg[12]_0\,
      O => \sprite_y[7]_i_10__6_n_0\
    );
\sprite_y[7]_i_11__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => shoot_signal_stage3_e1,
      I2 => \^sprite_y_reg[10]_0\,
      O => \sprite_y[7]_i_11__6_n_0\
    );
\sprite_y[7]_i_12__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => shoot_signal_stage3_e1,
      I2 => \^sprite_y_reg[9]_0\,
      O => \sprite_y[7]_i_12__6_n_0\
    );
\sprite_y[7]_i_13__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => shoot_signal_stage3_e1,
      I2 => \^sprite_y_reg[15]_0\,
      O => \sprite_y[7]_i_13__6_n_0\
    );
\sprite_y[7]_i_14__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => shoot_signal_stage3_e1,
      I2 => \^sprite_y_reg[13]_0\,
      O => \sprite_y[7]_i_14__6_n_0\
    );
\sprite_y[7]_i_15__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => shoot_signal_stage3_e1,
      I2 => \^sprite_y_reg[11]_0\,
      O => \sprite_y[7]_i_15__6_n_0\
    );
\sprite_y[7]_i_16__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => shoot_signal_stage3_e1,
      I2 => \^sprite_y_reg[8]_0\,
      O => \sprite_y[7]_i_16__6_n_0\
    );
\sprite_y[7]_i_17__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => shoot_signal_stage3_e1,
      I2 => \^sprite_y_reg[0]_0\,
      O => \sprite_y[7]_i_17__6_n_0\
    );
\sprite_y[7]_i_18__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => \^sprite_y_reg[6]_1\,
      I2 => shoot_signal_stage3_e1,
      O => \sprite_y[7]_i_18__6_n_0\
    );
\sprite_y[7]_i_19__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => shoot_signal_stage3_e1,
      O => \sprite_y[7]_i_19__6_n_0\
    );
\sprite_y[7]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \sprite_y[7]_i_2__6_n_0\,
      I1 => \sprite_y[7]_i_3__6_n_0\,
      I2 => \sprite_y[7]_i_4__6_n_0\,
      I3 => sprite_y20_in,
      I4 => \sprite_y[7]_i_6__6_n_0\,
      I5 => \sprite_y_reg[6]_i_1__6_n_4\,
      O => \sprite_y[7]_i_1__6_n_0\
    );
\sprite_y[7]_i_20__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => shoot_signal_stage3_e1,
      I2 => \^sprite_y_reg[3]_0\,
      O => \sprite_y[7]_i_20__6_n_0\
    );
\sprite_y[7]_i_21__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^sprite_y_reg[0]_0\,
      I1 => shoot_signal_stage3_e1,
      I2 => \^sprite_y_reg[1]_0\,
      O => \sprite_y[7]_i_21__6_n_0\
    );
\sprite_y[7]_i_22__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => \^sprite_y_reg[6]_1\,
      I2 => shoot_signal_stage3_e1,
      O => \sprite_y[7]_i_22__6_n_0\
    );
\sprite_y[7]_i_23__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CE"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(0),
      I1 => shoot_signal_stage3_e1,
      I2 => \^sprite_y_reg[5]_0\,
      O => \sprite_y[7]_i_23__6_n_0\
    );
\sprite_y[7]_i_24__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[3]_0\,
      I1 => shoot_signal_stage3_e1,
      I2 => \^sprite_y_reg[2]_0\,
      O => \sprite_y[7]_i_24__6_n_0\
    );
\sprite_y[7]_i_25__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => shoot_signal_stage3_e1,
      I2 => \^sprite_y_reg[0]_0\,
      O => \sprite_y[7]_i_25__6_n_0\
    );
\sprite_y[7]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A080A080A0A0A08"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => \^sprite_y_reg[8]_0\,
      I2 => shoot_signal_stage3_e1,
      I3 => \^sprite_y_reg[7]_0\(1),
      I4 => \^sprite_y_reg[6]_1\,
      I5 => \sprite_y[7]_i_7__6_n_0\,
      O => \sprite_y[7]_i_2__6_n_0\
    );
\sprite_y[7]_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => shoot_signal_stage3_e1,
      I2 => \^sprite_y_reg[10]_0\,
      O => \sprite_y[7]_i_3__6_n_0\
    );
\sprite_y[7]_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => shoot_signal_stage3_e1,
      I2 => \^sprite_y_reg[12]_0\,
      O => \sprite_y[7]_i_4__6_n_0\
    );
\sprite_y[7]_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[15]_0\,
      I1 => shoot_signal_stage3_e1,
      I2 => \^sprite_y_reg[14]_0\,
      O => \sprite_y[7]_i_6__6_n_0\
    );
\sprite_y[7]_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000D"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => \sprite_y[7]_i_17__6_n_0\,
      I2 => \^sprite_y_reg[3]_0\,
      I3 => \^sprite_y_reg[5]_0\,
      I4 => \^sprite_y_reg[7]_0\(0),
      I5 => shoot_signal_stage3_e1,
      O => \sprite_y[7]_i_7__6_n_0\
    );
\sprite_y[7]_i_9__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[15]_0\,
      I1 => shoot_signal_stage3_e1,
      I2 => \^sprite_y_reg[14]_0\,
      O => \sprite_y[7]_i_9__6_n_0\
    );
\sprite_y_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__6_n_7\,
      Q => \^sprite_y_reg[0]_0\,
      R => \sprite_y[15]_i_1__6_n_0\
    );
\sprite_y_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__6_n_5\,
      Q => \^sprite_y_reg[10]_0\,
      R => \sprite_y[15]_i_1__6_n_0\
    );
\sprite_y_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__6_n_4\,
      Q => \^sprite_y_reg[11]_0\,
      R => \sprite_y[15]_i_1__6_n_0\
    );
\sprite_y_reg[11]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[6]_i_1__6_n_0\,
      CO(3) => \sprite_y_reg[11]_i_1__6_n_0\,
      CO(2) => \sprite_y_reg[11]_i_1__6_n_1\,
      CO(1) => \sprite_y_reg[11]_i_1__6_n_2\,
      CO(0) => \sprite_y_reg[11]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sprite_y_reg[11]_i_1__6_n_4\,
      O(2) => \sprite_y_reg[11]_i_1__6_n_5\,
      O(1) => \sprite_y_reg[11]_i_1__6_n_6\,
      O(0) => \sprite_y_reg[11]_i_1__6_n_7\,
      S(3) => \sprite_y[11]_i_2__6_n_0\,
      S(2) => \sprite_y[11]_i_3__6_n_0\,
      S(1) => \sprite_y[11]_i_4__6_n_0\,
      S(0) => \sprite_y[11]_i_5__6_n_0\
    );
\sprite_y_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__6_n_7\,
      Q => \^sprite_y_reg[12]_0\,
      R => \sprite_y[15]_i_1__6_n_0\
    );
\sprite_y_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__6_n_6\,
      Q => \^sprite_y_reg[13]_0\,
      R => \sprite_y[15]_i_1__6_n_0\
    );
\sprite_y_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__6_n_5\,
      Q => \^sprite_y_reg[14]_0\,
      R => \sprite_y[15]_i_1__6_n_0\
    );
\sprite_y_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__6_n_4\,
      Q => \^sprite_y_reg[15]_0\,
      R => \sprite_y[15]_i_1__6_n_0\
    );
\sprite_y_reg[15]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[11]_i_1__6_n_0\,
      CO(3) => \NLW_sprite_y_reg[15]_i_2__6_CO_UNCONNECTED\(3),
      CO(2) => \sprite_y_reg[15]_i_2__6_n_1\,
      CO(1) => \sprite_y_reg[15]_i_2__6_n_2\,
      CO(0) => \sprite_y_reg[15]_i_2__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sprite_y_reg[15]_i_2__6_n_4\,
      O(2) => \sprite_y_reg[15]_i_2__6_n_5\,
      O(1) => \sprite_y_reg[15]_i_2__6_n_6\,
      O(0) => \sprite_y_reg[15]_i_2__6_n_7\,
      S(3) => \sprite_y[15]_i_3__6_n_0\,
      S(2) => \sprite_y[15]_i_4__6_n_0\,
      S(1) => \sprite_y[15]_i_5__6_n_0\,
      S(0) => \sprite_y[15]_i_6__6_n_0\
    );
\sprite_y_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__6_n_6\,
      Q => \^sprite_y_reg[1]_0\,
      R => \sprite_y[15]_i_1__6_n_0\
    );
\sprite_y_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__6_n_5\,
      Q => \^sprite_y_reg[2]_0\,
      R => \sprite_y[15]_i_1__6_n_0\
    );
\sprite_y_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__6_n_4\,
      Q => \^sprite_y_reg[3]_0\,
      R => \sprite_y[15]_i_1__6_n_0\
    );
\sprite_y_reg[3]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_reg[3]_i_1__6_n_0\,
      CO(2) => \sprite_y_reg[3]_i_1__6_n_1\,
      CO(1) => \sprite_y_reg[3]_i_1__6_n_2\,
      CO(0) => \sprite_y_reg[3]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sprite_y[3]_i_2__6_n_0\,
      DI(0) => '0',
      O(3) => \sprite_y_reg[3]_i_1__6_n_4\,
      O(2) => \sprite_y_reg[3]_i_1__6_n_5\,
      O(1) => \sprite_y_reg[3]_i_1__6_n_6\,
      O(0) => \sprite_y_reg[3]_i_1__6_n_7\,
      S(3) => \sprite_y[3]_i_3__6_n_0\,
      S(2) => \sprite_y[3]_i_4__6_n_0\,
      S(1) => S(0),
      S(0) => \sprite_y[3]_i_6__6_n_0\
    );
\sprite_y_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y[4]_i_1__6_n_0\,
      Q => \^sprite_y_reg[7]_0\(0),
      R => '0'
    );
\sprite_y_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[6]_i_1__6_n_6\,
      Q => \^sprite_y_reg[5]_0\,
      R => \sprite_y[15]_i_1__6_n_0\
    );
\sprite_y_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[6]_i_1__6_n_5\,
      Q => \^sprite_y_reg[6]_1\,
      R => \sprite_y[15]_i_1__6_n_0\
    );
\sprite_y_reg[6]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_1__6_n_0\,
      CO(3) => \sprite_y_reg[6]_i_1__6_n_0\,
      CO(2) => \sprite_y_reg[6]_i_1__6_n_1\,
      CO(1) => \sprite_y_reg[6]_i_1__6_n_2\,
      CO(0) => \sprite_y_reg[6]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sprite_y_reg[6]_i_1__6_n_4\,
      O(2) => \sprite_y_reg[6]_i_1__6_n_5\,
      O(1) => \sprite_y_reg[6]_i_1__6_n_6\,
      O(0) => \sprite_y_reg[6]_i_1__6_n_7\,
      S(3) => \sprite_y[6]_i_2__6_n_0\,
      S(2) => \sprite_y[6]_i_3__6_n_0\,
      S(1) => \sprite_y[6]_i_4__6_n_0\,
      S(0) => \sprite_y[6]_i_5__6_n_0\
    );
\sprite_y_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y[7]_i_1__6_n_0\,
      Q => \^sprite_y_reg[7]_0\(1),
      R => '0'
    );
\sprite_y_reg[7]_i_5__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[7]_i_8__6_n_0\,
      CO(3) => sprite_y20_in,
      CO(2) => \sprite_y_reg[7]_i_5__6_n_1\,
      CO(1) => \sprite_y_reg[7]_i_5__6_n_2\,
      CO(0) => \sprite_y_reg[7]_i_5__6_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[7]_i_9__6_n_0\,
      DI(2) => \sprite_y[7]_i_10__6_n_0\,
      DI(1) => \sprite_y[7]_i_11__6_n_0\,
      DI(0) => \sprite_y[7]_i_12__6_n_0\,
      O(3 downto 0) => \NLW_sprite_y_reg[7]_i_5__6_O_UNCONNECTED\(3 downto 0),
      S(3) => \sprite_y[7]_i_13__6_n_0\,
      S(2) => \sprite_y[7]_i_14__6_n_0\,
      S(1) => \sprite_y[7]_i_15__6_n_0\,
      S(0) => \sprite_y[7]_i_16__6_n_0\
    );
\sprite_y_reg[7]_i_8__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_reg[7]_i_8__6_n_0\,
      CO(2) => \sprite_y_reg[7]_i_8__6_n_1\,
      CO(1) => \sprite_y_reg[7]_i_8__6_n_2\,
      CO(0) => \sprite_y_reg[7]_i_8__6_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[7]_i_18__6_n_0\,
      DI(2) => \sprite_y[7]_i_19__6_n_0\,
      DI(1) => \sprite_y[7]_i_20__6_n_0\,
      DI(0) => \sprite_y[7]_i_21__6_n_0\,
      O(3 downto 0) => \NLW_sprite_y_reg[7]_i_8__6_O_UNCONNECTED\(3 downto 0),
      S(3) => \sprite_y[7]_i_22__6_n_0\,
      S(2) => \sprite_y[7]_i_23__6_n_0\,
      S(1) => \sprite_y[7]_i_24__6_n_0\,
      S(0) => \sprite_y[7]_i_25__6_n_0\
    );
\sprite_y_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__6_n_7\,
      Q => \^sprite_y_reg[8]_0\,
      R => \sprite_y[15]_i_1__6_n_0\
    );
\sprite_y_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__6_n_6\,
      Q => \^sprite_y_reg[9]_0\,
      R => \sprite_y[15]_i_1__6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_6 is
  port (
    finish_21 : out STD_LOGIC;
    \sprite_y_reg[1]_0\ : out STD_LOGIC;
    \sprite_y_reg[0]_0\ : out STD_LOGIC;
    \sprite_y_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_reg[6]_1\ : out STD_LOGIC;
    \sprite_y_reg[5]_0\ : out STD_LOGIC;
    \sprite_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_x_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[9]_0\ : out STD_LOGIC;
    \sprite_y_reg[8]_0\ : out STD_LOGIC;
    \sprite_y_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y_reg[2]_0\ : out STD_LOGIC;
    \sprite_y_reg[3]_0\ : out STD_LOGIC;
    \sprite_y_reg[14]_0\ : out STD_LOGIC;
    \sprite_y_reg[15]_0\ : out STD_LOGIC;
    \sprite_y_reg[12]_0\ : out STD_LOGIC;
    \sprite_y_reg[13]_0\ : out STD_LOGIC;
    \sprite_y_reg[10]_0\ : out STD_LOGIC;
    \sprite_y_reg[11]_0\ : out STD_LOGIC;
    \sprite_y_reg[6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[14]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sx_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[10]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[14]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    life_control0 : out STD_LOGIC;
    sw_0_sp_1 : out STD_LOGIC;
    \sprite_x_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v_sync : in STD_LOGIC;
    shoot_signal_stage3_e3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \bias_reg[3]_i_1939_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[3]_i_3195\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1941\ : in STD_LOGIC;
    \bias_reg[3]_i_1952\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2600_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2600_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1939_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1194_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_676\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    life_control4101_in : in STD_LOGIC;
    sw : in STD_LOGIC_VECTOR ( 1 downto 0 );
    life_control268_in : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \life_control[2]_i_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \life_control_reg[2]_i_9_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    shoot_x : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \life_control_reg[2]_i_169_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \sprite_x_reg[4]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_6 : entity is "sprite_compositor_e_projectile";
end design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_6;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_6 is
  signal \bias[3]_i_2605_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2606_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2607_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2608_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2992_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2993_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2994_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2995_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3199_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3200_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3201_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3202_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1939_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1939_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1939_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1939_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2600_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2600_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2600_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2600_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2987_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2987_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2987_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2987_n_3\ : STD_LOGIC;
  signal life_control597_in : STD_LOGIC;
  signal life_control698_in : STD_LOGIC;
  signal \life_control[2]_i_167_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_168_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_282_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_284_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_285_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_286_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_287_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_288_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_289_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_290_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_291_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_33_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_34_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_35_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_36_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_372_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_373_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_376_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_377_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_37_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_38_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_39_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_40_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_84_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_85_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_86_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_87_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_88_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_89_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_90_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_91_n_0\ : STD_LOGIC;
  signal \life_control_reg[2]_i_169_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_169_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_169_n_3\ : STD_LOGIC;
  signal \life_control_reg[2]_i_283_n_0\ : STD_LOGIC;
  signal \life_control_reg[2]_i_283_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_283_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_283_n_3\ : STD_LOGIC;
  signal \life_control_reg[2]_i_32_n_0\ : STD_LOGIC;
  signal \life_control_reg[2]_i_32_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_32_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_32_n_3\ : STD_LOGIC;
  signal \life_control_reg[2]_i_9_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_9_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_9_n_3\ : STD_LOGIC;
  signal sprite_x0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \sprite_x_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sprite_x_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal sprite_y20_in : STD_LOGIC;
  signal \sprite_y[11]_i_2__7_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_3__7_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_4__7_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_5__7_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_1__7_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_3__7_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_4__7_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_5__7_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_6__7_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_2__7_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_3__7_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_4__7_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_6__7_n_0\ : STD_LOGIC;
  signal \sprite_y[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_2__7_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_3__7_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_4__7_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_5__7_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_10__7_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_11__7_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_12__7_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_13__7_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_14__7_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_15__7_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_16__7_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_17__7_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_18__7_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_19__7_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_1__7_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_20__7_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_21__7_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_22__7_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_23__7_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_24__7_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_25__7_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_2__7_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_3__7_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_4__7_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_6__7_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_7__7_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_9__7_n_0\ : STD_LOGIC;
  signal \^sprite_y_reg[0]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[10]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[11]_0\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__7_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__7_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__7_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__7_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__7_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__7_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__7_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__7_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[12]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[13]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[14]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[15]_0\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__7_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__7_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__7_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__7_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__7_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__7_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__7_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[1]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[2]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[3]_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__7_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__7_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__7_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__7_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__7_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__7_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__7_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[5]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[6]_1\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__7_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__7_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__7_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__7_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__7_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__7_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__7_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__7_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[7]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sprite_y_reg[7]_i_5__7_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_5__7_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_5__7_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__7_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__7_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__7_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__7_n_3\ : STD_LOGIC;
  signal \^sprite_y_reg[8]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[9]_0\ : STD_LOGIC;
  signal sw_0_sn_1 : STD_LOGIC;
  signal \NLW_bias_reg[3]_i_1194_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_1194_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1939_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2600_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2987_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_169_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_283_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_x_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sprite_x_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_y_reg[15]_i_2__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_y_reg[7]_i_5__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_y_reg[7]_i_8__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \life_control[2]_i_167\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \life_control[2]_i_282\ : label is "soft_lutpair166";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_169\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_283\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_32\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_9\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sprite_x_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \sprite_y[7]_i_17__7\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \sprite_y[7]_i_3__7\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \sprite_y[7]_i_4__7\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sprite_y[7]_i_6__7\ : label is "soft_lutpair167";
  attribute ADDER_THRESHOLD of \sprite_y_reg[11]_i_1__7\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[15]_i_2__7\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[3]_i_1__7\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[6]_i_1__7\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \sprite_y_reg[7]_i_5__7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \sprite_y_reg[7]_i_8__7\ : label is 11;
begin
  \sprite_x_reg[15]_0\(15 downto 0) <= \^sprite_x_reg[15]_0\(15 downto 0);
  \sprite_y_reg[0]_0\ <= \^sprite_y_reg[0]_0\;
  \sprite_y_reg[10]_0\ <= \^sprite_y_reg[10]_0\;
  \sprite_y_reg[11]_0\ <= \^sprite_y_reg[11]_0\;
  \sprite_y_reg[12]_0\ <= \^sprite_y_reg[12]_0\;
  \sprite_y_reg[13]_0\ <= \^sprite_y_reg[13]_0\;
  \sprite_y_reg[14]_0\ <= \^sprite_y_reg[14]_0\;
  \sprite_y_reg[15]_0\ <= \^sprite_y_reg[15]_0\;
  \sprite_y_reg[1]_0\ <= \^sprite_y_reg[1]_0\;
  \sprite_y_reg[2]_0\ <= \^sprite_y_reg[2]_0\;
  \sprite_y_reg[3]_0\ <= \^sprite_y_reg[3]_0\;
  \sprite_y_reg[5]_0\ <= \^sprite_y_reg[5]_0\;
  \sprite_y_reg[6]_1\ <= \^sprite_y_reg[6]_1\;
  \sprite_y_reg[7]_0\(1 downto 0) <= \^sprite_y_reg[7]_0\(1 downto 0);
  \sprite_y_reg[8]_0\ <= \^sprite_y_reg[8]_0\;
  \sprite_y_reg[9]_0\ <= \^sprite_y_reg[9]_0\;
  sw_0_sp_1 <= sw_0_sn_1;
\bias[3]_i_1946\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => Q(13),
      I2 => \^sprite_y_reg[15]_0\,
      I3 => Q(14),
      O => \sprite_y_reg[14]_1\(3)
    );
\bias[3]_i_1947\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => Q(11),
      I2 => \^sprite_y_reg[13]_0\,
      I3 => Q(12),
      O => \sprite_y_reg[14]_1\(2)
    );
\bias[3]_i_1948\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => Q(9),
      I2 => \^sprite_y_reg[11]_0\,
      I3 => Q(10),
      O => \sprite_y_reg[14]_1\(1)
    );
\bias[3]_i_1949\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => Q(7),
      I2 => \^sprite_y_reg[9]_0\,
      I3 => Q(8),
      O => \sprite_y_reg[14]_1\(0)
    );
\bias[3]_i_1957\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_1939_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => \bias_reg[3]_i_1939_0\(15),
      O => \sprite_x_reg[14]_0\(3)
    );
\bias[3]_i_1958\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_1939_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => \bias_reg[3]_i_1939_0\(13),
      O => \sprite_x_reg[14]_0\(2)
    );
\bias[3]_i_1959\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_1939_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \bias_reg[3]_i_1939_0\(11),
      O => \sprite_x_reg[14]_0\(1)
    );
\bias[3]_i_1960\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_1939_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \bias_reg[3]_i_1939_0\(9),
      O => \sprite_x_reg[14]_0\(0)
    );
\bias[3]_i_2605\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_1939_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => \bias_reg[3]_i_1939_0\(15),
      O => \bias[3]_i_2605_n_0\
    );
\bias[3]_i_2606\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1939_0\(13),
      I2 => \^sprite_x_reg[15]_0\(14),
      I3 => \bias_reg[3]_i_1939_0\(14),
      O => \bias[3]_i_2606_n_0\
    );
\bias[3]_i_2607\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_1939_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => \bias_reg[3]_i_1939_0\(13),
      O => \bias[3]_i_2607_n_0\
    );
\bias[3]_i_2608\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1939_0\(11),
      I2 => \^sprite_x_reg[15]_0\(12),
      I3 => \bias_reg[3]_i_1939_0\(12),
      O => \bias[3]_i_2608_n_0\
    );
\bias[3]_i_2610\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(0),
      I1 => Q(3),
      I2 => \^sprite_y_reg[5]_0\,
      I3 => Q(4),
      O => \sprite_y_reg[4]_0\(2)
    );
\bias[3]_i_2611\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_y_reg[3]_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^sprite_y_reg[2]_0\,
      O => \sprite_y_reg[4]_0\(1)
    );
\bias[3]_i_2612\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => \bias_reg[3]_i_1941\,
      I2 => Q(0),
      I3 => \^sprite_y_reg[0]_0\,
      O => \sprite_y_reg[4]_0\(0)
    );
\bias[3]_i_2613\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => Q(5),
      I2 => \^sprite_y_reg[7]_0\(1),
      I3 => Q(6),
      O => \sprite_y_reg[6]_2\(0)
    );
\bias[3]_i_2622\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => Q(13),
      I2 => \^sprite_y_reg[15]_0\,
      I3 => Q(14),
      O => \sprite_y_reg[14]_2\(3)
    );
\bias[3]_i_2623\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => Q(12),
      I2 => \^sprite_y_reg[14]_0\,
      I3 => Q(13),
      O => \sprite_y_reg[14]_2\(2)
    );
\bias[3]_i_2624\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => Q(11),
      I2 => \^sprite_y_reg[13]_0\,
      I3 => Q(12),
      O => \sprite_y_reg[14]_2\(1)
    );
\bias[3]_i_2625\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => Q(10),
      I2 => \^sprite_y_reg[12]_0\,
      I3 => Q(11),
      O => \sprite_y_reg[14]_2\(0)
    );
\bias[3]_i_2627\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \bias_reg[3]_i_1939_0\(4),
      I2 => \bias_reg[3]_i_1939_0\(5),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \sprite_x_reg[4]_0\(0)
    );
\bias[3]_i_2630\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \bias_reg[3]_i_1939_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \bias_reg[3]_i_1939_0\(7),
      O => \sprite_x_reg[6]_0\(2)
    );
\bias[3]_i_2632\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_1939_0\(3),
      I2 => \^sprite_x_reg[15]_0\(2),
      I3 => \bias_reg[3]_i_1939_0\(2),
      O => \sprite_x_reg[6]_0\(1)
    );
\bias[3]_i_2633\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1939_0\(1),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \bias_reg[3]_i_1952\,
      O => \sprite_x_reg[6]_0\(0)
    );
\bias[3]_i_2992\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_1939_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \bias_reg[3]_i_1939_0\(11),
      O => \bias[3]_i_2992_n_0\
    );
\bias[3]_i_2993\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1939_0\(9),
      I2 => \^sprite_x_reg[15]_0\(10),
      I3 => \bias_reg[3]_i_1939_0\(10),
      O => \bias[3]_i_2993_n_0\
    );
\bias[3]_i_2994\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_1939_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \bias_reg[3]_i_1939_0\(9),
      O => \bias[3]_i_2994_n_0\
    );
\bias[3]_i_2995\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1939_0\(7),
      I2 => \^sprite_x_reg[15]_0\(8),
      I3 => \bias_reg[3]_i_1939_0\(8),
      O => \bias[3]_i_2995_n_0\
    );
\bias[3]_i_3001\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => Q(9),
      I2 => \^sprite_y_reg[11]_0\,
      I3 => Q(10),
      O => \sprite_y_reg[10]_1\(3)
    );
\bias[3]_i_3002\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => Q(8),
      I2 => \^sprite_y_reg[10]_0\,
      I3 => Q(9),
      O => \sprite_y_reg[10]_1\(2)
    );
\bias[3]_i_3003\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => Q(7),
      I2 => \^sprite_y_reg[9]_0\,
      I3 => Q(8),
      O => \sprite_y_reg[10]_1\(1)
    );
\bias[3]_i_3004\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => Q(6),
      I2 => \^sprite_y_reg[8]_0\,
      I3 => Q(7),
      O => \sprite_y_reg[10]_1\(0)
    );
\bias[3]_i_3199\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \bias_reg[3]_i_1939_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \bias_reg[3]_i_1939_0\(7),
      O => \bias[3]_i_3199_n_0\
    );
\bias[3]_i_3200\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1939_0\(5),
      I2 => \^sprite_x_reg[15]_0\(6),
      I3 => \bias_reg[3]_i_1939_0\(6),
      O => \bias[3]_i_3200_n_0\
    );
\bias[3]_i_3201\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1939_0\(5),
      I2 => \^sprite_x_reg[15]_0\(4),
      O => \bias[3]_i_3201_n_0\
    );
\bias[3]_i_3202\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \bias_reg[3]_i_1939_0\(4),
      O => \bias[3]_i_3202_n_0\
    );
\bias[3]_i_3206\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => Q(5),
      I2 => \^sprite_y_reg[7]_0\(1),
      I3 => Q(6),
      O => \sprite_y_reg[6]_0\(2)
    );
\bias[3]_i_3207\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => Q(5),
      I2 => \^sprite_y_reg[5]_0\,
      O => \sprite_y_reg[6]_0\(1)
    );
\bias[3]_i_3208\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => Q(4),
      O => \sprite_y_reg[6]_0\(0)
    );
\bias[3]_i_3295\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_3195\(0),
      O => \sprite_x_reg[3]_0\(3)
    );
\bias[3]_i_3296\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_1939_0\(2),
      O => \sprite_x_reg[3]_0\(2)
    );
\bias[3]_i_3297\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1939_0\(1),
      O => \sprite_x_reg[3]_0\(1)
    );
\bias[3]_i_3298\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \bias_reg[3]_i_1939_0\(0),
      O => \sprite_x_reg[3]_0\(0)
    );
\bias_reg[3]_i_1194\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1939_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_1194_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_sx_reg[15]\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bias_reg[3]_i_1194_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_676\(0)
    );
\bias_reg[3]_i_1939\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2600_n_0\,
      CO(3) => \bias_reg[3]_i_1939_n_0\,
      CO(2) => \bias_reg[3]_i_1939_n_1\,
      CO(1) => \bias_reg[3]_i_1939_n_2\,
      CO(0) => \bias_reg[3]_i_1939_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bias_reg[3]_i_1194_0\(3 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1939_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2605_n_0\,
      S(2) => \bias[3]_i_2606_n_0\,
      S(1) => \bias[3]_i_2607_n_0\,
      S(0) => \bias[3]_i_2608_n_0\
    );
\bias_reg[3]_i_2600\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2987_n_0\,
      CO(3) => \bias_reg[3]_i_2600_n_0\,
      CO(2) => \bias_reg[3]_i_2600_n_1\,
      CO(1) => \bias_reg[3]_i_2600_n_2\,
      CO(0) => \bias_reg[3]_i_2600_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bias_reg[3]_i_1939_1\(3 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2600_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2992_n_0\,
      S(2) => \bias[3]_i_2993_n_0\,
      S(1) => \bias[3]_i_2994_n_0\,
      S(0) => \bias[3]_i_2995_n_0\
    );
\bias_reg[3]_i_2987\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2600_0\(0),
      CO(3) => \bias_reg[3]_i_2987_n_0\,
      CO(2) => \bias_reg[3]_i_2987_n_1\,
      CO(1) => \bias_reg[3]_i_2987_n_2\,
      CO(0) => \bias_reg[3]_i_2987_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \bias_reg[3]_i_2600_1\(2 downto 0),
      DI(0) => \^sprite_x_reg[15]_0\(4),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2987_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3199_n_0\,
      S(2) => \bias[3]_i_3200_n_0\,
      S(1) => \bias[3]_i_3201_n_0\,
      S(0) => \bias[3]_i_3202_n_0\
    );
finish_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y[15]_i_1__7_n_0\,
      Q => finish_21,
      R => '0'
    );
\life_control[2]_i_167\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => \^sprite_y_reg[11]_0\,
      I2 => \^sprite_y_reg[8]_0\,
      I3 => \^sprite_y_reg[6]_1\,
      O => \life_control[2]_i_167_n_0\
    );
\life_control[2]_i_168\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => \^sprite_y_reg[7]_0\(0),
      I2 => \^sprite_y_reg[7]_0\(1),
      I3 => \^sprite_y_reg[9]_0\,
      I4 => \life_control[2]_i_282_n_0\,
      O => \life_control[2]_i_168_n_0\
    );
\life_control[2]_i_282\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => \^sprite_y_reg[3]_0\,
      I2 => \^sprite_y_reg[0]_0\,
      I3 => \^sprite_y_reg[1]_0\,
      O => \life_control[2]_i_282_n_0\
    );
\life_control[2]_i_284\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(9),
      I1 => \^sprite_x_reg[15]_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => p_0_in(10),
      O => \life_control[2]_i_284_n_0\
    );
\life_control[2]_i_285\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(7),
      I1 => \^sprite_x_reg[15]_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => p_0_in(8),
      O => \life_control[2]_i_285_n_0\
    );
\life_control[2]_i_286\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => p_0_in(6),
      O => \life_control[2]_i_286_n_0\
    );
\life_control[2]_i_287\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \^sprite_x_reg[15]_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => p_0_in(4),
      O => \life_control[2]_i_287_n_0\
    );
\life_control[2]_i_288\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(9),
      I1 => \^sprite_x_reg[15]_0\(14),
      I2 => p_0_in(10),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \life_control[2]_i_288_n_0\
    );
\life_control[2]_i_289\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(7),
      I1 => \^sprite_x_reg[15]_0\(12),
      I2 => p_0_in(8),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \life_control[2]_i_289_n_0\
    );
\life_control[2]_i_290\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => p_0_in(6),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \life_control[2]_i_290_n_0\
    );
\life_control[2]_i_291\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \^sprite_x_reg[15]_0\(8),
      I2 => p_0_in(4),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \life_control[2]_i_291_n_0\
    );
\life_control[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => life_control698_in,
      I1 => life_control4101_in,
      I2 => sw(0),
      I3 => sw(1),
      I4 => life_control268_in,
      I5 => CO(0),
      O => life_control0
    );
\life_control[2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => life_control698_in,
      I1 => life_control597_in,
      I2 => sw(0),
      I3 => sw(1),
      I4 => life_control268_in,
      I5 => \life_control[2]_i_8\(0),
      O => sw_0_sn_1
    );
\life_control[2]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => shoot_x(2),
      I2 => shoot_x(3),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \life_control[2]_i_33_n_0\
    );
\life_control[2]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => shoot_x(0),
      I2 => shoot_x(1),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \life_control[2]_i_34_n_0\
    );
\life_control[2]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \life_control_reg[2]_i_9_0\(10),
      I2 => \life_control_reg[2]_i_9_0\(11),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \life_control[2]_i_35_n_0\
    );
\life_control[2]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \life_control_reg[2]_i_9_0\(8),
      I2 => \life_control_reg[2]_i_9_0\(9),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \life_control[2]_i_36_n_0\
    );
\life_control[2]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => shoot_x(2),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => shoot_x(3),
      O => \life_control[2]_i_37_n_0\
    );
\life_control[2]_i_372\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \^sprite_x_reg[15]_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => p_0_in(2),
      O => \life_control[2]_i_372_n_0\
    );
\life_control[2]_i_373\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \life_control_reg[2]_i_9_0\(4),
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => p_0_in(0),
      O => \life_control[2]_i_373_n_0\
    );
\life_control[2]_i_376\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \^sprite_x_reg[15]_0\(6),
      I2 => p_0_in(2),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \life_control[2]_i_376_n_0\
    );
\life_control[2]_i_377\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \life_control_reg[2]_i_9_0\(4),
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => p_0_in(0),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \life_control[2]_i_377_n_0\
    );
\life_control[2]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => shoot_x(0),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => shoot_x(1),
      O => \life_control[2]_i_38_n_0\
    );
\life_control[2]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \life_control_reg[2]_i_9_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \life_control_reg[2]_i_9_0\(11),
      O => \life_control[2]_i_39_n_0\
    );
\life_control[2]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \life_control_reg[2]_i_9_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \life_control_reg[2]_i_9_0\(9),
      O => \life_control[2]_i_40_n_0\
    );
\life_control[2]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \life_control[2]_i_167_n_0\,
      I1 => \^sprite_y_reg[15]_0\,
      I2 => \^sprite_y_reg[14]_0\,
      I3 => \^sprite_y_reg[12]_0\,
      I4 => \^sprite_y_reg[13]_0\,
      I5 => \life_control[2]_i_168_n_0\,
      O => life_control597_in
    );
\life_control[2]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \life_control_reg[2]_i_9_0\(6),
      I2 => \life_control_reg[2]_i_9_0\(7),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \life_control[2]_i_84_n_0\
    );
\life_control[2]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \life_control_reg[2]_i_9_0\(4),
      I2 => \life_control_reg[2]_i_9_0\(5),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \life_control[2]_i_85_n_0\
    );
\life_control[2]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \life_control_reg[2]_i_9_0\(2),
      I2 => \life_control_reg[2]_i_9_0\(3),
      I3 => \^sprite_x_reg[15]_0\(3),
      O => \life_control[2]_i_86_n_0\
    );
\life_control[2]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \life_control_reg[2]_i_9_0\(0),
      I2 => \life_control_reg[2]_i_9_0\(1),
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \life_control[2]_i_87_n_0\
    );
\life_control[2]_i_88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \life_control_reg[2]_i_9_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \life_control_reg[2]_i_9_0\(7),
      O => \life_control[2]_i_88_n_0\
    );
\life_control[2]_i_89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \life_control_reg[2]_i_9_0\(4),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => \life_control_reg[2]_i_9_0\(5),
      O => \life_control[2]_i_89_n_0\
    );
\life_control[2]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \life_control_reg[2]_i_9_0\(2),
      I2 => \^sprite_x_reg[15]_0\(3),
      I3 => \life_control_reg[2]_i_9_0\(3),
      O => \life_control[2]_i_90_n_0\
    );
\life_control[2]_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \life_control_reg[2]_i_9_0\(0),
      I2 => \^sprite_x_reg[15]_0\(1),
      I3 => \life_control_reg[2]_i_9_0\(1),
      O => \life_control[2]_i_91_n_0\
    );
\life_control_reg[2]_i_169\: unisim.vcomponents.CARRY4
     port map (
      CI => \life_control_reg[2]_i_283_n_0\,
      CO(3) => \sprite_x_reg[14]_1\(0),
      CO(2) => \life_control_reg[2]_i_169_n_1\,
      CO(1) => \life_control_reg[2]_i_169_n_2\,
      CO(0) => \life_control_reg[2]_i_169_n_3\,
      CYINIT => '0',
      DI(3) => \life_control[2]_i_284_n_0\,
      DI(2) => \life_control[2]_i_285_n_0\,
      DI(1) => \life_control[2]_i_286_n_0\,
      DI(0) => \life_control[2]_i_287_n_0\,
      O(3 downto 0) => \NLW_life_control_reg[2]_i_169_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_288_n_0\,
      S(2) => \life_control[2]_i_289_n_0\,
      S(1) => \life_control[2]_i_290_n_0\,
      S(0) => \life_control[2]_i_291_n_0\
    );
\life_control_reg[2]_i_283\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \life_control_reg[2]_i_283_n_0\,
      CO(2) => \life_control_reg[2]_i_283_n_1\,
      CO(1) => \life_control_reg[2]_i_283_n_2\,
      CO(0) => \life_control_reg[2]_i_283_n_3\,
      CYINIT => '0',
      DI(3) => \life_control[2]_i_372_n_0\,
      DI(2) => \life_control[2]_i_373_n_0\,
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => \NLW_life_control_reg[2]_i_283_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_376_n_0\,
      S(2) => \life_control[2]_i_377_n_0\,
      S(1 downto 0) => \life_control_reg[2]_i_169_0\(1 downto 0)
    );
\life_control_reg[2]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \life_control_reg[2]_i_32_n_0\,
      CO(2) => \life_control_reg[2]_i_32_n_1\,
      CO(1) => \life_control_reg[2]_i_32_n_2\,
      CO(0) => \life_control_reg[2]_i_32_n_3\,
      CYINIT => '1',
      DI(3) => \life_control[2]_i_84_n_0\,
      DI(2) => \life_control[2]_i_85_n_0\,
      DI(1) => \life_control[2]_i_86_n_0\,
      DI(0) => \life_control[2]_i_87_n_0\,
      O(3 downto 0) => \NLW_life_control_reg[2]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_88_n_0\,
      S(2) => \life_control[2]_i_89_n_0\,
      S(1) => \life_control[2]_i_90_n_0\,
      S(0) => \life_control[2]_i_91_n_0\
    );
\life_control_reg[2]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \life_control_reg[2]_i_32_n_0\,
      CO(3) => life_control698_in,
      CO(2) => \life_control_reg[2]_i_9_n_1\,
      CO(1) => \life_control_reg[2]_i_9_n_2\,
      CO(0) => \life_control_reg[2]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \life_control[2]_i_33_n_0\,
      DI(2) => \life_control[2]_i_34_n_0\,
      DI(1) => \life_control[2]_i_35_n_0\,
      DI(0) => \life_control[2]_i_36_n_0\,
      O(3 downto 0) => \NLW_life_control_reg[2]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_37_n_0\,
      S(2) => \life_control[2]_i_38_n_0\,
      S(1) => \life_control[2]_i_39_n_0\,
      S(0) => \life_control[2]_i_40_n_0\
    );
\sprite_x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__7_n_0\,
      D => D(0),
      Q => \^sprite_x_reg[15]_0\(0),
      R => '0'
    );
\sprite_x_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__7_n_0\,
      D => sprite_x0(10),
      Q => \^sprite_x_reg[15]_0\(10),
      R => '0'
    );
\sprite_x_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__7_n_0\,
      D => sprite_x0(11),
      Q => \^sprite_x_reg[15]_0\(11),
      R => '0'
    );
\sprite_x_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__7_n_0\,
      D => sprite_x0(12),
      Q => \^sprite_x_reg[15]_0\(12),
      R => '0'
    );
\sprite_x_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[8]_i_1_n_0\,
      CO(3) => \sprite_x_reg[12]_i_1_n_0\,
      CO(2) => \sprite_x_reg[12]_i_1_n_1\,
      CO(1) => \sprite_x_reg[12]_i_1_n_2\,
      CO(0) => \sprite_x_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sprite_x0(12 downto 9),
      S(3 downto 0) => \sprite_x_reg[15]_1\(11 downto 8)
    );
\sprite_x_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__7_n_0\,
      D => sprite_x0(13),
      Q => \^sprite_x_reg[15]_0\(13),
      R => '0'
    );
\sprite_x_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__7_n_0\,
      D => sprite_x0(14),
      Q => \^sprite_x_reg[15]_0\(14),
      R => '0'
    );
\sprite_x_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__7_n_0\,
      D => sprite_x0(15),
      Q => \^sprite_x_reg[15]_0\(15),
      R => '0'
    );
\sprite_x_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sprite_x_reg[15]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sprite_x_reg[15]_i_1_n_2\,
      CO(0) => \sprite_x_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sprite_x_reg[15]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => sprite_x0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => \sprite_x_reg[15]_1\(14 downto 12)
    );
\sprite_x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__7_n_0\,
      D => sprite_x0(1),
      Q => \^sprite_x_reg[15]_0\(1),
      R => '0'
    );
\sprite_x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__7_n_0\,
      D => sprite_x0(2),
      Q => \^sprite_x_reg[15]_0\(2),
      R => '0'
    );
\sprite_x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__7_n_0\,
      D => sprite_x0(3),
      Q => \^sprite_x_reg[15]_0\(3),
      R => '0'
    );
\sprite_x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__7_n_0\,
      D => sprite_x0(4),
      Q => \^sprite_x_reg[15]_0\(4),
      R => '0'
    );
\sprite_x_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[4]_i_1_n_0\,
      CO(2) => \sprite_x_reg[4]_i_1_n_1\,
      CO(1) => \sprite_x_reg[4]_i_1_n_2\,
      CO(0) => \sprite_x_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \sprite_x_reg[15]_1\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => sprite_x0(4 downto 1),
      S(3 downto 1) => \sprite_x_reg[4]_1\(2 downto 0),
      S(0) => \sprite_x_reg[15]_1\(0)
    );
\sprite_x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__7_n_0\,
      D => sprite_x0(5),
      Q => \^sprite_x_reg[15]_0\(5),
      R => '0'
    );
\sprite_x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__7_n_0\,
      D => sprite_x0(6),
      Q => \^sprite_x_reg[15]_0\(6),
      R => '0'
    );
\sprite_x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__7_n_0\,
      D => sprite_x0(7),
      Q => \^sprite_x_reg[15]_0\(7),
      R => '0'
    );
\sprite_x_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__7_n_0\,
      D => sprite_x0(8),
      Q => \^sprite_x_reg[15]_0\(8),
      R => '0'
    );
\sprite_x_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[4]_i_1_n_0\,
      CO(3) => \sprite_x_reg[8]_i_1_n_0\,
      CO(2) => \sprite_x_reg[8]_i_1_n_1\,
      CO(1) => \sprite_x_reg[8]_i_1_n_2\,
      CO(0) => \sprite_x_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sprite_x0(8 downto 5),
      S(3 downto 0) => \sprite_x_reg[15]_1\(7 downto 4)
    );
\sprite_x_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__7_n_0\,
      D => sprite_x0(9),
      Q => \^sprite_x_reg[15]_0\(9),
      R => '0'
    );
\sprite_y[11]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => shoot_signal_stage3_e3,
      O => \sprite_y[11]_i_2__7_n_0\
    );
\sprite_y[11]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => shoot_signal_stage3_e3,
      O => \sprite_y[11]_i_3__7_n_0\
    );
\sprite_y[11]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => shoot_signal_stage3_e3,
      O => \sprite_y[11]_i_4__7_n_0\
    );
\sprite_y[11]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => shoot_signal_stage3_e3,
      O => \sprite_y[11]_i_5__7_n_0\
    );
\sprite_y[15]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \sprite_y[7]_i_2__7_n_0\,
      I1 => \sprite_y[7]_i_3__7_n_0\,
      I2 => \sprite_y[7]_i_4__7_n_0\,
      I3 => sprite_y20_in,
      I4 => \sprite_y[7]_i_6__7_n_0\,
      O => \sprite_y[15]_i_1__7_n_0\
    );
\sprite_y[15]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[15]_0\,
      I1 => shoot_signal_stage3_e3,
      O => \sprite_y[15]_i_3__7_n_0\
    );
\sprite_y[15]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => shoot_signal_stage3_e3,
      O => \sprite_y[15]_i_4__7_n_0\
    );
\sprite_y[15]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => shoot_signal_stage3_e3,
      O => \sprite_y[15]_i_5__7_n_0\
    );
\sprite_y[15]_i_6__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => shoot_signal_stage3_e3,
      O => \sprite_y[15]_i_6__7_n_0\
    );
\sprite_y[3]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => shoot_signal_stage3_e3,
      O => \sprite_y[3]_i_2__7_n_0\
    );
\sprite_y[3]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[3]_0\,
      I1 => shoot_signal_stage3_e3,
      O => \sprite_y[3]_i_3__7_n_0\
    );
\sprite_y[3]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => shoot_signal_stage3_e3,
      O => \sprite_y[3]_i_4__7_n_0\
    );
\sprite_y[3]_i_6__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sprite_y_reg[0]_0\,
      I1 => shoot_signal_stage3_e3,
      O => \sprite_y[3]_i_6__7_n_0\
    );
\sprite_y[4]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \sprite_y[7]_i_2__7_n_0\,
      I1 => \sprite_y[7]_i_3__7_n_0\,
      I2 => \sprite_y[7]_i_4__7_n_0\,
      I3 => sprite_y20_in,
      I4 => \sprite_y[7]_i_6__7_n_0\,
      I5 => \sprite_y_reg[6]_i_1__7_n_7\,
      O => \sprite_y[4]_i_1__7_n_0\
    );
\sprite_y[6]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => shoot_signal_stage3_e3,
      O => \sprite_y[6]_i_2__7_n_0\
    );
\sprite_y[6]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => shoot_signal_stage3_e3,
      O => \sprite_y[6]_i_3__7_n_0\
    );
\sprite_y[6]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => shoot_signal_stage3_e3,
      O => \sprite_y[6]_i_4__7_n_0\
    );
\sprite_y[6]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(0),
      I1 => shoot_signal_stage3_e3,
      O => \sprite_y[6]_i_5__7_n_0\
    );
\sprite_y[7]_i_10__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => shoot_signal_stage3_e3,
      I2 => \^sprite_y_reg[12]_0\,
      O => \sprite_y[7]_i_10__7_n_0\
    );
\sprite_y[7]_i_11__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => shoot_signal_stage3_e3,
      I2 => \^sprite_y_reg[10]_0\,
      O => \sprite_y[7]_i_11__7_n_0\
    );
\sprite_y[7]_i_12__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => shoot_signal_stage3_e3,
      I2 => \^sprite_y_reg[9]_0\,
      O => \sprite_y[7]_i_12__7_n_0\
    );
\sprite_y[7]_i_13__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => shoot_signal_stage3_e3,
      I2 => \^sprite_y_reg[15]_0\,
      O => \sprite_y[7]_i_13__7_n_0\
    );
\sprite_y[7]_i_14__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => shoot_signal_stage3_e3,
      I2 => \^sprite_y_reg[13]_0\,
      O => \sprite_y[7]_i_14__7_n_0\
    );
\sprite_y[7]_i_15__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => shoot_signal_stage3_e3,
      I2 => \^sprite_y_reg[11]_0\,
      O => \sprite_y[7]_i_15__7_n_0\
    );
\sprite_y[7]_i_16__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => shoot_signal_stage3_e3,
      I2 => \^sprite_y_reg[8]_0\,
      O => \sprite_y[7]_i_16__7_n_0\
    );
\sprite_y[7]_i_17__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => shoot_signal_stage3_e3,
      I2 => \^sprite_y_reg[0]_0\,
      O => \sprite_y[7]_i_17__7_n_0\
    );
\sprite_y[7]_i_18__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => \^sprite_y_reg[6]_1\,
      I2 => shoot_signal_stage3_e3,
      O => \sprite_y[7]_i_18__7_n_0\
    );
\sprite_y[7]_i_19__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => shoot_signal_stage3_e3,
      O => \sprite_y[7]_i_19__7_n_0\
    );
\sprite_y[7]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \sprite_y[7]_i_2__7_n_0\,
      I1 => \sprite_y[7]_i_3__7_n_0\,
      I2 => \sprite_y[7]_i_4__7_n_0\,
      I3 => sprite_y20_in,
      I4 => \sprite_y[7]_i_6__7_n_0\,
      I5 => \sprite_y_reg[6]_i_1__7_n_4\,
      O => \sprite_y[7]_i_1__7_n_0\
    );
\sprite_y[7]_i_20__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => shoot_signal_stage3_e3,
      I2 => \^sprite_y_reg[3]_0\,
      O => \sprite_y[7]_i_20__7_n_0\
    );
\sprite_y[7]_i_21__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^sprite_y_reg[0]_0\,
      I1 => shoot_signal_stage3_e3,
      I2 => \^sprite_y_reg[1]_0\,
      O => \sprite_y[7]_i_21__7_n_0\
    );
\sprite_y[7]_i_22__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => \^sprite_y_reg[6]_1\,
      I2 => shoot_signal_stage3_e3,
      O => \sprite_y[7]_i_22__7_n_0\
    );
\sprite_y[7]_i_23__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CE"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(0),
      I1 => shoot_signal_stage3_e3,
      I2 => \^sprite_y_reg[5]_0\,
      O => \sprite_y[7]_i_23__7_n_0\
    );
\sprite_y[7]_i_24__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[3]_0\,
      I1 => shoot_signal_stage3_e3,
      I2 => \^sprite_y_reg[2]_0\,
      O => \sprite_y[7]_i_24__7_n_0\
    );
\sprite_y[7]_i_25__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => shoot_signal_stage3_e3,
      I2 => \^sprite_y_reg[0]_0\,
      O => \sprite_y[7]_i_25__7_n_0\
    );
\sprite_y[7]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A080A080A0A0A08"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => \^sprite_y_reg[8]_0\,
      I2 => shoot_signal_stage3_e3,
      I3 => \^sprite_y_reg[7]_0\(1),
      I4 => \^sprite_y_reg[6]_1\,
      I5 => \sprite_y[7]_i_7__7_n_0\,
      O => \sprite_y[7]_i_2__7_n_0\
    );
\sprite_y[7]_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => shoot_signal_stage3_e3,
      I2 => \^sprite_y_reg[10]_0\,
      O => \sprite_y[7]_i_3__7_n_0\
    );
\sprite_y[7]_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => shoot_signal_stage3_e3,
      I2 => \^sprite_y_reg[12]_0\,
      O => \sprite_y[7]_i_4__7_n_0\
    );
\sprite_y[7]_i_6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[15]_0\,
      I1 => shoot_signal_stage3_e3,
      I2 => \^sprite_y_reg[14]_0\,
      O => \sprite_y[7]_i_6__7_n_0\
    );
\sprite_y[7]_i_7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000D"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => \sprite_y[7]_i_17__7_n_0\,
      I2 => \^sprite_y_reg[3]_0\,
      I3 => \^sprite_y_reg[5]_0\,
      I4 => \^sprite_y_reg[7]_0\(0),
      I5 => shoot_signal_stage3_e3,
      O => \sprite_y[7]_i_7__7_n_0\
    );
\sprite_y[7]_i_9__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[15]_0\,
      I1 => shoot_signal_stage3_e3,
      I2 => \^sprite_y_reg[14]_0\,
      O => \sprite_y[7]_i_9__7_n_0\
    );
\sprite_y_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__7_n_7\,
      Q => \^sprite_y_reg[0]_0\,
      R => \sprite_y[15]_i_1__7_n_0\
    );
\sprite_y_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__7_n_5\,
      Q => \^sprite_y_reg[10]_0\,
      R => \sprite_y[15]_i_1__7_n_0\
    );
\sprite_y_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__7_n_4\,
      Q => \^sprite_y_reg[11]_0\,
      R => \sprite_y[15]_i_1__7_n_0\
    );
\sprite_y_reg[11]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[6]_i_1__7_n_0\,
      CO(3) => \sprite_y_reg[11]_i_1__7_n_0\,
      CO(2) => \sprite_y_reg[11]_i_1__7_n_1\,
      CO(1) => \sprite_y_reg[11]_i_1__7_n_2\,
      CO(0) => \sprite_y_reg[11]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sprite_y_reg[11]_i_1__7_n_4\,
      O(2) => \sprite_y_reg[11]_i_1__7_n_5\,
      O(1) => \sprite_y_reg[11]_i_1__7_n_6\,
      O(0) => \sprite_y_reg[11]_i_1__7_n_7\,
      S(3) => \sprite_y[11]_i_2__7_n_0\,
      S(2) => \sprite_y[11]_i_3__7_n_0\,
      S(1) => \sprite_y[11]_i_4__7_n_0\,
      S(0) => \sprite_y[11]_i_5__7_n_0\
    );
\sprite_y_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__7_n_7\,
      Q => \^sprite_y_reg[12]_0\,
      R => \sprite_y[15]_i_1__7_n_0\
    );
\sprite_y_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__7_n_6\,
      Q => \^sprite_y_reg[13]_0\,
      R => \sprite_y[15]_i_1__7_n_0\
    );
\sprite_y_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__7_n_5\,
      Q => \^sprite_y_reg[14]_0\,
      R => \sprite_y[15]_i_1__7_n_0\
    );
\sprite_y_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__7_n_4\,
      Q => \^sprite_y_reg[15]_0\,
      R => \sprite_y[15]_i_1__7_n_0\
    );
\sprite_y_reg[15]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[11]_i_1__7_n_0\,
      CO(3) => \NLW_sprite_y_reg[15]_i_2__7_CO_UNCONNECTED\(3),
      CO(2) => \sprite_y_reg[15]_i_2__7_n_1\,
      CO(1) => \sprite_y_reg[15]_i_2__7_n_2\,
      CO(0) => \sprite_y_reg[15]_i_2__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sprite_y_reg[15]_i_2__7_n_4\,
      O(2) => \sprite_y_reg[15]_i_2__7_n_5\,
      O(1) => \sprite_y_reg[15]_i_2__7_n_6\,
      O(0) => \sprite_y_reg[15]_i_2__7_n_7\,
      S(3) => \sprite_y[15]_i_3__7_n_0\,
      S(2) => \sprite_y[15]_i_4__7_n_0\,
      S(1) => \sprite_y[15]_i_5__7_n_0\,
      S(0) => \sprite_y[15]_i_6__7_n_0\
    );
\sprite_y_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__7_n_6\,
      Q => \^sprite_y_reg[1]_0\,
      R => \sprite_y[15]_i_1__7_n_0\
    );
\sprite_y_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__7_n_5\,
      Q => \^sprite_y_reg[2]_0\,
      R => \sprite_y[15]_i_1__7_n_0\
    );
\sprite_y_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__7_n_4\,
      Q => \^sprite_y_reg[3]_0\,
      R => \sprite_y[15]_i_1__7_n_0\
    );
\sprite_y_reg[3]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_reg[3]_i_1__7_n_0\,
      CO(2) => \sprite_y_reg[3]_i_1__7_n_1\,
      CO(1) => \sprite_y_reg[3]_i_1__7_n_2\,
      CO(0) => \sprite_y_reg[3]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sprite_y[3]_i_2__7_n_0\,
      DI(0) => '0',
      O(3) => \sprite_y_reg[3]_i_1__7_n_4\,
      O(2) => \sprite_y_reg[3]_i_1__7_n_5\,
      O(1) => \sprite_y_reg[3]_i_1__7_n_6\,
      O(0) => \sprite_y_reg[3]_i_1__7_n_7\,
      S(3) => \sprite_y[3]_i_3__7_n_0\,
      S(2) => \sprite_y[3]_i_4__7_n_0\,
      S(1) => S(0),
      S(0) => \sprite_y[3]_i_6__7_n_0\
    );
\sprite_y_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y[4]_i_1__7_n_0\,
      Q => \^sprite_y_reg[7]_0\(0),
      R => '0'
    );
\sprite_y_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[6]_i_1__7_n_6\,
      Q => \^sprite_y_reg[5]_0\,
      R => \sprite_y[15]_i_1__7_n_0\
    );
\sprite_y_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[6]_i_1__7_n_5\,
      Q => \^sprite_y_reg[6]_1\,
      R => \sprite_y[15]_i_1__7_n_0\
    );
\sprite_y_reg[6]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_1__7_n_0\,
      CO(3) => \sprite_y_reg[6]_i_1__7_n_0\,
      CO(2) => \sprite_y_reg[6]_i_1__7_n_1\,
      CO(1) => \sprite_y_reg[6]_i_1__7_n_2\,
      CO(0) => \sprite_y_reg[6]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sprite_y_reg[6]_i_1__7_n_4\,
      O(2) => \sprite_y_reg[6]_i_1__7_n_5\,
      O(1) => \sprite_y_reg[6]_i_1__7_n_6\,
      O(0) => \sprite_y_reg[6]_i_1__7_n_7\,
      S(3) => \sprite_y[6]_i_2__7_n_0\,
      S(2) => \sprite_y[6]_i_3__7_n_0\,
      S(1) => \sprite_y[6]_i_4__7_n_0\,
      S(0) => \sprite_y[6]_i_5__7_n_0\
    );
\sprite_y_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y[7]_i_1__7_n_0\,
      Q => \^sprite_y_reg[7]_0\(1),
      R => '0'
    );
\sprite_y_reg[7]_i_5__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[7]_i_8__7_n_0\,
      CO(3) => sprite_y20_in,
      CO(2) => \sprite_y_reg[7]_i_5__7_n_1\,
      CO(1) => \sprite_y_reg[7]_i_5__7_n_2\,
      CO(0) => \sprite_y_reg[7]_i_5__7_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[7]_i_9__7_n_0\,
      DI(2) => \sprite_y[7]_i_10__7_n_0\,
      DI(1) => \sprite_y[7]_i_11__7_n_0\,
      DI(0) => \sprite_y[7]_i_12__7_n_0\,
      O(3 downto 0) => \NLW_sprite_y_reg[7]_i_5__7_O_UNCONNECTED\(3 downto 0),
      S(3) => \sprite_y[7]_i_13__7_n_0\,
      S(2) => \sprite_y[7]_i_14__7_n_0\,
      S(1) => \sprite_y[7]_i_15__7_n_0\,
      S(0) => \sprite_y[7]_i_16__7_n_0\
    );
\sprite_y_reg[7]_i_8__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_reg[7]_i_8__7_n_0\,
      CO(2) => \sprite_y_reg[7]_i_8__7_n_1\,
      CO(1) => \sprite_y_reg[7]_i_8__7_n_2\,
      CO(0) => \sprite_y_reg[7]_i_8__7_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[7]_i_18__7_n_0\,
      DI(2) => \sprite_y[7]_i_19__7_n_0\,
      DI(1) => \sprite_y[7]_i_20__7_n_0\,
      DI(0) => \sprite_y[7]_i_21__7_n_0\,
      O(3 downto 0) => \NLW_sprite_y_reg[7]_i_8__7_O_UNCONNECTED\(3 downto 0),
      S(3) => \sprite_y[7]_i_22__7_n_0\,
      S(2) => \sprite_y[7]_i_23__7_n_0\,
      S(1) => \sprite_y[7]_i_24__7_n_0\,
      S(0) => \sprite_y[7]_i_25__7_n_0\
    );
\sprite_y_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__7_n_7\,
      Q => \^sprite_y_reg[8]_0\,
      R => \sprite_y[15]_i_1__7_n_0\
    );
\sprite_y_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__7_n_6\,
      Q => \^sprite_y_reg[9]_0\,
      R => \sprite_y[15]_i_1__7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_7 is
  port (
    finish_22 : out STD_LOGIC;
    \sprite_y_reg[1]_0\ : out STD_LOGIC;
    \sprite_y_reg[0]_0\ : out STD_LOGIC;
    \sprite_y_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_reg[6]_1\ : out STD_LOGIC;
    \sprite_y_reg[5]_0\ : out STD_LOGIC;
    \sprite_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_x_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[9]_0\ : out STD_LOGIC;
    \sprite_y_reg[8]_0\ : out STD_LOGIC;
    \sprite_y_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y_reg[2]_0\ : out STD_LOGIC;
    \sprite_y_reg[3]_0\ : out STD_LOGIC;
    \sprite_y_reg[14]_0\ : out STD_LOGIC;
    \sprite_y_reg[15]_0\ : out STD_LOGIC;
    \sprite_y_reg[12]_0\ : out STD_LOGIC;
    \sprite_y_reg[13]_0\ : out STD_LOGIC;
    \sprite_y_reg[10]_0\ : out STD_LOGIC;
    \sprite_y_reg[11]_0\ : out STD_LOGIC;
    \sprite_y_reg[6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[14]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sx_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[10]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[14]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    life_control4101_in : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    v_sync : in STD_LOGIC;
    shoot_signal_stage3_e5 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \bias_reg[3]_i_1961_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[3]_i_3210\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1963\ : in STD_LOGIC;
    \bias_reg[3]_i_1974\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2634_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2634_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1961_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1204_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_679\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \life_control_reg[2]_i_93_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \life_control_reg[2]_i_43_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shoot_x : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \sprite_x_reg[4]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_7 : entity is "sprite_compositor_e_projectile";
end design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_7;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_7 is
  signal \bias[3]_i_2639_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2640_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2641_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2642_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3010_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3011_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3012_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3013_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3214_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3215_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3216_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3217_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1961_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1961_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1961_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1961_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2634_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2634_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2634_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2634_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_3005_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_3005_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_3005_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_3005_n_3\ : STD_LOGIC;
  signal \life_control[2]_i_100_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_101_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_188_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_189_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_192_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_193_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_41_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_42_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_92_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_94_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_95_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_96_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_97_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_98_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_99_n_0\ : STD_LOGIC;
  signal \life_control_reg[2]_i_43_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_43_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_43_n_3\ : STD_LOGIC;
  signal \life_control_reg[2]_i_93_n_0\ : STD_LOGIC;
  signal \life_control_reg[2]_i_93_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_93_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_93_n_3\ : STD_LOGIC;
  signal sprite_x0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \sprite_x_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sprite_x_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal sprite_y20_in : STD_LOGIC;
  signal \sprite_y[11]_i_2__8_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_3__8_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_4__8_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_5__8_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_1__8_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_3__8_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_4__8_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_5__8_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_6__8_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_2__8_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_3__8_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_4__8_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_6__8_n_0\ : STD_LOGIC;
  signal \sprite_y[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_2__8_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_3__8_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_4__8_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_5__8_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_10__8_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_11__8_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_12__8_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_13__8_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_14__8_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_15__8_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_16__8_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_17__8_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_18__8_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_19__8_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_1__8_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_20__8_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_21__8_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_22__8_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_23__8_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_24__8_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_25__8_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_2__8_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_3__8_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_4__8_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_6__8_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_7__8_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_9__8_n_0\ : STD_LOGIC;
  signal \^sprite_y_reg[0]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[10]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[11]_0\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__8_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__8_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__8_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__8_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__8_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__8_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__8_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__8_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[12]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[13]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[14]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[15]_0\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__8_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__8_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__8_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__8_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__8_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__8_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__8_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[1]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[2]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[3]_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__8_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__8_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__8_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__8_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__8_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__8_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__8_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[5]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[6]_1\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__8_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__8_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__8_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__8_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__8_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__8_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__8_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__8_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[7]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sprite_y_reg[7]_i_5__8_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_5__8_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_5__8_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__8_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__8_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__8_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__8_n_3\ : STD_LOGIC;
  signal \^sprite_y_reg[8]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[9]_0\ : STD_LOGIC;
  signal \NLW_bias_reg[3]_i_1204_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_1204_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_1961_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2634_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_3005_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_93_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_x_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sprite_x_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_y_reg[15]_i_2__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_y_reg[7]_i_5__8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_y_reg[7]_i_8__8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \life_control[2]_i_41\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \life_control[2]_i_92\ : label is "soft_lutpair169";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_43\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_93\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sprite_x_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \sprite_y[7]_i_17__8\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sprite_y[7]_i_3__8\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sprite_y[7]_i_4__8\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sprite_y[7]_i_6__8\ : label is "soft_lutpair170";
  attribute ADDER_THRESHOLD of \sprite_y_reg[11]_i_1__8\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[15]_i_2__8\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[3]_i_1__8\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[6]_i_1__8\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \sprite_y_reg[7]_i_5__8\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \sprite_y_reg[7]_i_8__8\ : label is 11;
begin
  \sprite_x_reg[15]_0\(15 downto 0) <= \^sprite_x_reg[15]_0\(15 downto 0);
  \sprite_y_reg[0]_0\ <= \^sprite_y_reg[0]_0\;
  \sprite_y_reg[10]_0\ <= \^sprite_y_reg[10]_0\;
  \sprite_y_reg[11]_0\ <= \^sprite_y_reg[11]_0\;
  \sprite_y_reg[12]_0\ <= \^sprite_y_reg[12]_0\;
  \sprite_y_reg[13]_0\ <= \^sprite_y_reg[13]_0\;
  \sprite_y_reg[14]_0\ <= \^sprite_y_reg[14]_0\;
  \sprite_y_reg[15]_0\ <= \^sprite_y_reg[15]_0\;
  \sprite_y_reg[1]_0\ <= \^sprite_y_reg[1]_0\;
  \sprite_y_reg[2]_0\ <= \^sprite_y_reg[2]_0\;
  \sprite_y_reg[3]_0\ <= \^sprite_y_reg[3]_0\;
  \sprite_y_reg[5]_0\ <= \^sprite_y_reg[5]_0\;
  \sprite_y_reg[6]_1\ <= \^sprite_y_reg[6]_1\;
  \sprite_y_reg[7]_0\(1 downto 0) <= \^sprite_y_reg[7]_0\(1 downto 0);
  \sprite_y_reg[8]_0\ <= \^sprite_y_reg[8]_0\;
  \sprite_y_reg[9]_0\ <= \^sprite_y_reg[9]_0\;
\bias[3]_i_1968\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => Q(13),
      I2 => \^sprite_y_reg[15]_0\,
      I3 => Q(14),
      O => \sprite_y_reg[14]_1\(3)
    );
\bias[3]_i_1969\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => Q(11),
      I2 => \^sprite_y_reg[13]_0\,
      I3 => Q(12),
      O => \sprite_y_reg[14]_1\(2)
    );
\bias[3]_i_1970\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => Q(9),
      I2 => \^sprite_y_reg[11]_0\,
      I3 => Q(10),
      O => \sprite_y_reg[14]_1\(1)
    );
\bias[3]_i_1971\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => Q(7),
      I2 => \^sprite_y_reg[9]_0\,
      I3 => Q(8),
      O => \sprite_y_reg[14]_1\(0)
    );
\bias[3]_i_1979\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_1961_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => \bias_reg[3]_i_1961_0\(15),
      O => \sprite_x_reg[14]_0\(3)
    );
\bias[3]_i_1980\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_1961_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => \bias_reg[3]_i_1961_0\(13),
      O => \sprite_x_reg[14]_0\(2)
    );
\bias[3]_i_1981\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_1961_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \bias_reg[3]_i_1961_0\(11),
      O => \sprite_x_reg[14]_0\(1)
    );
\bias[3]_i_1982\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_1961_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \bias_reg[3]_i_1961_0\(9),
      O => \sprite_x_reg[14]_0\(0)
    );
\bias[3]_i_2639\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_1961_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => \bias_reg[3]_i_1961_0\(15),
      O => \bias[3]_i_2639_n_0\
    );
\bias[3]_i_2640\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1961_0\(13),
      I2 => \^sprite_x_reg[15]_0\(14),
      I3 => \bias_reg[3]_i_1961_0\(14),
      O => \bias[3]_i_2640_n_0\
    );
\bias[3]_i_2641\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_1961_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => \bias_reg[3]_i_1961_0\(13),
      O => \bias[3]_i_2641_n_0\
    );
\bias[3]_i_2642\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1961_0\(11),
      I2 => \^sprite_x_reg[15]_0\(12),
      I3 => \bias_reg[3]_i_1961_0\(12),
      O => \bias[3]_i_2642_n_0\
    );
\bias[3]_i_2644\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(0),
      I1 => Q(3),
      I2 => \^sprite_y_reg[5]_0\,
      I3 => Q(4),
      O => \sprite_y_reg[4]_0\(2)
    );
\bias[3]_i_2645\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_y_reg[3]_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^sprite_y_reg[2]_0\,
      O => \sprite_y_reg[4]_0\(1)
    );
\bias[3]_i_2646\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => \bias_reg[3]_i_1963\,
      I2 => Q(0),
      I3 => \^sprite_y_reg[0]_0\,
      O => \sprite_y_reg[4]_0\(0)
    );
\bias[3]_i_2647\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => Q(5),
      I2 => \^sprite_y_reg[7]_0\(1),
      I3 => Q(6),
      O => \sprite_y_reg[6]_2\(0)
    );
\bias[3]_i_2656\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => Q(13),
      I2 => \^sprite_y_reg[15]_0\,
      I3 => Q(14),
      O => \sprite_y_reg[14]_2\(3)
    );
\bias[3]_i_2657\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => Q(12),
      I2 => \^sprite_y_reg[14]_0\,
      I3 => Q(13),
      O => \sprite_y_reg[14]_2\(2)
    );
\bias[3]_i_2658\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => Q(11),
      I2 => \^sprite_y_reg[13]_0\,
      I3 => Q(12),
      O => \sprite_y_reg[14]_2\(1)
    );
\bias[3]_i_2659\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => Q(10),
      I2 => \^sprite_y_reg[12]_0\,
      I3 => Q(11),
      O => \sprite_y_reg[14]_2\(0)
    );
\bias[3]_i_2661\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \bias_reg[3]_i_1961_0\(4),
      I2 => \bias_reg[3]_i_1961_0\(5),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \sprite_x_reg[4]_0\(0)
    );
\bias[3]_i_2664\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \bias_reg[3]_i_1961_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \bias_reg[3]_i_1961_0\(7),
      O => \sprite_x_reg[6]_0\(2)
    );
\bias[3]_i_2666\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_1961_0\(3),
      I2 => \^sprite_x_reg[15]_0\(2),
      I3 => \bias_reg[3]_i_1961_0\(2),
      O => \sprite_x_reg[6]_0\(1)
    );
\bias[3]_i_2667\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1961_0\(1),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \bias_reg[3]_i_1974\,
      O => \sprite_x_reg[6]_0\(0)
    );
\bias[3]_i_3010\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_1961_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \bias_reg[3]_i_1961_0\(11),
      O => \bias[3]_i_3010_n_0\
    );
\bias[3]_i_3011\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1961_0\(9),
      I2 => \^sprite_x_reg[15]_0\(10),
      I3 => \bias_reg[3]_i_1961_0\(10),
      O => \bias[3]_i_3011_n_0\
    );
\bias[3]_i_3012\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_1961_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \bias_reg[3]_i_1961_0\(9),
      O => \bias[3]_i_3012_n_0\
    );
\bias[3]_i_3013\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1961_0\(7),
      I2 => \^sprite_x_reg[15]_0\(8),
      I3 => \bias_reg[3]_i_1961_0\(8),
      O => \bias[3]_i_3013_n_0\
    );
\bias[3]_i_3019\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => Q(9),
      I2 => \^sprite_y_reg[11]_0\,
      I3 => Q(10),
      O => \sprite_y_reg[10]_1\(3)
    );
\bias[3]_i_3020\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => Q(8),
      I2 => \^sprite_y_reg[10]_0\,
      I3 => Q(9),
      O => \sprite_y_reg[10]_1\(2)
    );
\bias[3]_i_3021\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => Q(7),
      I2 => \^sprite_y_reg[9]_0\,
      I3 => Q(8),
      O => \sprite_y_reg[10]_1\(1)
    );
\bias[3]_i_3022\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => Q(6),
      I2 => \^sprite_y_reg[8]_0\,
      I3 => Q(7),
      O => \sprite_y_reg[10]_1\(0)
    );
\bias[3]_i_3214\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \bias_reg[3]_i_1961_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \bias_reg[3]_i_1961_0\(7),
      O => \bias[3]_i_3214_n_0\
    );
\bias[3]_i_3215\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1961_0\(5),
      I2 => \^sprite_x_reg[15]_0\(6),
      I3 => \bias_reg[3]_i_1961_0\(6),
      O => \bias[3]_i_3215_n_0\
    );
\bias[3]_i_3216\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1961_0\(5),
      I2 => \^sprite_x_reg[15]_0\(4),
      O => \bias[3]_i_3216_n_0\
    );
\bias[3]_i_3217\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \bias_reg[3]_i_1961_0\(4),
      O => \bias[3]_i_3217_n_0\
    );
\bias[3]_i_3221\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => Q(5),
      I2 => \^sprite_y_reg[7]_0\(1),
      I3 => Q(6),
      O => \sprite_y_reg[6]_0\(2)
    );
\bias[3]_i_3222\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => Q(5),
      I2 => \^sprite_y_reg[5]_0\,
      O => \sprite_y_reg[6]_0\(1)
    );
\bias[3]_i_3223\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => Q(4),
      O => \sprite_y_reg[6]_0\(0)
    );
\bias[3]_i_3303\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_3210\(0),
      O => \sprite_x_reg[3]_0\(3)
    );
\bias[3]_i_3304\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_1961_0\(2),
      O => \sprite_x_reg[3]_0\(2)
    );
\bias[3]_i_3305\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1961_0\(1),
      O => \sprite_x_reg[3]_0\(1)
    );
\bias[3]_i_3306\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \bias_reg[3]_i_1961_0\(0),
      O => \sprite_x_reg[3]_0\(0)
    );
\bias_reg[3]_i_1204\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1961_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_1204_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_sx_reg[15]\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bias_reg[3]_i_1204_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_679\(0)
    );
\bias_reg[3]_i_1961\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2634_n_0\,
      CO(3) => \bias_reg[3]_i_1961_n_0\,
      CO(2) => \bias_reg[3]_i_1961_n_1\,
      CO(1) => \bias_reg[3]_i_1961_n_2\,
      CO(0) => \bias_reg[3]_i_1961_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bias_reg[3]_i_1204_0\(3 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1961_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2639_n_0\,
      S(2) => \bias[3]_i_2640_n_0\,
      S(1) => \bias[3]_i_2641_n_0\,
      S(0) => \bias[3]_i_2642_n_0\
    );
\bias_reg[3]_i_2634\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_3005_n_0\,
      CO(3) => \bias_reg[3]_i_2634_n_0\,
      CO(2) => \bias_reg[3]_i_2634_n_1\,
      CO(1) => \bias_reg[3]_i_2634_n_2\,
      CO(0) => \bias_reg[3]_i_2634_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bias_reg[3]_i_1961_1\(3 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2634_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3010_n_0\,
      S(2) => \bias[3]_i_3011_n_0\,
      S(1) => \bias[3]_i_3012_n_0\,
      S(0) => \bias[3]_i_3013_n_0\
    );
\bias_reg[3]_i_3005\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2634_0\(0),
      CO(3) => \bias_reg[3]_i_3005_n_0\,
      CO(2) => \bias_reg[3]_i_3005_n_1\,
      CO(1) => \bias_reg[3]_i_3005_n_2\,
      CO(0) => \bias_reg[3]_i_3005_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \bias_reg[3]_i_2634_1\(2 downto 0),
      DI(0) => \^sprite_x_reg[15]_0\(4),
      O(3 downto 0) => \NLW_bias_reg[3]_i_3005_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3214_n_0\,
      S(2) => \bias[3]_i_3215_n_0\,
      S(1) => \bias[3]_i_3216_n_0\,
      S(0) => \bias[3]_i_3217_n_0\
    );
finish_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y[15]_i_1__8_n_0\,
      Q => finish_22,
      R => '0'
    );
\life_control[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \life_control[2]_i_41_n_0\,
      I1 => \^sprite_y_reg[15]_0\,
      I2 => \^sprite_y_reg[14]_0\,
      I3 => \^sprite_y_reg[12]_0\,
      I4 => \^sprite_y_reg[13]_0\,
      I5 => \life_control[2]_i_42_n_0\,
      O => life_control4101_in
    );
\life_control[2]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => p_0_in(6),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \life_control[2]_i_100_n_0\
    );
\life_control[2]_i_101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \^sprite_x_reg[15]_0\(8),
      I2 => p_0_in(4),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \life_control[2]_i_101_n_0\
    );
\life_control[2]_i_188\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \^sprite_x_reg[15]_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => p_0_in(2),
      O => \life_control[2]_i_188_n_0\
    );
\life_control[2]_i_189\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \life_control_reg[2]_i_93_0\(0),
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => p_0_in(0),
      O => \life_control[2]_i_189_n_0\
    );
\life_control[2]_i_192\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \^sprite_x_reg[15]_0\(6),
      I2 => p_0_in(2),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \life_control[2]_i_192_n_0\
    );
\life_control[2]_i_193\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \life_control_reg[2]_i_93_0\(0),
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => p_0_in(0),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \life_control[2]_i_193_n_0\
    );
\life_control[2]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => \^sprite_y_reg[11]_0\,
      I2 => \^sprite_y_reg[8]_0\,
      I3 => \^sprite_y_reg[6]_1\,
      O => \life_control[2]_i_41_n_0\
    );
\life_control[2]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => \^sprite_y_reg[7]_0\(0),
      I2 => \^sprite_y_reg[7]_0\(1),
      I3 => \^sprite_y_reg[9]_0\,
      I4 => \life_control[2]_i_92_n_0\,
      O => \life_control[2]_i_42_n_0\
    );
\life_control[2]_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => \^sprite_y_reg[3]_0\,
      I2 => \^sprite_y_reg[0]_0\,
      I3 => \^sprite_y_reg[1]_0\,
      O => \life_control[2]_i_92_n_0\
    );
\life_control[2]_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(9),
      I1 => \^sprite_x_reg[15]_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => p_0_in(10),
      O => \life_control[2]_i_94_n_0\
    );
\life_control[2]_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(7),
      I1 => \^sprite_x_reg[15]_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => p_0_in(8),
      O => \life_control[2]_i_95_n_0\
    );
\life_control[2]_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => p_0_in(6),
      O => \life_control[2]_i_96_n_0\
    );
\life_control[2]_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \^sprite_x_reg[15]_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => p_0_in(4),
      O => \life_control[2]_i_97_n_0\
    );
\life_control[2]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(9),
      I1 => \^sprite_x_reg[15]_0\(14),
      I2 => p_0_in(10),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \life_control[2]_i_98_n_0\
    );
\life_control[2]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(7),
      I1 => \^sprite_x_reg[15]_0\(12),
      I2 => p_0_in(8),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \life_control[2]_i_99_n_0\
    );
\life_control_reg[2]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \life_control_reg[2]_i_93_n_0\,
      CO(3) => CO(0),
      CO(2) => \life_control_reg[2]_i_43_n_1\,
      CO(1) => \life_control_reg[2]_i_43_n_2\,
      CO(0) => \life_control_reg[2]_i_43_n_3\,
      CYINIT => '0',
      DI(3) => \life_control[2]_i_94_n_0\,
      DI(2) => \life_control[2]_i_95_n_0\,
      DI(1) => \life_control[2]_i_96_n_0\,
      DI(0) => \life_control[2]_i_97_n_0\,
      O(3 downto 0) => \NLW_life_control_reg[2]_i_43_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_98_n_0\,
      S(2) => \life_control[2]_i_99_n_0\,
      S(1) => \life_control[2]_i_100_n_0\,
      S(0) => \life_control[2]_i_101_n_0\
    );
\life_control_reg[2]_i_93\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \life_control_reg[2]_i_93_n_0\,
      CO(2) => \life_control_reg[2]_i_93_n_1\,
      CO(1) => \life_control_reg[2]_i_93_n_2\,
      CO(0) => \life_control_reg[2]_i_93_n_3\,
      CYINIT => '0',
      DI(3) => \life_control[2]_i_188_n_0\,
      DI(2) => \life_control[2]_i_189_n_0\,
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => \NLW_life_control_reg[2]_i_93_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_192_n_0\,
      S(2) => \life_control[2]_i_193_n_0\,
      S(1 downto 0) => \life_control_reg[2]_i_43_0\(1 downto 0)
    );
\sprite_x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__8_n_0\,
      D => D(0),
      Q => \^sprite_x_reg[15]_0\(0),
      R => '0'
    );
\sprite_x_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__8_n_0\,
      D => sprite_x0(10),
      Q => \^sprite_x_reg[15]_0\(10),
      R => '0'
    );
\sprite_x_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__8_n_0\,
      D => sprite_x0(11),
      Q => \^sprite_x_reg[15]_0\(11),
      R => '0'
    );
\sprite_x_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__8_n_0\,
      D => sprite_x0(12),
      Q => \^sprite_x_reg[15]_0\(12),
      R => '0'
    );
\sprite_x_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[8]_i_1_n_0\,
      CO(3) => \sprite_x_reg[12]_i_1_n_0\,
      CO(2) => \sprite_x_reg[12]_i_1_n_1\,
      CO(1) => \sprite_x_reg[12]_i_1_n_2\,
      CO(0) => \sprite_x_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sprite_x0(12 downto 9),
      S(3 downto 0) => shoot_x(11 downto 8)
    );
\sprite_x_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__8_n_0\,
      D => sprite_x0(13),
      Q => \^sprite_x_reg[15]_0\(13),
      R => '0'
    );
\sprite_x_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__8_n_0\,
      D => sprite_x0(14),
      Q => \^sprite_x_reg[15]_0\(14),
      R => '0'
    );
\sprite_x_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__8_n_0\,
      D => sprite_x0(15),
      Q => \^sprite_x_reg[15]_0\(15),
      R => '0'
    );
\sprite_x_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sprite_x_reg[15]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sprite_x_reg[15]_i_1_n_2\,
      CO(0) => \sprite_x_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sprite_x_reg[15]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => sprite_x0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => shoot_x(14 downto 12)
    );
\sprite_x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__8_n_0\,
      D => sprite_x0(1),
      Q => \^sprite_x_reg[15]_0\(1),
      R => '0'
    );
\sprite_x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__8_n_0\,
      D => sprite_x0(2),
      Q => \^sprite_x_reg[15]_0\(2),
      R => '0'
    );
\sprite_x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__8_n_0\,
      D => sprite_x0(3),
      Q => \^sprite_x_reg[15]_0\(3),
      R => '0'
    );
\sprite_x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__8_n_0\,
      D => sprite_x0(4),
      Q => \^sprite_x_reg[15]_0\(4),
      R => '0'
    );
\sprite_x_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[4]_i_1_n_0\,
      CO(2) => \sprite_x_reg[4]_i_1_n_1\,
      CO(1) => \sprite_x_reg[4]_i_1_n_2\,
      CO(0) => \sprite_x_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => shoot_x(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => sprite_x0(4 downto 1),
      S(3 downto 1) => \sprite_x_reg[4]_1\(2 downto 0),
      S(0) => shoot_x(0)
    );
\sprite_x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__8_n_0\,
      D => sprite_x0(5),
      Q => \^sprite_x_reg[15]_0\(5),
      R => '0'
    );
\sprite_x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__8_n_0\,
      D => sprite_x0(6),
      Q => \^sprite_x_reg[15]_0\(6),
      R => '0'
    );
\sprite_x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__8_n_0\,
      D => sprite_x0(7),
      Q => \^sprite_x_reg[15]_0\(7),
      R => '0'
    );
\sprite_x_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__8_n_0\,
      D => sprite_x0(8),
      Q => \^sprite_x_reg[15]_0\(8),
      R => '0'
    );
\sprite_x_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[4]_i_1_n_0\,
      CO(3) => \sprite_x_reg[8]_i_1_n_0\,
      CO(2) => \sprite_x_reg[8]_i_1_n_1\,
      CO(1) => \sprite_x_reg[8]_i_1_n_2\,
      CO(0) => \sprite_x_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sprite_x0(8 downto 5),
      S(3 downto 0) => shoot_x(7 downto 4)
    );
\sprite_x_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__8_n_0\,
      D => sprite_x0(9),
      Q => \^sprite_x_reg[15]_0\(9),
      R => '0'
    );
\sprite_y[11]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => shoot_signal_stage3_e5,
      O => \sprite_y[11]_i_2__8_n_0\
    );
\sprite_y[11]_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => shoot_signal_stage3_e5,
      O => \sprite_y[11]_i_3__8_n_0\
    );
\sprite_y[11]_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => shoot_signal_stage3_e5,
      O => \sprite_y[11]_i_4__8_n_0\
    );
\sprite_y[11]_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => shoot_signal_stage3_e5,
      O => \sprite_y[11]_i_5__8_n_0\
    );
\sprite_y[15]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \sprite_y[7]_i_2__8_n_0\,
      I1 => \sprite_y[7]_i_3__8_n_0\,
      I2 => \sprite_y[7]_i_4__8_n_0\,
      I3 => sprite_y20_in,
      I4 => \sprite_y[7]_i_6__8_n_0\,
      O => \sprite_y[15]_i_1__8_n_0\
    );
\sprite_y[15]_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[15]_0\,
      I1 => shoot_signal_stage3_e5,
      O => \sprite_y[15]_i_3__8_n_0\
    );
\sprite_y[15]_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => shoot_signal_stage3_e5,
      O => \sprite_y[15]_i_4__8_n_0\
    );
\sprite_y[15]_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => shoot_signal_stage3_e5,
      O => \sprite_y[15]_i_5__8_n_0\
    );
\sprite_y[15]_i_6__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => shoot_signal_stage3_e5,
      O => \sprite_y[15]_i_6__8_n_0\
    );
\sprite_y[3]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => shoot_signal_stage3_e5,
      O => \sprite_y[3]_i_2__8_n_0\
    );
\sprite_y[3]_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[3]_0\,
      I1 => shoot_signal_stage3_e5,
      O => \sprite_y[3]_i_3__8_n_0\
    );
\sprite_y[3]_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => shoot_signal_stage3_e5,
      O => \sprite_y[3]_i_4__8_n_0\
    );
\sprite_y[3]_i_6__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sprite_y_reg[0]_0\,
      I1 => shoot_signal_stage3_e5,
      O => \sprite_y[3]_i_6__8_n_0\
    );
\sprite_y[4]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \sprite_y[7]_i_2__8_n_0\,
      I1 => \sprite_y[7]_i_3__8_n_0\,
      I2 => \sprite_y[7]_i_4__8_n_0\,
      I3 => sprite_y20_in,
      I4 => \sprite_y[7]_i_6__8_n_0\,
      I5 => \sprite_y_reg[6]_i_1__8_n_7\,
      O => \sprite_y[4]_i_1__8_n_0\
    );
\sprite_y[6]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => shoot_signal_stage3_e5,
      O => \sprite_y[6]_i_2__8_n_0\
    );
\sprite_y[6]_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => shoot_signal_stage3_e5,
      O => \sprite_y[6]_i_3__8_n_0\
    );
\sprite_y[6]_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => shoot_signal_stage3_e5,
      O => \sprite_y[6]_i_4__8_n_0\
    );
\sprite_y[6]_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(0),
      I1 => shoot_signal_stage3_e5,
      O => \sprite_y[6]_i_5__8_n_0\
    );
\sprite_y[7]_i_10__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => shoot_signal_stage3_e5,
      I2 => \^sprite_y_reg[12]_0\,
      O => \sprite_y[7]_i_10__8_n_0\
    );
\sprite_y[7]_i_11__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => shoot_signal_stage3_e5,
      I2 => \^sprite_y_reg[10]_0\,
      O => \sprite_y[7]_i_11__8_n_0\
    );
\sprite_y[7]_i_12__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => shoot_signal_stage3_e5,
      I2 => \^sprite_y_reg[9]_0\,
      O => \sprite_y[7]_i_12__8_n_0\
    );
\sprite_y[7]_i_13__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => shoot_signal_stage3_e5,
      I2 => \^sprite_y_reg[15]_0\,
      O => \sprite_y[7]_i_13__8_n_0\
    );
\sprite_y[7]_i_14__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => shoot_signal_stage3_e5,
      I2 => \^sprite_y_reg[13]_0\,
      O => \sprite_y[7]_i_14__8_n_0\
    );
\sprite_y[7]_i_15__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => shoot_signal_stage3_e5,
      I2 => \^sprite_y_reg[11]_0\,
      O => \sprite_y[7]_i_15__8_n_0\
    );
\sprite_y[7]_i_16__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => shoot_signal_stage3_e5,
      I2 => \^sprite_y_reg[8]_0\,
      O => \sprite_y[7]_i_16__8_n_0\
    );
\sprite_y[7]_i_17__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => shoot_signal_stage3_e5,
      I2 => \^sprite_y_reg[0]_0\,
      O => \sprite_y[7]_i_17__8_n_0\
    );
\sprite_y[7]_i_18__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => \^sprite_y_reg[6]_1\,
      I2 => shoot_signal_stage3_e5,
      O => \sprite_y[7]_i_18__8_n_0\
    );
\sprite_y[7]_i_19__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => shoot_signal_stage3_e5,
      O => \sprite_y[7]_i_19__8_n_0\
    );
\sprite_y[7]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \sprite_y[7]_i_2__8_n_0\,
      I1 => \sprite_y[7]_i_3__8_n_0\,
      I2 => \sprite_y[7]_i_4__8_n_0\,
      I3 => sprite_y20_in,
      I4 => \sprite_y[7]_i_6__8_n_0\,
      I5 => \sprite_y_reg[6]_i_1__8_n_4\,
      O => \sprite_y[7]_i_1__8_n_0\
    );
\sprite_y[7]_i_20__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => shoot_signal_stage3_e5,
      I2 => \^sprite_y_reg[3]_0\,
      O => \sprite_y[7]_i_20__8_n_0\
    );
\sprite_y[7]_i_21__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^sprite_y_reg[0]_0\,
      I1 => shoot_signal_stage3_e5,
      I2 => \^sprite_y_reg[1]_0\,
      O => \sprite_y[7]_i_21__8_n_0\
    );
\sprite_y[7]_i_22__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => \^sprite_y_reg[6]_1\,
      I2 => shoot_signal_stage3_e5,
      O => \sprite_y[7]_i_22__8_n_0\
    );
\sprite_y[7]_i_23__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CE"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(0),
      I1 => shoot_signal_stage3_e5,
      I2 => \^sprite_y_reg[5]_0\,
      O => \sprite_y[7]_i_23__8_n_0\
    );
\sprite_y[7]_i_24__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[3]_0\,
      I1 => shoot_signal_stage3_e5,
      I2 => \^sprite_y_reg[2]_0\,
      O => \sprite_y[7]_i_24__8_n_0\
    );
\sprite_y[7]_i_25__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => shoot_signal_stage3_e5,
      I2 => \^sprite_y_reg[0]_0\,
      O => \sprite_y[7]_i_25__8_n_0\
    );
\sprite_y[7]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A080A080A0A0A08"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => \^sprite_y_reg[8]_0\,
      I2 => shoot_signal_stage3_e5,
      I3 => \^sprite_y_reg[7]_0\(1),
      I4 => \^sprite_y_reg[6]_1\,
      I5 => \sprite_y[7]_i_7__8_n_0\,
      O => \sprite_y[7]_i_2__8_n_0\
    );
\sprite_y[7]_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => shoot_signal_stage3_e5,
      I2 => \^sprite_y_reg[10]_0\,
      O => \sprite_y[7]_i_3__8_n_0\
    );
\sprite_y[7]_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => shoot_signal_stage3_e5,
      I2 => \^sprite_y_reg[12]_0\,
      O => \sprite_y[7]_i_4__8_n_0\
    );
\sprite_y[7]_i_6__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[15]_0\,
      I1 => shoot_signal_stage3_e5,
      I2 => \^sprite_y_reg[14]_0\,
      O => \sprite_y[7]_i_6__8_n_0\
    );
\sprite_y[7]_i_7__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000D"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => \sprite_y[7]_i_17__8_n_0\,
      I2 => \^sprite_y_reg[3]_0\,
      I3 => \^sprite_y_reg[5]_0\,
      I4 => \^sprite_y_reg[7]_0\(0),
      I5 => shoot_signal_stage3_e5,
      O => \sprite_y[7]_i_7__8_n_0\
    );
\sprite_y[7]_i_9__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[15]_0\,
      I1 => shoot_signal_stage3_e5,
      I2 => \^sprite_y_reg[14]_0\,
      O => \sprite_y[7]_i_9__8_n_0\
    );
\sprite_y_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__8_n_7\,
      Q => \^sprite_y_reg[0]_0\,
      R => \sprite_y[15]_i_1__8_n_0\
    );
\sprite_y_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__8_n_5\,
      Q => \^sprite_y_reg[10]_0\,
      R => \sprite_y[15]_i_1__8_n_0\
    );
\sprite_y_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__8_n_4\,
      Q => \^sprite_y_reg[11]_0\,
      R => \sprite_y[15]_i_1__8_n_0\
    );
\sprite_y_reg[11]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[6]_i_1__8_n_0\,
      CO(3) => \sprite_y_reg[11]_i_1__8_n_0\,
      CO(2) => \sprite_y_reg[11]_i_1__8_n_1\,
      CO(1) => \sprite_y_reg[11]_i_1__8_n_2\,
      CO(0) => \sprite_y_reg[11]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sprite_y_reg[11]_i_1__8_n_4\,
      O(2) => \sprite_y_reg[11]_i_1__8_n_5\,
      O(1) => \sprite_y_reg[11]_i_1__8_n_6\,
      O(0) => \sprite_y_reg[11]_i_1__8_n_7\,
      S(3) => \sprite_y[11]_i_2__8_n_0\,
      S(2) => \sprite_y[11]_i_3__8_n_0\,
      S(1) => \sprite_y[11]_i_4__8_n_0\,
      S(0) => \sprite_y[11]_i_5__8_n_0\
    );
\sprite_y_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__8_n_7\,
      Q => \^sprite_y_reg[12]_0\,
      R => \sprite_y[15]_i_1__8_n_0\
    );
\sprite_y_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__8_n_6\,
      Q => \^sprite_y_reg[13]_0\,
      R => \sprite_y[15]_i_1__8_n_0\
    );
\sprite_y_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__8_n_5\,
      Q => \^sprite_y_reg[14]_0\,
      R => \sprite_y[15]_i_1__8_n_0\
    );
\sprite_y_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__8_n_4\,
      Q => \^sprite_y_reg[15]_0\,
      R => \sprite_y[15]_i_1__8_n_0\
    );
\sprite_y_reg[15]_i_2__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[11]_i_1__8_n_0\,
      CO(3) => \NLW_sprite_y_reg[15]_i_2__8_CO_UNCONNECTED\(3),
      CO(2) => \sprite_y_reg[15]_i_2__8_n_1\,
      CO(1) => \sprite_y_reg[15]_i_2__8_n_2\,
      CO(0) => \sprite_y_reg[15]_i_2__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sprite_y_reg[15]_i_2__8_n_4\,
      O(2) => \sprite_y_reg[15]_i_2__8_n_5\,
      O(1) => \sprite_y_reg[15]_i_2__8_n_6\,
      O(0) => \sprite_y_reg[15]_i_2__8_n_7\,
      S(3) => \sprite_y[15]_i_3__8_n_0\,
      S(2) => \sprite_y[15]_i_4__8_n_0\,
      S(1) => \sprite_y[15]_i_5__8_n_0\,
      S(0) => \sprite_y[15]_i_6__8_n_0\
    );
\sprite_y_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__8_n_6\,
      Q => \^sprite_y_reg[1]_0\,
      R => \sprite_y[15]_i_1__8_n_0\
    );
\sprite_y_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__8_n_5\,
      Q => \^sprite_y_reg[2]_0\,
      R => \sprite_y[15]_i_1__8_n_0\
    );
\sprite_y_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__8_n_4\,
      Q => \^sprite_y_reg[3]_0\,
      R => \sprite_y[15]_i_1__8_n_0\
    );
\sprite_y_reg[3]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_reg[3]_i_1__8_n_0\,
      CO(2) => \sprite_y_reg[3]_i_1__8_n_1\,
      CO(1) => \sprite_y_reg[3]_i_1__8_n_2\,
      CO(0) => \sprite_y_reg[3]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sprite_y[3]_i_2__8_n_0\,
      DI(0) => '0',
      O(3) => \sprite_y_reg[3]_i_1__8_n_4\,
      O(2) => \sprite_y_reg[3]_i_1__8_n_5\,
      O(1) => \sprite_y_reg[3]_i_1__8_n_6\,
      O(0) => \sprite_y_reg[3]_i_1__8_n_7\,
      S(3) => \sprite_y[3]_i_3__8_n_0\,
      S(2) => \sprite_y[3]_i_4__8_n_0\,
      S(1) => S(0),
      S(0) => \sprite_y[3]_i_6__8_n_0\
    );
\sprite_y_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y[4]_i_1__8_n_0\,
      Q => \^sprite_y_reg[7]_0\(0),
      R => '0'
    );
\sprite_y_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[6]_i_1__8_n_6\,
      Q => \^sprite_y_reg[5]_0\,
      R => \sprite_y[15]_i_1__8_n_0\
    );
\sprite_y_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[6]_i_1__8_n_5\,
      Q => \^sprite_y_reg[6]_1\,
      R => \sprite_y[15]_i_1__8_n_0\
    );
\sprite_y_reg[6]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_1__8_n_0\,
      CO(3) => \sprite_y_reg[6]_i_1__8_n_0\,
      CO(2) => \sprite_y_reg[6]_i_1__8_n_1\,
      CO(1) => \sprite_y_reg[6]_i_1__8_n_2\,
      CO(0) => \sprite_y_reg[6]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sprite_y_reg[6]_i_1__8_n_4\,
      O(2) => \sprite_y_reg[6]_i_1__8_n_5\,
      O(1) => \sprite_y_reg[6]_i_1__8_n_6\,
      O(0) => \sprite_y_reg[6]_i_1__8_n_7\,
      S(3) => \sprite_y[6]_i_2__8_n_0\,
      S(2) => \sprite_y[6]_i_3__8_n_0\,
      S(1) => \sprite_y[6]_i_4__8_n_0\,
      S(0) => \sprite_y[6]_i_5__8_n_0\
    );
\sprite_y_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y[7]_i_1__8_n_0\,
      Q => \^sprite_y_reg[7]_0\(1),
      R => '0'
    );
\sprite_y_reg[7]_i_5__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[7]_i_8__8_n_0\,
      CO(3) => sprite_y20_in,
      CO(2) => \sprite_y_reg[7]_i_5__8_n_1\,
      CO(1) => \sprite_y_reg[7]_i_5__8_n_2\,
      CO(0) => \sprite_y_reg[7]_i_5__8_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[7]_i_9__8_n_0\,
      DI(2) => \sprite_y[7]_i_10__8_n_0\,
      DI(1) => \sprite_y[7]_i_11__8_n_0\,
      DI(0) => \sprite_y[7]_i_12__8_n_0\,
      O(3 downto 0) => \NLW_sprite_y_reg[7]_i_5__8_O_UNCONNECTED\(3 downto 0),
      S(3) => \sprite_y[7]_i_13__8_n_0\,
      S(2) => \sprite_y[7]_i_14__8_n_0\,
      S(1) => \sprite_y[7]_i_15__8_n_0\,
      S(0) => \sprite_y[7]_i_16__8_n_0\
    );
\sprite_y_reg[7]_i_8__8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_reg[7]_i_8__8_n_0\,
      CO(2) => \sprite_y_reg[7]_i_8__8_n_1\,
      CO(1) => \sprite_y_reg[7]_i_8__8_n_2\,
      CO(0) => \sprite_y_reg[7]_i_8__8_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[7]_i_18__8_n_0\,
      DI(2) => \sprite_y[7]_i_19__8_n_0\,
      DI(1) => \sprite_y[7]_i_20__8_n_0\,
      DI(0) => \sprite_y[7]_i_21__8_n_0\,
      O(3 downto 0) => \NLW_sprite_y_reg[7]_i_8__8_O_UNCONNECTED\(3 downto 0),
      S(3) => \sprite_y[7]_i_22__8_n_0\,
      S(2) => \sprite_y[7]_i_23__8_n_0\,
      S(1) => \sprite_y[7]_i_24__8_n_0\,
      S(0) => \sprite_y[7]_i_25__8_n_0\
    );
\sprite_y_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__8_n_7\,
      Q => \^sprite_y_reg[8]_0\,
      R => \sprite_y[15]_i_1__8_n_0\
    );
\sprite_y_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__8_n_6\,
      Q => \^sprite_y_reg[9]_0\,
      R => \sprite_y[15]_i_1__8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_8 is
  port (
    finish_15 : out STD_LOGIC;
    \sprite_y_reg[1]_0\ : out STD_LOGIC;
    \sprite_y_reg[0]_0\ : out STD_LOGIC;
    \sprite_y_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_y_reg[6]_1\ : out STD_LOGIC;
    \sprite_y_reg[5]_0\ : out STD_LOGIC;
    \sprite_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_x_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[9]_0\ : out STD_LOGIC;
    \sprite_y_reg[8]_0\ : out STD_LOGIC;
    \sprite_y_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_y_reg[2]_0\ : out STD_LOGIC;
    \sprite_y_reg[3]_0\ : out STD_LOGIC;
    \sprite_y_reg[14]_0\ : out STD_LOGIC;
    \sprite_y_reg[15]_0\ : out STD_LOGIC;
    \sprite_y_reg[12]_0\ : out STD_LOGIC;
    \sprite_y_reg[13]_0\ : out STD_LOGIC;
    \sprite_y_reg[10]_0\ : out STD_LOGIC;
    \sprite_y_reg[11]_0\ : out STD_LOGIC;
    \sprite_y_reg[6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[14]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sx_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[10]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[14]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \life_control_reg[1]\ : out STD_LOGIC;
    \sprite_x_reg[14]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v_sync : in STD_LOGIC;
    shoot_signal_e5 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \bias_reg[3]_i_1244_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[3]_i_3048\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1235\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1224\ : in STD_LOGIC;
    \sprite_y_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2030_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2030_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1244_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_688_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_317\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \life_control_reg[2]_i_73_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    shoot_x : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \life_control[2]_i_8\ : in STD_LOGIC;
    \life_control[2]_i_8_0\ : in STD_LOGIC;
    \life_control[2]_i_8_1\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sprite_e5_x : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_x_reg[4]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_8 : entity is "sprite_compositor_e_projectile";
end design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_8;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_8 is
  signal \bias[3]_i_2035_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2036_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2037_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2038_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2716_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2717_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2718_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2719_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3052_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3053_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3054_n_0\ : STD_LOGIC;
  signal \bias[3]_i_3055_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1244_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_1244_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_1244_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_1244_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2030_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2030_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2030_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2030_n_3\ : STD_LOGIC;
  signal \bias_reg[3]_i_2711_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_2711_n_1\ : STD_LOGIC;
  signal \bias_reg[3]_i_2711_n_2\ : STD_LOGIC;
  signal \bias_reg[3]_i_2711_n_3\ : STD_LOGIC;
  signal life_control375_in : STD_LOGIC;
  signal life_control476_in : STD_LOGIC;
  signal \life_control[2]_i_144_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_145_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_146_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_147_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_148_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_149_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_150_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_151_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_152_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_153_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_247_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_248_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_249_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_250_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_251_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_252_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_253_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_254_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_255_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_256_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_257_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_258_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_259_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_260_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_261_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_262_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_263_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_356_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_357_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_360_n_0\ : STD_LOGIC;
  signal \life_control[2]_i_361_n_0\ : STD_LOGIC;
  signal \life_control_reg[2]_i_141_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_141_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_141_n_3\ : STD_LOGIC;
  signal \life_control_reg[2]_i_143_n_0\ : STD_LOGIC;
  signal \life_control_reg[2]_i_143_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_143_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_143_n_3\ : STD_LOGIC;
  signal \life_control_reg[2]_i_246_n_0\ : STD_LOGIC;
  signal \life_control_reg[2]_i_246_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_246_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_246_n_3\ : STD_LOGIC;
  signal \life_control_reg[2]_i_73_n_1\ : STD_LOGIC;
  signal \life_control_reg[2]_i_73_n_2\ : STD_LOGIC;
  signal \life_control_reg[2]_i_73_n_3\ : STD_LOGIC;
  signal sprite_x0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \sprite_x_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sprite_x_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal sprite_y20_in : STD_LOGIC;
  signal \sprite_y[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_4__1_n_0\ : STD_LOGIC;
  signal \sprite_y[11]_i_5__1_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \sprite_y[15]_i_6__1_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \sprite_y[3]_i_6__1_n_0\ : STD_LOGIC;
  signal \sprite_y[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_3__1_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_4__1_n_0\ : STD_LOGIC;
  signal \sprite_y[6]_i_5__1_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_10__1_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_11__1_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_12__1_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_13__1_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_14__1_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_15__1_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_16__1_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_17__1_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_18__1_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_19__1_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_20__1_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_21__1_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_22__1_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_23__1_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_24__1_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_25__1_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_6__1_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_7__1_n_0\ : STD_LOGIC;
  signal \sprite_y[7]_i_9__1_n_0\ : STD_LOGIC;
  signal \^sprite_y_reg[0]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[10]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[11]_0\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__1_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__1_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__1_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__1_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__1_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__1_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[11]_i_1__1_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[12]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[13]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[14]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[15]_0\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__1_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__1_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__1_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__1_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__1_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__1_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[15]_i_2__1_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[1]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[2]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[3]_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__1_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__1_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__1_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[3]_i_1__1_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[5]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[6]_1\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__1_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__1_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__1_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__1_n_4\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__1_n_5\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__1_n_6\ : STD_LOGIC;
  signal \sprite_y_reg[6]_i_1__1_n_7\ : STD_LOGIC;
  signal \^sprite_y_reg[7]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sprite_y_reg[7]_i_5__1_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_5__1_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_5__1_n_3\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__1_n_0\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__1_n_1\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__1_n_2\ : STD_LOGIC;
  signal \sprite_y_reg[7]_i_8__1_n_3\ : STD_LOGIC;
  signal \^sprite_y_reg[8]_0\ : STD_LOGIC;
  signal \^sprite_y_reg[9]_0\ : STD_LOGIC;
  signal \NLW_bias_reg[3]_i_1244_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2030_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_2711_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[3]_i_688_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_688_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_141_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_143_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_246_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_life_control_reg[2]_i_73_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_x_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sprite_x_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_y_reg[15]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_y_reg[7]_i_5__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_y_reg[7]_i_8__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \life_control[2]_i_152\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \life_control[2]_i_263\ : label is "soft_lutpair172";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_141\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_143\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_246\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \life_control_reg[2]_i_73\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sprite_x_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_x_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \sprite_y[7]_i_17__1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sprite_y[7]_i_3__1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sprite_y[7]_i_4__1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sprite_y[7]_i_6__1\ : label is "soft_lutpair173";
  attribute ADDER_THRESHOLD of \sprite_y_reg[11]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[15]_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[3]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sprite_y_reg[6]_i_1__1\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \sprite_y_reg[7]_i_5__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \sprite_y_reg[7]_i_8__1\ : label is 11;
begin
  \sprite_x_reg[15]_0\(15 downto 0) <= \^sprite_x_reg[15]_0\(15 downto 0);
  \sprite_y_reg[0]_0\ <= \^sprite_y_reg[0]_0\;
  \sprite_y_reg[10]_0\ <= \^sprite_y_reg[10]_0\;
  \sprite_y_reg[11]_0\ <= \^sprite_y_reg[11]_0\;
  \sprite_y_reg[12]_0\ <= \^sprite_y_reg[12]_0\;
  \sprite_y_reg[13]_0\ <= \^sprite_y_reg[13]_0\;
  \sprite_y_reg[14]_0\ <= \^sprite_y_reg[14]_0\;
  \sprite_y_reg[15]_0\ <= \^sprite_y_reg[15]_0\;
  \sprite_y_reg[1]_0\ <= \^sprite_y_reg[1]_0\;
  \sprite_y_reg[2]_0\ <= \^sprite_y_reg[2]_0\;
  \sprite_y_reg[3]_0\ <= \^sprite_y_reg[3]_0\;
  \sprite_y_reg[5]_0\ <= \^sprite_y_reg[5]_0\;
  \sprite_y_reg[6]_1\ <= \^sprite_y_reg[6]_1\;
  \sprite_y_reg[7]_0\(1 downto 0) <= \^sprite_y_reg[7]_0\(1 downto 0);
  \sprite_y_reg[8]_0\ <= \^sprite_y_reg[8]_0\;
  \sprite_y_reg[9]_0\ <= \^sprite_y_reg[9]_0\;
\bias[3]_i_1229\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_1244_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => \bias_reg[3]_i_1244_0\(15),
      O => \sprite_x_reg[14]_0\(3)
    );
\bias[3]_i_1230\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_1244_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => \bias_reg[3]_i_1244_0\(13),
      O => \sprite_x_reg[14]_0\(2)
    );
\bias[3]_i_1231\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_1244_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \bias_reg[3]_i_1244_0\(11),
      O => \sprite_x_reg[14]_0\(1)
    );
\bias[3]_i_1232\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_1244_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \bias_reg[3]_i_1244_0\(9),
      O => \sprite_x_reg[14]_0\(0)
    );
\bias[3]_i_1240\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => Q(13),
      I2 => \^sprite_y_reg[15]_0\,
      I3 => Q(14),
      O => \sprite_y_reg[14]_1\(3)
    );
\bias[3]_i_1241\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => Q(11),
      I2 => \^sprite_y_reg[13]_0\,
      I3 => Q(12),
      O => \sprite_y_reg[14]_1\(2)
    );
\bias[3]_i_1242\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => Q(9),
      I2 => \^sprite_y_reg[11]_0\,
      I3 => Q(10),
      O => \sprite_y_reg[14]_1\(1)
    );
\bias[3]_i_1243\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => Q(7),
      I2 => \^sprite_y_reg[9]_0\,
      I3 => Q(8),
      O => \sprite_y_reg[14]_1\(0)
    );
\bias[3]_i_2006\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \bias_reg[3]_i_1244_0\(4),
      I2 => \bias_reg[3]_i_1244_0\(5),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \sprite_x_reg[4]_0\(0)
    );
\bias[3]_i_2009\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \bias_reg[3]_i_1244_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \bias_reg[3]_i_1244_0\(7),
      O => \sprite_x_reg[6]_0\(2)
    );
\bias[3]_i_2011\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_1244_0\(3),
      I2 => \^sprite_x_reg[15]_0\(2),
      I3 => \bias_reg[3]_i_1244_0\(2),
      O => \sprite_x_reg[6]_0\(1)
    );
\bias[3]_i_2012\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1244_0\(1),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \bias_reg[3]_i_1224\,
      O => \sprite_x_reg[6]_0\(0)
    );
\bias[3]_i_2018\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => Q(13),
      I2 => \^sprite_y_reg[15]_0\,
      I3 => Q(14),
      O => \sprite_y_reg[14]_2\(3)
    );
\bias[3]_i_2019\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => Q(12),
      I2 => \^sprite_y_reg[14]_0\,
      I3 => Q(13),
      O => \sprite_y_reg[14]_2\(2)
    );
\bias[3]_i_2020\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => Q(11),
      I2 => \^sprite_y_reg[13]_0\,
      I3 => Q(12),
      O => \sprite_y_reg[14]_2\(1)
    );
\bias[3]_i_2021\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => Q(10),
      I2 => \^sprite_y_reg[12]_0\,
      I3 => Q(11),
      O => \sprite_y_reg[14]_2\(0)
    );
\bias[3]_i_2023\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(0),
      I1 => Q(3),
      I2 => \^sprite_y_reg[5]_0\,
      I3 => Q(4),
      O => \sprite_y_reg[4]_0\(2)
    );
\bias[3]_i_2024\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_y_reg[3]_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^sprite_y_reg[2]_0\,
      O => \sprite_y_reg[4]_0\(1)
    );
\bias[3]_i_2025\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => \bias_reg[3]_i_1235\(0),
      I2 => Q(0),
      I3 => \^sprite_y_reg[0]_0\,
      O => \sprite_y_reg[4]_0\(0)
    );
\bias[3]_i_2026\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => Q(5),
      I2 => \^sprite_y_reg[7]_0\(1),
      I3 => Q(6),
      O => \sprite_y_reg[6]_2\(0)
    );
\bias[3]_i_2035\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_1244_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => \bias_reg[3]_i_1244_0\(15),
      O => \bias[3]_i_2035_n_0\
    );
\bias[3]_i_2036\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \bias_reg[3]_i_1244_0\(13),
      I2 => \^sprite_x_reg[15]_0\(14),
      I3 => \bias_reg[3]_i_1244_0\(14),
      O => \bias[3]_i_2036_n_0\
    );
\bias[3]_i_2037\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_1244_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => \bias_reg[3]_i_1244_0\(13),
      O => \bias[3]_i_2037_n_0\
    );
\bias[3]_i_2038\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \bias_reg[3]_i_1244_0\(11),
      I2 => \^sprite_x_reg[15]_0\(12),
      I3 => \bias_reg[3]_i_1244_0\(12),
      O => \bias[3]_i_2038_n_0\
    );
\bias[3]_i_2707\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => Q(9),
      I2 => \^sprite_y_reg[11]_0\,
      I3 => Q(10),
      O => \sprite_y_reg[10]_1\(3)
    );
\bias[3]_i_2708\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => Q(8),
      I2 => \^sprite_y_reg[10]_0\,
      I3 => Q(9),
      O => \sprite_y_reg[10]_1\(2)
    );
\bias[3]_i_2709\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => Q(7),
      I2 => \^sprite_y_reg[9]_0\,
      I3 => Q(8),
      O => \sprite_y_reg[10]_1\(1)
    );
\bias[3]_i_2710\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => Q(6),
      I2 => \^sprite_y_reg[8]_0\,
      I3 => Q(7),
      O => \sprite_y_reg[10]_1\(0)
    );
\bias[3]_i_2716\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_1244_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \bias_reg[3]_i_1244_0\(11),
      O => \bias[3]_i_2716_n_0\
    );
\bias[3]_i_2717\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \bias_reg[3]_i_1244_0\(9),
      I2 => \^sprite_x_reg[15]_0\(10),
      I3 => \bias_reg[3]_i_1244_0\(10),
      O => \bias[3]_i_2717_n_0\
    );
\bias[3]_i_2718\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_1244_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \bias_reg[3]_i_1244_0\(9),
      O => \bias[3]_i_2718_n_0\
    );
\bias[3]_i_2719\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(7),
      I1 => \bias_reg[3]_i_1244_0\(7),
      I2 => \^sprite_x_reg[15]_0\(8),
      I3 => \bias_reg[3]_i_1244_0\(8),
      O => \bias[3]_i_2719_n_0\
    );
\bias[3]_i_3044\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => Q(5),
      I2 => \^sprite_y_reg[7]_0\(1),
      I3 => Q(6),
      O => \sprite_y_reg[6]_0\(2)
    );
\bias[3]_i_3045\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => Q(5),
      I2 => \^sprite_y_reg[5]_0\,
      O => \sprite_y_reg[6]_0\(1)
    );
\bias[3]_i_3046\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => Q(4),
      O => \sprite_y_reg[6]_0\(0)
    );
\bias[3]_i_3052\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \bias_reg[3]_i_1244_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \bias_reg[3]_i_1244_0\(7),
      O => \bias[3]_i_3052_n_0\
    );
\bias[3]_i_3053\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1244_0\(5),
      I2 => \^sprite_x_reg[15]_0\(6),
      I3 => \bias_reg[3]_i_1244_0\(6),
      O => \bias[3]_i_3053_n_0\
    );
\bias[3]_i_3054\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \bias_reg[3]_i_1244_0\(5),
      I2 => \^sprite_x_reg[15]_0\(4),
      O => \bias[3]_i_3054_n_0\
    );
\bias[3]_i_3055\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \bias_reg[3]_i_1244_0\(4),
      O => \bias[3]_i_3055_n_0\
    );
\bias[3]_i_3244\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_3048\(0),
      O => \sprite_x_reg[3]_0\(3)
    );
\bias[3]_i_3245\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_1244_0\(2),
      O => \sprite_x_reg[3]_0\(2)
    );
\bias[3]_i_3246\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1244_0\(1),
      O => \sprite_x_reg[3]_0\(1)
    );
\bias[3]_i_3247\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \bias_reg[3]_i_1244_0\(0),
      O => \sprite_x_reg[3]_0\(0)
    );
\bias_reg[3]_i_1244\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2030_n_0\,
      CO(3) => \bias_reg[3]_i_1244_n_0\,
      CO(2) => \bias_reg[3]_i_1244_n_1\,
      CO(1) => \bias_reg[3]_i_1244_n_2\,
      CO(0) => \bias_reg[3]_i_1244_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bias_reg[3]_i_688_0\(3 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_1244_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2035_n_0\,
      S(2) => \bias[3]_i_2036_n_0\,
      S(1) => \bias[3]_i_2037_n_0\,
      S(0) => \bias[3]_i_2038_n_0\
    );
\bias_reg[3]_i_2030\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2711_n_0\,
      CO(3) => \bias_reg[3]_i_2030_n_0\,
      CO(2) => \bias_reg[3]_i_2030_n_1\,
      CO(1) => \bias_reg[3]_i_2030_n_2\,
      CO(0) => \bias_reg[3]_i_2030_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \bias_reg[3]_i_1244_1\(3 downto 0),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2030_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_2716_n_0\,
      S(2) => \bias[3]_i_2717_n_0\,
      S(1) => \bias[3]_i_2718_n_0\,
      S(0) => \bias[3]_i_2719_n_0\
    );
\bias_reg[3]_i_2711\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_2030_0\(0),
      CO(3) => \bias_reg[3]_i_2711_n_0\,
      CO(2) => \bias_reg[3]_i_2711_n_1\,
      CO(1) => \bias_reg[3]_i_2711_n_2\,
      CO(0) => \bias_reg[3]_i_2711_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \bias_reg[3]_i_2030_1\(2 downto 0),
      DI(0) => \^sprite_x_reg[15]_0\(4),
      O(3 downto 0) => \NLW_bias_reg[3]_i_2711_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[3]_i_3052_n_0\,
      S(2) => \bias[3]_i_3053_n_0\,
      S(1) => \bias[3]_i_3054_n_0\,
      S(0) => \bias[3]_i_3055_n_0\
    );
\bias_reg[3]_i_688\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias_reg[3]_i_1244_n_0\,
      CO(3 downto 1) => \NLW_bias_reg[3]_i_688_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_sx_reg[15]\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_bias_reg[3]_i_688_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_317\(0)
    );
finish_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y[15]_i_1__1_n_0\,
      Q => finish_15,
      R => '0'
    );
\life_control[2]_i_144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => shoot_x(2),
      I2 => shoot_x(3),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \life_control[2]_i_144_n_0\
    );
\life_control[2]_i_145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => shoot_x(0),
      I2 => shoot_x(1),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \life_control[2]_i_145_n_0\
    );
\life_control[2]_i_146\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \life_control_reg[2]_i_73_0\(10),
      I2 => \life_control_reg[2]_i_73_0\(11),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \life_control[2]_i_146_n_0\
    );
\life_control[2]_i_147\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \life_control_reg[2]_i_73_0\(8),
      I2 => \life_control_reg[2]_i_73_0\(9),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \life_control[2]_i_147_n_0\
    );
\life_control[2]_i_148\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => shoot_x(2),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => shoot_x(3),
      O => \life_control[2]_i_148_n_0\
    );
\life_control[2]_i_149\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => shoot_x(0),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => shoot_x(1),
      O => \life_control[2]_i_149_n_0\
    );
\life_control[2]_i_150\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \life_control_reg[2]_i_73_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \life_control_reg[2]_i_73_0\(11),
      O => \life_control[2]_i_150_n_0\
    );
\life_control[2]_i_151\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \life_control_reg[2]_i_73_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \life_control_reg[2]_i_73_0\(9),
      O => \life_control[2]_i_151_n_0\
    );
\life_control[2]_i_152\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => \^sprite_y_reg[11]_0\,
      I2 => \^sprite_y_reg[8]_0\,
      I3 => \^sprite_y_reg[6]_1\,
      O => \life_control[2]_i_152_n_0\
    );
\life_control[2]_i_153\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => \^sprite_y_reg[7]_0\(0),
      I2 => \^sprite_y_reg[7]_0\(1),
      I3 => \^sprite_y_reg[9]_0\,
      I4 => \life_control[2]_i_263_n_0\,
      O => \life_control[2]_i_153_n_0\
    );
\life_control[2]_i_247\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(9),
      I1 => \^sprite_x_reg[15]_0\(14),
      I2 => \^sprite_x_reg[15]_0\(15),
      I3 => p_0_in(10),
      O => \life_control[2]_i_247_n_0\
    );
\life_control[2]_i_248\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(7),
      I1 => \^sprite_x_reg[15]_0\(12),
      I2 => \^sprite_x_reg[15]_0\(13),
      I3 => p_0_in(8),
      O => \life_control[2]_i_248_n_0\
    );
\life_control[2]_i_249\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => p_0_in(6),
      O => \life_control[2]_i_249_n_0\
    );
\life_control[2]_i_250\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \^sprite_x_reg[15]_0\(8),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => p_0_in(4),
      O => \life_control[2]_i_250_n_0\
    );
\life_control[2]_i_251\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(9),
      I1 => \^sprite_x_reg[15]_0\(14),
      I2 => p_0_in(10),
      I3 => \^sprite_x_reg[15]_0\(15),
      O => \life_control[2]_i_251_n_0\
    );
\life_control[2]_i_252\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(7),
      I1 => \^sprite_x_reg[15]_0\(12),
      I2 => p_0_in(8),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \life_control[2]_i_252_n_0\
    );
\life_control[2]_i_253\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => p_0_in(6),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \life_control[2]_i_253_n_0\
    );
\life_control[2]_i_254\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \^sprite_x_reg[15]_0\(8),
      I2 => p_0_in(4),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \life_control[2]_i_254_n_0\
    );
\life_control[2]_i_255\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \life_control_reg[2]_i_73_0\(6),
      I2 => \life_control_reg[2]_i_73_0\(7),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \life_control[2]_i_255_n_0\
    );
\life_control[2]_i_256\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \life_control_reg[2]_i_73_0\(4),
      I2 => \life_control_reg[2]_i_73_0\(5),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \life_control[2]_i_256_n_0\
    );
\life_control[2]_i_257\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \life_control_reg[2]_i_73_0\(2),
      I2 => \life_control_reg[2]_i_73_0\(3),
      I3 => \^sprite_x_reg[15]_0\(3),
      O => \life_control[2]_i_257_n_0\
    );
\life_control[2]_i_258\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \life_control_reg[2]_i_73_0\(0),
      I2 => \life_control_reg[2]_i_73_0\(1),
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \life_control[2]_i_258_n_0\
    );
\life_control[2]_i_259\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \life_control_reg[2]_i_73_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \life_control_reg[2]_i_73_0\(7),
      O => \life_control[2]_i_259_n_0\
    );
\life_control[2]_i_260\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \life_control_reg[2]_i_73_0\(4),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => \life_control_reg[2]_i_73_0\(5),
      O => \life_control[2]_i_260_n_0\
    );
\life_control[2]_i_261\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \life_control_reg[2]_i_73_0\(2),
      I2 => \^sprite_x_reg[15]_0\(3),
      I3 => \life_control_reg[2]_i_73_0\(3),
      O => \life_control[2]_i_261_n_0\
    );
\life_control[2]_i_262\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \life_control_reg[2]_i_73_0\(0),
      I2 => \^sprite_x_reg[15]_0\(1),
      I3 => \life_control_reg[2]_i_73_0\(1),
      O => \life_control[2]_i_262_n_0\
    );
\life_control[2]_i_263\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => \^sprite_y_reg[3]_0\,
      I2 => \^sprite_y_reg[0]_0\,
      I3 => \^sprite_y_reg[1]_0\,
      O => \life_control[2]_i_263_n_0\
    );
\life_control[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8000000000000"
    )
        port map (
      I0 => CO(0),
      I1 => \life_control[2]_i_8\,
      I2 => \life_control[2]_i_8_0\,
      I3 => \life_control[2]_i_8_1\,
      I4 => life_control476_in,
      I5 => life_control375_in,
      O => \life_control_reg[1]\
    );
\life_control[2]_i_356\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \^sprite_x_reg[15]_0\(6),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => p_0_in(2),
      O => \life_control[2]_i_356_n_0\
    );
\life_control[2]_i_357\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \life_control_reg[2]_i_73_0\(4),
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => p_0_in(0),
      O => \life_control[2]_i_357_n_0\
    );
\life_control[2]_i_360\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \^sprite_x_reg[15]_0\(6),
      I2 => p_0_in(2),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \life_control[2]_i_360_n_0\
    );
\life_control[2]_i_361\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \life_control_reg[2]_i_73_0\(4),
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => p_0_in(0),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \life_control[2]_i_361_n_0\
    );
\life_control[2]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \life_control[2]_i_152_n_0\,
      I1 => \^sprite_y_reg[15]_0\,
      I2 => \^sprite_y_reg[14]_0\,
      I3 => \^sprite_y_reg[12]_0\,
      I4 => \^sprite_y_reg[13]_0\,
      I5 => \life_control[2]_i_153_n_0\,
      O => life_control375_in
    );
\life_control_reg[2]_i_141\: unisim.vcomponents.CARRY4
     port map (
      CI => \life_control_reg[2]_i_246_n_0\,
      CO(3) => \sprite_x_reg[14]_1\(0),
      CO(2) => \life_control_reg[2]_i_141_n_1\,
      CO(1) => \life_control_reg[2]_i_141_n_2\,
      CO(0) => \life_control_reg[2]_i_141_n_3\,
      CYINIT => '0',
      DI(3) => \life_control[2]_i_247_n_0\,
      DI(2) => \life_control[2]_i_248_n_0\,
      DI(1) => \life_control[2]_i_249_n_0\,
      DI(0) => \life_control[2]_i_250_n_0\,
      O(3 downto 0) => \NLW_life_control_reg[2]_i_141_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_251_n_0\,
      S(2) => \life_control[2]_i_252_n_0\,
      S(1) => \life_control[2]_i_253_n_0\,
      S(0) => \life_control[2]_i_254_n_0\
    );
\life_control_reg[2]_i_143\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \life_control_reg[2]_i_143_n_0\,
      CO(2) => \life_control_reg[2]_i_143_n_1\,
      CO(1) => \life_control_reg[2]_i_143_n_2\,
      CO(0) => \life_control_reg[2]_i_143_n_3\,
      CYINIT => '1',
      DI(3) => \life_control[2]_i_255_n_0\,
      DI(2) => \life_control[2]_i_256_n_0\,
      DI(1) => \life_control[2]_i_257_n_0\,
      DI(0) => \life_control[2]_i_258_n_0\,
      O(3 downto 0) => \NLW_life_control_reg[2]_i_143_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_259_n_0\,
      S(2) => \life_control[2]_i_260_n_0\,
      S(1) => \life_control[2]_i_261_n_0\,
      S(0) => \life_control[2]_i_262_n_0\
    );
\life_control_reg[2]_i_246\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \life_control_reg[2]_i_246_n_0\,
      CO(2) => \life_control_reg[2]_i_246_n_1\,
      CO(1) => \life_control_reg[2]_i_246_n_2\,
      CO(0) => \life_control_reg[2]_i_246_n_3\,
      CYINIT => '0',
      DI(3) => \life_control[2]_i_356_n_0\,
      DI(2) => \life_control[2]_i_357_n_0\,
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => \NLW_life_control_reg[2]_i_246_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_360_n_0\,
      S(2) => \life_control[2]_i_361_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
\life_control_reg[2]_i_73\: unisim.vcomponents.CARRY4
     port map (
      CI => \life_control_reg[2]_i_143_n_0\,
      CO(3) => life_control476_in,
      CO(2) => \life_control_reg[2]_i_73_n_1\,
      CO(1) => \life_control_reg[2]_i_73_n_2\,
      CO(0) => \life_control_reg[2]_i_73_n_3\,
      CYINIT => '0',
      DI(3) => \life_control[2]_i_144_n_0\,
      DI(2) => \life_control[2]_i_145_n_0\,
      DI(1) => \life_control[2]_i_146_n_0\,
      DI(0) => \life_control[2]_i_147_n_0\,
      O(3 downto 0) => \NLW_life_control_reg[2]_i_73_O_UNCONNECTED\(3 downto 0),
      S(3) => \life_control[2]_i_148_n_0\,
      S(2) => \life_control[2]_i_149_n_0\,
      S(1) => \life_control[2]_i_150_n_0\,
      S(0) => \life_control[2]_i_151_n_0\
    );
\sprite_x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__1_n_0\,
      D => sprite_e5_x(0),
      Q => \^sprite_x_reg[15]_0\(0),
      R => '0'
    );
\sprite_x_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__1_n_0\,
      D => sprite_x0(10),
      Q => \^sprite_x_reg[15]_0\(10),
      R => '0'
    );
\sprite_x_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__1_n_0\,
      D => sprite_x0(11),
      Q => \^sprite_x_reg[15]_0\(11),
      R => '0'
    );
\sprite_x_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__1_n_0\,
      D => sprite_x0(12),
      Q => \^sprite_x_reg[15]_0\(12),
      R => '0'
    );
\sprite_x_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[8]_i_1_n_0\,
      CO(3) => \sprite_x_reg[12]_i_1_n_0\,
      CO(2) => \sprite_x_reg[12]_i_1_n_1\,
      CO(1) => \sprite_x_reg[12]_i_1_n_2\,
      CO(0) => \sprite_x_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sprite_x0(12 downto 9),
      S(3 downto 0) => sprite_e5_x(12 downto 9)
    );
\sprite_x_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__1_n_0\,
      D => sprite_x0(13),
      Q => \^sprite_x_reg[15]_0\(13),
      R => '0'
    );
\sprite_x_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__1_n_0\,
      D => sprite_x0(14),
      Q => \^sprite_x_reg[15]_0\(14),
      R => '0'
    );
\sprite_x_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__1_n_0\,
      D => sprite_x0(15),
      Q => \^sprite_x_reg[15]_0\(15),
      R => '0'
    );
\sprite_x_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sprite_x_reg[15]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sprite_x_reg[15]_i_1_n_2\,
      CO(0) => \sprite_x_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sprite_x_reg[15]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => sprite_x0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => sprite_e5_x(15 downto 13)
    );
\sprite_x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__1_n_0\,
      D => sprite_x0(1),
      Q => \^sprite_x_reg[15]_0\(1),
      R => '0'
    );
\sprite_x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__1_n_0\,
      D => sprite_x0(2),
      Q => \^sprite_x_reg[15]_0\(2),
      R => '0'
    );
\sprite_x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__1_n_0\,
      D => sprite_x0(3),
      Q => \^sprite_x_reg[15]_0\(3),
      R => '0'
    );
\sprite_x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__1_n_0\,
      D => sprite_x0(4),
      Q => \^sprite_x_reg[15]_0\(4),
      R => '0'
    );
\sprite_x_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[4]_i_1_n_0\,
      CO(2) => \sprite_x_reg[4]_i_1_n_1\,
      CO(1) => \sprite_x_reg[4]_i_1_n_2\,
      CO(0) => \sprite_x_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => sprite_e5_x(4 downto 2),
      DI(0) => '0',
      O(3 downto 0) => sprite_x0(4 downto 1),
      S(3 downto 1) => \sprite_x_reg[4]_1\(2 downto 0),
      S(0) => sprite_e5_x(1)
    );
\sprite_x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__1_n_0\,
      D => sprite_x0(5),
      Q => \^sprite_x_reg[15]_0\(5),
      R => '0'
    );
\sprite_x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__1_n_0\,
      D => sprite_x0(6),
      Q => \^sprite_x_reg[15]_0\(6),
      R => '0'
    );
\sprite_x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__1_n_0\,
      D => sprite_x0(7),
      Q => \^sprite_x_reg[15]_0\(7),
      R => '0'
    );
\sprite_x_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__1_n_0\,
      D => sprite_x0(8),
      Q => \^sprite_x_reg[15]_0\(8),
      R => '0'
    );
\sprite_x_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[4]_i_1_n_0\,
      CO(3) => \sprite_x_reg[8]_i_1_n_0\,
      CO(2) => \sprite_x_reg[8]_i_1_n_1\,
      CO(1) => \sprite_x_reg[8]_i_1_n_2\,
      CO(0) => \sprite_x_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sprite_x0(8 downto 5),
      S(3 downto 0) => sprite_e5_x(8 downto 5)
    );
\sprite_x_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => \sprite_y[15]_i_1__1_n_0\,
      D => sprite_x0(9),
      Q => \^sprite_x_reg[15]_0\(9),
      R => '0'
    );
\sprite_y[11]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => shoot_signal_e5,
      O => \sprite_y[11]_i_2__1_n_0\
    );
\sprite_y[11]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => shoot_signal_e5,
      O => \sprite_y[11]_i_3__1_n_0\
    );
\sprite_y[11]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => shoot_signal_e5,
      O => \sprite_y[11]_i_4__1_n_0\
    );
\sprite_y[11]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => shoot_signal_e5,
      O => \sprite_y[11]_i_5__1_n_0\
    );
\sprite_y[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \sprite_y[7]_i_2__1_n_0\,
      I1 => \sprite_y[7]_i_3__1_n_0\,
      I2 => \sprite_y[7]_i_4__1_n_0\,
      I3 => sprite_y20_in,
      I4 => \sprite_y[7]_i_6__1_n_0\,
      O => \sprite_y[15]_i_1__1_n_0\
    );
\sprite_y[15]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[15]_0\,
      I1 => shoot_signal_e5,
      O => \sprite_y[15]_i_3__1_n_0\
    );
\sprite_y[15]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => shoot_signal_e5,
      O => \sprite_y[15]_i_4__1_n_0\
    );
\sprite_y[15]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => shoot_signal_e5,
      O => \sprite_y[15]_i_5__1_n_0\
    );
\sprite_y[15]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => shoot_signal_e5,
      O => \sprite_y[15]_i_6__1_n_0\
    );
\sprite_y[3]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => shoot_signal_e5,
      O => \sprite_y[3]_i_2__1_n_0\
    );
\sprite_y[3]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[3]_0\,
      I1 => shoot_signal_e5,
      O => \sprite_y[3]_i_3__1_n_0\
    );
\sprite_y[3]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => shoot_signal_e5,
      O => \sprite_y[3]_i_4__1_n_0\
    );
\sprite_y[3]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sprite_y_reg[0]_0\,
      I1 => shoot_signal_e5,
      O => \sprite_y[3]_i_6__1_n_0\
    );
\sprite_y[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \sprite_y[7]_i_2__1_n_0\,
      I1 => \sprite_y[7]_i_3__1_n_0\,
      I2 => \sprite_y[7]_i_4__1_n_0\,
      I3 => sprite_y20_in,
      I4 => \sprite_y[7]_i_6__1_n_0\,
      I5 => \sprite_y_reg[6]_i_1__1_n_7\,
      O => \sprite_y[4]_i_1__1_n_0\
    );
\sprite_y[6]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => shoot_signal_e5,
      O => \sprite_y[6]_i_2__1_n_0\
    );
\sprite_y[6]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[6]_1\,
      I1 => shoot_signal_e5,
      O => \sprite_y[6]_i_3__1_n_0\
    );
\sprite_y[6]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => shoot_signal_e5,
      O => \sprite_y[6]_i_4__1_n_0\
    );
\sprite_y[6]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(0),
      I1 => shoot_signal_e5,
      O => \sprite_y[6]_i_5__1_n_0\
    );
\sprite_y[7]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => shoot_signal_e5,
      I2 => \^sprite_y_reg[12]_0\,
      O => \sprite_y[7]_i_10__1_n_0\
    );
\sprite_y[7]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => shoot_signal_e5,
      I2 => \^sprite_y_reg[10]_0\,
      O => \sprite_y[7]_i_11__1_n_0\
    );
\sprite_y[7]_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[8]_0\,
      I1 => shoot_signal_e5,
      I2 => \^sprite_y_reg[9]_0\,
      O => \sprite_y[7]_i_12__1_n_0\
    );
\sprite_y[7]_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[14]_0\,
      I1 => shoot_signal_e5,
      I2 => \^sprite_y_reg[15]_0\,
      O => \sprite_y[7]_i_13__1_n_0\
    );
\sprite_y[7]_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[12]_0\,
      I1 => shoot_signal_e5,
      I2 => \^sprite_y_reg[13]_0\,
      O => \sprite_y[7]_i_14__1_n_0\
    );
\sprite_y[7]_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[10]_0\,
      I1 => shoot_signal_e5,
      I2 => \^sprite_y_reg[11]_0\,
      O => \sprite_y[7]_i_15__1_n_0\
    );
\sprite_y[7]_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => shoot_signal_e5,
      I2 => \^sprite_y_reg[8]_0\,
      O => \sprite_y[7]_i_16__1_n_0\
    );
\sprite_y[7]_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => shoot_signal_e5,
      I2 => \^sprite_y_reg[0]_0\,
      O => \sprite_y[7]_i_17__1_n_0\
    );
\sprite_y[7]_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => \^sprite_y_reg[6]_1\,
      I2 => shoot_signal_e5,
      O => \sprite_y[7]_i_18__1_n_0\
    );
\sprite_y[7]_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_y_reg[5]_0\,
      I1 => shoot_signal_e5,
      O => \sprite_y[7]_i_19__1_n_0\
    );
\sprite_y[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \sprite_y[7]_i_2__1_n_0\,
      I1 => \sprite_y[7]_i_3__1_n_0\,
      I2 => \sprite_y[7]_i_4__1_n_0\,
      I3 => sprite_y20_in,
      I4 => \sprite_y[7]_i_6__1_n_0\,
      I5 => \sprite_y_reg[6]_i_1__1_n_4\,
      O => \sprite_y[7]_i_1__1_n_0\
    );
\sprite_y[7]_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => shoot_signal_e5,
      I2 => \^sprite_y_reg[3]_0\,
      O => \sprite_y[7]_i_20__1_n_0\
    );
\sprite_y[7]_i_21__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^sprite_y_reg[0]_0\,
      I1 => shoot_signal_e5,
      I2 => \^sprite_y_reg[1]_0\,
      O => \sprite_y[7]_i_21__1_n_0\
    );
\sprite_y[7]_i_22__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(1),
      I1 => \^sprite_y_reg[6]_1\,
      I2 => shoot_signal_e5,
      O => \sprite_y[7]_i_22__1_n_0\
    );
\sprite_y[7]_i_23__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CE"
    )
        port map (
      I0 => \^sprite_y_reg[7]_0\(0),
      I1 => shoot_signal_e5,
      I2 => \^sprite_y_reg[5]_0\,
      O => \sprite_y[7]_i_23__1_n_0\
    );
\sprite_y[7]_i_24__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^sprite_y_reg[3]_0\,
      I1 => shoot_signal_e5,
      I2 => \^sprite_y_reg[2]_0\,
      O => \sprite_y[7]_i_24__1_n_0\
    );
\sprite_y[7]_i_25__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^sprite_y_reg[1]_0\,
      I1 => shoot_signal_e5,
      I2 => \^sprite_y_reg[0]_0\,
      O => \sprite_y[7]_i_25__1_n_0\
    );
\sprite_y[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A080A080A0A0A08"
    )
        port map (
      I0 => \^sprite_y_reg[9]_0\,
      I1 => \^sprite_y_reg[8]_0\,
      I2 => shoot_signal_e5,
      I3 => \^sprite_y_reg[7]_0\(1),
      I4 => \^sprite_y_reg[6]_1\,
      I5 => \sprite_y[7]_i_7__1_n_0\,
      O => \sprite_y[7]_i_2__1_n_0\
    );
\sprite_y[7]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[11]_0\,
      I1 => shoot_signal_e5,
      I2 => \^sprite_y_reg[10]_0\,
      O => \sprite_y[7]_i_3__1_n_0\
    );
\sprite_y[7]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[13]_0\,
      I1 => shoot_signal_e5,
      I2 => \^sprite_y_reg[12]_0\,
      O => \sprite_y[7]_i_4__1_n_0\
    );
\sprite_y[7]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[15]_0\,
      I1 => shoot_signal_e5,
      I2 => \^sprite_y_reg[14]_0\,
      O => \sprite_y[7]_i_6__1_n_0\
    );
\sprite_y[7]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000D"
    )
        port map (
      I0 => \^sprite_y_reg[2]_0\,
      I1 => \sprite_y[7]_i_17__1_n_0\,
      I2 => \^sprite_y_reg[3]_0\,
      I3 => \^sprite_y_reg[5]_0\,
      I4 => \^sprite_y_reg[7]_0\(0),
      I5 => shoot_signal_e5,
      O => \sprite_y[7]_i_7__1_n_0\
    );
\sprite_y[7]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^sprite_y_reg[15]_0\,
      I1 => shoot_signal_e5,
      I2 => \^sprite_y_reg[14]_0\,
      O => \sprite_y[7]_i_9__1_n_0\
    );
\sprite_y_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__1_n_7\,
      Q => \^sprite_y_reg[0]_0\,
      R => \sprite_y[15]_i_1__1_n_0\
    );
\sprite_y_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__1_n_5\,
      Q => \^sprite_y_reg[10]_0\,
      R => \sprite_y[15]_i_1__1_n_0\
    );
\sprite_y_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__1_n_4\,
      Q => \^sprite_y_reg[11]_0\,
      R => \sprite_y[15]_i_1__1_n_0\
    );
\sprite_y_reg[11]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[6]_i_1__1_n_0\,
      CO(3) => \sprite_y_reg[11]_i_1__1_n_0\,
      CO(2) => \sprite_y_reg[11]_i_1__1_n_1\,
      CO(1) => \sprite_y_reg[11]_i_1__1_n_2\,
      CO(0) => \sprite_y_reg[11]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sprite_y_reg[11]_i_1__1_n_4\,
      O(2) => \sprite_y_reg[11]_i_1__1_n_5\,
      O(1) => \sprite_y_reg[11]_i_1__1_n_6\,
      O(0) => \sprite_y_reg[11]_i_1__1_n_7\,
      S(3) => \sprite_y[11]_i_2__1_n_0\,
      S(2) => \sprite_y[11]_i_3__1_n_0\,
      S(1) => \sprite_y[11]_i_4__1_n_0\,
      S(0) => \sprite_y[11]_i_5__1_n_0\
    );
\sprite_y_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__1_n_7\,
      Q => \^sprite_y_reg[12]_0\,
      R => \sprite_y[15]_i_1__1_n_0\
    );
\sprite_y_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__1_n_6\,
      Q => \^sprite_y_reg[13]_0\,
      R => \sprite_y[15]_i_1__1_n_0\
    );
\sprite_y_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__1_n_5\,
      Q => \^sprite_y_reg[14]_0\,
      R => \sprite_y[15]_i_1__1_n_0\
    );
\sprite_y_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[15]_i_2__1_n_4\,
      Q => \^sprite_y_reg[15]_0\,
      R => \sprite_y[15]_i_1__1_n_0\
    );
\sprite_y_reg[15]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[11]_i_1__1_n_0\,
      CO(3) => \NLW_sprite_y_reg[15]_i_2__1_CO_UNCONNECTED\(3),
      CO(2) => \sprite_y_reg[15]_i_2__1_n_1\,
      CO(1) => \sprite_y_reg[15]_i_2__1_n_2\,
      CO(0) => \sprite_y_reg[15]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sprite_y_reg[15]_i_2__1_n_4\,
      O(2) => \sprite_y_reg[15]_i_2__1_n_5\,
      O(1) => \sprite_y_reg[15]_i_2__1_n_6\,
      O(0) => \sprite_y_reg[15]_i_2__1_n_7\,
      S(3) => \sprite_y[15]_i_3__1_n_0\,
      S(2) => \sprite_y[15]_i_4__1_n_0\,
      S(1) => \sprite_y[15]_i_5__1_n_0\,
      S(0) => \sprite_y[15]_i_6__1_n_0\
    );
\sprite_y_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__1_n_6\,
      Q => \^sprite_y_reg[1]_0\,
      R => \sprite_y[15]_i_1__1_n_0\
    );
\sprite_y_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__1_n_5\,
      Q => \^sprite_y_reg[2]_0\,
      R => \sprite_y[15]_i_1__1_n_0\
    );
\sprite_y_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[3]_i_1__1_n_4\,
      Q => \^sprite_y_reg[3]_0\,
      R => \sprite_y[15]_i_1__1_n_0\
    );
\sprite_y_reg[3]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_reg[3]_i_1__1_n_0\,
      CO(2) => \sprite_y_reg[3]_i_1__1_n_1\,
      CO(1) => \sprite_y_reg[3]_i_1__1_n_2\,
      CO(0) => \sprite_y_reg[3]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sprite_y[3]_i_2__1_n_0\,
      DI(0) => '0',
      O(3) => \sprite_y_reg[3]_i_1__1_n_4\,
      O(2) => \sprite_y_reg[3]_i_1__1_n_5\,
      O(1) => \sprite_y_reg[3]_i_1__1_n_6\,
      O(0) => \sprite_y_reg[3]_i_1__1_n_7\,
      S(3) => \sprite_y[3]_i_3__1_n_0\,
      S(2) => \sprite_y[3]_i_4__1_n_0\,
      S(1) => \sprite_y_reg[3]_1\(0),
      S(0) => \sprite_y[3]_i_6__1_n_0\
    );
\sprite_y_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y[4]_i_1__1_n_0\,
      Q => \^sprite_y_reg[7]_0\(0),
      R => '0'
    );
\sprite_y_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[6]_i_1__1_n_6\,
      Q => \^sprite_y_reg[5]_0\,
      R => \sprite_y[15]_i_1__1_n_0\
    );
\sprite_y_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[6]_i_1__1_n_5\,
      Q => \^sprite_y_reg[6]_1\,
      R => \sprite_y[15]_i_1__1_n_0\
    );
\sprite_y_reg[6]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[3]_i_1__1_n_0\,
      CO(3) => \sprite_y_reg[6]_i_1__1_n_0\,
      CO(2) => \sprite_y_reg[6]_i_1__1_n_1\,
      CO(1) => \sprite_y_reg[6]_i_1__1_n_2\,
      CO(0) => \sprite_y_reg[6]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sprite_y_reg[6]_i_1__1_n_4\,
      O(2) => \sprite_y_reg[6]_i_1__1_n_5\,
      O(1) => \sprite_y_reg[6]_i_1__1_n_6\,
      O(0) => \sprite_y_reg[6]_i_1__1_n_7\,
      S(3) => \sprite_y[6]_i_2__1_n_0\,
      S(2) => \sprite_y[6]_i_3__1_n_0\,
      S(1) => \sprite_y[6]_i_4__1_n_0\,
      S(0) => \sprite_y[6]_i_5__1_n_0\
    );
\sprite_y_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y[7]_i_1__1_n_0\,
      Q => \^sprite_y_reg[7]_0\(1),
      R => '0'
    );
\sprite_y_reg[7]_i_5__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_y_reg[7]_i_8__1_n_0\,
      CO(3) => sprite_y20_in,
      CO(2) => \sprite_y_reg[7]_i_5__1_n_1\,
      CO(1) => \sprite_y_reg[7]_i_5__1_n_2\,
      CO(0) => \sprite_y_reg[7]_i_5__1_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[7]_i_9__1_n_0\,
      DI(2) => \sprite_y[7]_i_10__1_n_0\,
      DI(1) => \sprite_y[7]_i_11__1_n_0\,
      DI(0) => \sprite_y[7]_i_12__1_n_0\,
      O(3 downto 0) => \NLW_sprite_y_reg[7]_i_5__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \sprite_y[7]_i_13__1_n_0\,
      S(2) => \sprite_y[7]_i_14__1_n_0\,
      S(1) => \sprite_y[7]_i_15__1_n_0\,
      S(0) => \sprite_y[7]_i_16__1_n_0\
    );
\sprite_y_reg[7]_i_8__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_y_reg[7]_i_8__1_n_0\,
      CO(2) => \sprite_y_reg[7]_i_8__1_n_1\,
      CO(1) => \sprite_y_reg[7]_i_8__1_n_2\,
      CO(0) => \sprite_y_reg[7]_i_8__1_n_3\,
      CYINIT => '0',
      DI(3) => \sprite_y[7]_i_18__1_n_0\,
      DI(2) => \sprite_y[7]_i_19__1_n_0\,
      DI(1) => \sprite_y[7]_i_20__1_n_0\,
      DI(0) => \sprite_y[7]_i_21__1_n_0\,
      O(3 downto 0) => \NLW_sprite_y_reg[7]_i_8__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \sprite_y[7]_i_22__1_n_0\,
      S(2) => \sprite_y[7]_i_23__1_n_0\,
      S(1) => \sprite_y[7]_i_24__1_n_0\,
      S(0) => \sprite_y[7]_i_25__1_n_0\
    );
\sprite_y_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__1_n_7\,
      Q => \^sprite_y_reg[8]_0\,
      R => \sprite_y[15]_i_1__1_n_0\
    );
\sprite_y_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => v_sync,
      CE => '1',
      D => \sprite_y_reg[11]_i_1__1_n_6\,
      Q => \^sprite_y_reg[9]_0\,
      R => \sprite_y[15]_i_1__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e1 is
  port (
    \sprite_x_reg[0]_0\ : out STD_LOGIC;
    \sprite_x_reg[1]_0\ : out STD_LOGIC;
    \sprite_x_reg[2]_0\ : out STD_LOGIC;
    \sprite_x_reg[3]_0\ : out STD_LOGIC;
    \sprite_x_reg[4]_0\ : out STD_LOGIC;
    \sprite_x_reg[8]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    notcollision_4 : out STD_LOGIC;
    score_stage2_e1 : out STD_LOGIC;
    \sprite_x_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[12]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_0 : out STD_LOGIC;
    v_sync : in STD_LOGIC;
    \bias_reg[3]_i_1409\ : in STD_LOGIC;
    \bias_reg[3]_i_1409_0\ : in STD_LOGIC;
    \notcollision_reg_i_3__4\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[3]_i_2125\ : in STD_LOGIC;
    \bias_reg[3]_i_934\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \bias_reg[3]_i_2125_0\ : in STD_LOGIC;
    \bias_reg[3]_i_1409_1\ : in STD_LOGIC;
    \bias_reg[3]_i_1409_2\ : in STD_LOGIC;
    \notcollision_reg_i_5__4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \notcollision_reg_i_5__4_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    notcollision_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[3]_i_564\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sw : in STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    score_e5 : in STD_LOGIC;
    score_stage2_e2 : in STD_LOGIC;
    \bias[3]_i_917\ : in STD_LOGIC;
    \bias[3]_i_917_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e1 : entity is "sprite_compositor_stage2_e1";
end design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e1;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e1 is
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \bias[3]_i_1408_n_0\ : STD_LOGIC;
  signal \cnt_i_1__4_n_0\ : STD_LOGIC;
  signal notcollision2 : STD_LOGIC;
  signal \^notcollision_4\ : STD_LOGIC;
  signal \notcollision_i_1__4_n_0\ : STD_LOGIC;
  signal \notcollision_i_48__4_n_0\ : STD_LOGIC;
  signal \notcollision_i_49__4_n_0\ : STD_LOGIC;
  signal \notcollision_i_51__4_n_0\ : STD_LOGIC;
  signal \notcollision_i_52__4_n_0\ : STD_LOGIC;
  signal \notcollision_i_53__4_n_0\ : STD_LOGIC;
  signal \notcollision_i_55__4_n_0\ : STD_LOGIC;
  signal \notcollision_i_7__4_n_0\ : STD_LOGIC;
  signal notcollision_reg_i_22_n_1 : STD_LOGIC;
  signal notcollision_reg_i_22_n_2 : STD_LOGIC;
  signal notcollision_reg_i_22_n_3 : STD_LOGIC;
  signal notcollision_reg_i_31_n_0 : STD_LOGIC;
  signal notcollision_reg_i_31_n_1 : STD_LOGIC;
  signal notcollision_reg_i_31_n_2 : STD_LOGIC;
  signal notcollision_reg_i_31_n_3 : STD_LOGIC;
  signal \notcollision_reg_i_54__4_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_54__4_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_54__4_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_54__4_n_3\ : STD_LOGIC;
  signal notcollision_reg_i_6_n_0 : STD_LOGIC;
  signal notcollision_reg_i_6_n_2 : STD_LOGIC;
  signal notcollision_reg_i_6_n_3 : STD_LOGIC;
  signal \^score_stage2_e1\ : STD_LOGIC;
  signal \sprite_x[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_3__4_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_4__4_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_5__4_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_2__4_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_3__4_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_4__4_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_5__4_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_2__8_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_3__8_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_4__9_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_5__5_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_2__4_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_3__5_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_4__4_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_5__5_n_0\ : STD_LOGIC;
  signal sprite_x_direction : STD_LOGIC;
  signal \sprite_x_direction_i_1__4_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_2__4_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_3__4_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_4__4_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_5__4_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_6__4_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_7__4_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_8__3_n_0\ : STD_LOGIC;
  signal \^sprite_x_reg[0]_0\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__4_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__4_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__4_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__4_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__4_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__4_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__4_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[12]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sprite_x_reg[12]_i_1__4_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__4_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__4_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__4_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__4_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__4_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__4_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sprite_x_reg[1]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[2]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[3]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[4]_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__4_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__4_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__4_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__4_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__4_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__4_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__4_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sprite_x_reg[8]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sprite_x_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__4_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__4_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__4_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__4_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__4_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__4_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__4_n_7\ : STD_LOGIC;
  signal \NLW_bias_reg[3]_i_933_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_933_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_notcollision_reg_i_22_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_2__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_notcollision_reg_i_2__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_notcollision_reg_i_6_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_notcollision_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_x_reg[12]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_933\ : label is 11;
  attribute COMPARATOR_THRESHOLD of notcollision_reg_i_22 : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_2__4\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sprite_x_direction_i_3__4\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_5__4\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_7__4\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_8__3\ : label is "soft_lutpair183";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sprite_x_reg[0]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[12]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[4]_i_1__4\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[8]_i_1__4\ : label is 11;
begin
  O(3 downto 0) <= \^o\(3 downto 0);
  notcollision_4 <= \^notcollision_4\;
  score_stage2_e1 <= \^score_stage2_e1\;
  \sprite_x_reg[0]_0\ <= \^sprite_x_reg[0]_0\;
  \sprite_x_reg[12]_0\(3 downto 0) <= \^sprite_x_reg[12]_0\(3 downto 0);
  \sprite_x_reg[15]_0\(2 downto 0) <= \^sprite_x_reg[15]_0\(2 downto 0);
  \sprite_x_reg[1]_0\ <= \^sprite_x_reg[1]_0\;
  \sprite_x_reg[2]_0\ <= \^sprite_x_reg[2]_0\;
  \sprite_x_reg[3]_0\ <= \^sprite_x_reg[3]_0\;
  \sprite_x_reg[4]_0\ <= \^sprite_x_reg[4]_0\;
  \sprite_x_reg[6]_0\(0) <= \^sprite_x_reg[6]_0\(0);
  \sprite_x_reg[8]_0\(2 downto 0) <= \^sprite_x_reg[8]_0\(2 downto 0);
\bias[3]_i_1408\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => notcollision_reg_i_6_n_0,
      O => \bias[3]_i_1408_n_0\
    );
\bias[3]_i_1414\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_934\(9),
      I2 => \bias_reg[3]_i_934\(8),
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x_reg[15]_2\(3)
    );
\bias[3]_i_1415\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \bias_reg[3]_i_934\(7),
      I2 => \bias_reg[3]_i_934\(6),
      I3 => \^sprite_x_reg[12]_0\(3),
      O => \sprite_x_reg[15]_2\(2)
    );
\bias[3]_i_1416\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(2),
      I1 => \bias_reg[3]_i_934\(5),
      I2 => \bias_reg[3]_i_934\(4),
      I3 => \^sprite_x_reg[12]_0\(1),
      O => \sprite_x_reg[15]_2\(1)
    );
\bias[3]_i_1417\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(0),
      I1 => \bias_reg[3]_i_934\(3),
      I2 => \bias_reg[3]_i_934\(2),
      I3 => \^sprite_x_reg[8]_0\(2),
      O => \sprite_x_reg[15]_2\(0)
    );
\bias[3]_i_2138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[8]_0\(1),
      I1 => \bias_reg[3]_i_1409_1\,
      I2 => \^sprite_x_reg[6]_0\(0),
      I3 => \bias_reg[3]_i_1409_2\,
      O => \sprite_x_reg[7]_0\(3)
    );
\bias[3]_i_2139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[4]_0\,
      I1 => \bias_reg[3]_i_1409\,
      I2 => \^sprite_x_reg[8]_0\(0),
      I3 => \bias_reg[3]_i_1409_0\,
      O => \sprite_x_reg[7]_0\(2)
    );
\bias[3]_i_2140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \bias_reg[3]_i_934\(1),
      I2 => \^sprite_x_reg[3]_0\,
      I3 => \bias_reg[3]_i_2125_0\,
      O => \sprite_x_reg[7]_0\(1)
    );
\bias[3]_i_2141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \bias_reg[3]_i_2125\,
      I2 => \^sprite_x_reg[1]_0\,
      I3 => \bias_reg[3]_i_934\(0),
      O => \sprite_x_reg[7]_0\(0)
    );
\bias[3]_i_2784\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \bias_reg[3]_i_934\(1),
      I2 => \bias_reg[3]_i_2125_0\,
      I3 => \^sprite_x_reg[3]_0\,
      O => \sprite_x_reg[2]_1\(1)
    );
\bias[3]_i_2785\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \bias_reg[3]_i_2125\,
      I2 => \bias_reg[3]_i_934\(0),
      I3 => \^sprite_x_reg[1]_0\,
      O => \sprite_x_reg[2]_1\(0)
    );
\bias[3]_i_2788\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \bias_reg[3]_i_934\(1),
      I2 => \^sprite_x_reg[3]_0\,
      I3 => \bias_reg[3]_i_2125_0\,
      O => \sprite_x_reg[2]_2\(1)
    );
\bias[3]_i_2789\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \bias_reg[3]_i_2125\,
      I2 => \^sprite_x_reg[1]_0\,
      I3 => \bias_reg[3]_i_934\(0),
      O => \sprite_x_reg[2]_2\(0)
    );
\bias[3]_i_920\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^score_stage2_e1\,
      I1 => score_e5,
      I2 => score_stage2_e2,
      I3 => \bias[3]_i_917\,
      I4 => \bias[3]_i_917_0\,
      O => cnt_reg_0
    );
\bias_reg[3]_i_933\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias[3]_i_564\(0),
      CO(3 downto 1) => \NLW_bias_reg[3]_i_933_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_x_reg[15]_4\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => notcollision_reg_i_6_n_0,
      O(3 downto 0) => \NLW_bias_reg[3]_i_933_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_1408_n_0\
    );
\cnt_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \^score_stage2_e1\,
      I1 => notcollision2,
      I2 => cnt_reg_1(0),
      I3 => sw(0),
      I4 => cnt_reg_2(0),
      O => \cnt_i_1__4_n_0\
    );
cnt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \cnt_i_1__4_n_0\,
      Q => \^score_stage2_e1\,
      R => '0'
    );
\notcollision_i_13__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \notcollision_reg_i_3__4\(15),
      I2 => \notcollision_reg_i_3__4\(14),
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x_reg[15]_1\(3)
    );
notcollision_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \notcollision_reg_i_3__4\(13),
      I2 => \notcollision_reg_i_3__4\(12),
      I3 => \^sprite_x_reg[12]_0\(3),
      O => \sprite_x_reg[15]_1\(2)
    );
notcollision_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(2),
      I1 => \notcollision_reg_i_3__4\(11),
      I2 => \notcollision_reg_i_3__4\(10),
      I3 => \^sprite_x_reg[12]_0\(1),
      O => \sprite_x_reg[15]_1\(1)
    );
notcollision_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(0),
      I1 => \notcollision_reg_i_3__4\(9),
      I2 => \notcollision_reg_i_3__4\(8),
      I3 => \^sprite_x_reg[8]_0\(2),
      O => \sprite_x_reg[15]_1\(0)
    );
\notcollision_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \^notcollision_4\,
      I1 => notcollision2,
      I2 => cnt_reg_1(0),
      I3 => sw(0),
      I4 => cnt_reg_2(0),
      O => \notcollision_i_1__4_n_0\
    );
notcollision_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[8]_0\(1),
      I1 => \notcollision_reg_i_3__4\(7),
      I2 => \^sprite_x_reg[6]_0\(0),
      I3 => \notcollision_reg_i_3__4\(6),
      O => \sprite_x_reg[7]_1\(3)
    );
\notcollision_i_37__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[4]_0\,
      I1 => \notcollision_reg_i_3__4\(4),
      I2 => \notcollision_reg_i_3__4\(5),
      I3 => \^sprite_x_reg[8]_0\(0),
      O => \sprite_x_reg[7]_1\(2)
    );
\notcollision_i_38__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \notcollision_reg_i_3__4\(2),
      I2 => \^sprite_x_reg[3]_0\,
      I3 => \notcollision_reg_i_3__4\(3),
      O => \sprite_x_reg[7]_1\(1)
    );
\notcollision_i_39__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \notcollision_reg_i_3__4\(0),
      I2 => \^sprite_x_reg[1]_0\,
      I3 => \notcollision_reg_i_3__4\(1),
      O => \sprite_x_reg[7]_1\(0)
    );
\notcollision_i_48__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \notcollision_reg_i_3__4\(2),
      I2 => \notcollision_reg_i_3__4\(3),
      I3 => \^sprite_x_reg[3]_0\,
      O => \notcollision_i_48__4_n_0\
    );
\notcollision_i_49__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \notcollision_reg_i_3__4\(0),
      I2 => \notcollision_reg_i_3__4\(1),
      I3 => \^sprite_x_reg[1]_0\,
      O => \notcollision_i_49__4_n_0\
    );
\notcollision_i_51__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[4]_0\,
      I1 => \notcollision_reg_i_3__4\(4),
      I2 => \^o\(0),
      I3 => \notcollision_reg_i_3__4\(5),
      O => \notcollision_i_51__4_n_0\
    );
\notcollision_i_52__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \notcollision_reg_i_3__4\(2),
      I2 => \^sprite_x_reg[3]_0\,
      I3 => \notcollision_reg_i_3__4\(3),
      O => \notcollision_i_52__4_n_0\
    );
\notcollision_i_53__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \notcollision_reg_i_3__4\(0),
      I2 => \^sprite_x_reg[1]_0\,
      I3 => \notcollision_reg_i_3__4\(1),
      O => \notcollision_i_53__4_n_0\
    );
\notcollision_i_55__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[6]_0\(0),
      O => \notcollision_i_55__4_n_0\
    );
\notcollision_i_7__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => notcollision_reg_i_6_n_0,
      O => \notcollision_i_7__4_n_0\
    );
notcollision_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \notcollision_i_1__4_n_0\,
      Q => \^notcollision_4\,
      R => '0'
    );
notcollision_reg_i_22: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[6]_1\(0),
      CO(2) => notcollision_reg_i_22_n_1,
      CO(1) => notcollision_reg_i_22_n_2,
      CO(0) => notcollision_reg_i_22_n_3,
      CYINIT => '0',
      DI(3 downto 2) => \notcollision_reg_i_5__4\(1 downto 0),
      DI(1) => \notcollision_i_48__4_n_0\,
      DI(0) => \notcollision_i_49__4_n_0\,
      O(3 downto 0) => NLW_notcollision_reg_i_22_O_UNCONNECTED(3 downto 0),
      S(3) => \notcollision_reg_i_5__4_0\(0),
      S(2) => \notcollision_i_51__4_n_0\,
      S(1) => \notcollision_i_52__4_n_0\,
      S(0) => \notcollision_i_53__4_n_0\
    );
\notcollision_reg_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => notcollision_reg_0(0),
      CO(3 downto 1) => \NLW_notcollision_reg_i_2__4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => notcollision2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => notcollision_reg_i_6_n_0,
      O(3 downto 0) => \NLW_notcollision_reg_i_2__4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \notcollision_i_7__4_n_0\
    );
notcollision_reg_i_31: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_54__4_n_0\,
      CO(3) => notcollision_reg_i_31_n_0,
      CO(2) => notcollision_reg_i_31_n_1,
      CO(1) => notcollision_reg_i_31_n_2,
      CO(0) => notcollision_reg_i_31_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sprite_x_reg[12]_1\(3 downto 0),
      S(3 downto 0) => \^sprite_x_reg[12]_0\(3 downto 0)
    );
\notcollision_reg_i_54__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_54__4_n_0\,
      CO(2) => \notcollision_reg_i_54__4_n_1\,
      CO(1) => \notcollision_reg_i_54__4_n_2\,
      CO(0) => \notcollision_reg_i_54__4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^sprite_x_reg[6]_0\(0),
      DI(0) => '0',
      O(3 downto 0) => \^o\(3 downto 0),
      S(3 downto 2) => \^sprite_x_reg[8]_0\(2 downto 1),
      S(1) => \notcollision_i_55__4_n_0\,
      S(0) => \^sprite_x_reg[8]_0\(0)
    );
notcollision_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => notcollision_reg_i_31_n_0,
      CO(3) => notcollision_reg_i_6_n_0,
      CO(2) => NLW_notcollision_reg_i_6_CO_UNCONNECTED(2),
      CO(1) => notcollision_reg_i_6_n_2,
      CO(0) => notcollision_reg_i_6_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_notcollision_reg_i_6_O_UNCONNECTED(3),
      O(2 downto 0) => \sprite_x_reg[15]_3\(2 downto 0),
      S(3) => '1',
      S(2 downto 0) => \^sprite_x_reg[15]_0\(2 downto 0)
    );
\sprite_x[0]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[3]_0\,
      O => \sprite_x[0]_i_2__4_n_0\
    );
\sprite_x[0]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[2]_0\,
      O => \sprite_x[0]_i_3__4_n_0\
    );
\sprite_x[0]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[1]_0\,
      O => \sprite_x[0]_i_4__4_n_0\
    );
\sprite_x[0]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      O => \sprite_x[0]_i_5__4_n_0\
    );
\sprite_x[12]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(2),
      O => \sprite_x[12]_i_2__4_n_0\
    );
\sprite_x[12]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x[12]_i_3__4_n_0\
    );
\sprite_x[12]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(0),
      O => \sprite_x[12]_i_4__4_n_0\
    );
\sprite_x[12]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(3),
      O => \sprite_x[12]_i_5__4_n_0\
    );
\sprite_x[4]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[8]_0\(1),
      O => \sprite_x[4]_i_2__8_n_0\
    );
\sprite_x[4]_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[6]_0\(0),
      O => \sprite_x[4]_i_3__8_n_0\
    );
\sprite_x[4]_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[8]_0\(0),
      O => \sprite_x[4]_i_4__9_n_0\
    );
\sprite_x[4]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[4]_0\,
      O => \sprite_x[4]_i_5__5_n_0\
    );
\sprite_x[8]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(2),
      O => \sprite_x[8]_i_2__4_n_0\
    );
\sprite_x[8]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(1),
      O => \sprite_x[8]_i_3__5_n_0\
    );
\sprite_x[8]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(0),
      O => \sprite_x[8]_i_4__4_n_0\
    );
\sprite_x[8]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[8]_0\(2),
      O => \sprite_x[8]_i_5__5_n_0\
    );
\sprite_x_direction_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAEAAAEAAAEAAA"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \sprite_x_direction_i_2__4_n_0\,
      I2 => \sprite_x_direction_i_3__4_n_0\,
      I3 => \sprite_x_direction_i_4__4_n_0\,
      I4 => \sprite_x_direction_i_5__4_n_0\,
      I5 => \sprite_x_direction_i_6__4_n_0\,
      O => \sprite_x_direction_i_1__4_n_0\
    );
\sprite_x_direction_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \^sprite_x_reg[3]_0\,
      I1 => \^sprite_x_reg[2]_0\,
      I2 => \^sprite_x_reg[6]_0\(0),
      I3 => \^sprite_x_reg[4]_0\,
      I4 => \sprite_x_direction_i_7__4_n_0\,
      O => \sprite_x_direction_i_2__4_n_0\
    );
\sprite_x_direction_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(2),
      I1 => \^sprite_x_reg[12]_0\(1),
      I2 => \^sprite_x_reg[12]_0\(0),
      I3 => \^sprite_x_reg[8]_0\(2),
      O => \sprite_x_direction_i_3__4_n_0\
    );
\sprite_x_direction_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \^sprite_x_reg[15]_0\(1),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \^sprite_x_reg[12]_0\(3),
      O => \sprite_x_direction_i_4__4_n_0\
    );
\sprite_x_direction_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(2),
      I1 => \^sprite_x_reg[12]_0\(1),
      I2 => \^sprite_x_reg[12]_0\(0),
      I3 => \^sprite_x_reg[8]_0\(2),
      O => \sprite_x_direction_i_5__4_n_0\
    );
\sprite_x_direction_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^sprite_x_reg[3]_0\,
      I1 => \^sprite_x_reg[2]_0\,
      I2 => \^sprite_x_reg[6]_0\(0),
      I3 => \^sprite_x_reg[4]_0\,
      I4 => \sprite_x_direction_i_8__3_n_0\,
      O => \sprite_x_direction_i_6__4_n_0\
    );
\sprite_x_direction_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^sprite_x_reg[8]_0\(0),
      I1 => \^sprite_x_reg[8]_0\(1),
      I2 => \^sprite_x_reg[0]_0\,
      I3 => \^sprite_x_reg[1]_0\,
      O => \sprite_x_direction_i_7__4_n_0\
    );
\sprite_x_direction_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^sprite_x_reg[8]_0\(1),
      I1 => \^sprite_x_reg[8]_0\(0),
      I2 => \^sprite_x_reg[1]_0\,
      I3 => \^sprite_x_reg[0]_0\,
      O => \sprite_x_direction_i_8__3_n_0\
    );
sprite_x_direction_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_direction_i_1__4_n_0\,
      Q => sprite_x_direction,
      R => '0'
    );
\sprite_x_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__4_n_7\,
      Q => \^sprite_x_reg[0]_0\,
      R => '0'
    );
\sprite_x_reg[0]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[0]_i_1__4_n_0\,
      CO(2) => \sprite_x_reg[0]_i_1__4_n_1\,
      CO(1) => \sprite_x_reg[0]_i_1__4_n_2\,
      CO(0) => \sprite_x_reg[0]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => '1',
      O(3) => \sprite_x_reg[0]_i_1__4_n_4\,
      O(2) => \sprite_x_reg[0]_i_1__4_n_5\,
      O(1) => \sprite_x_reg[0]_i_1__4_n_6\,
      O(0) => \sprite_x_reg[0]_i_1__4_n_7\,
      S(3) => \sprite_x[0]_i_2__4_n_0\,
      S(2) => \sprite_x[0]_i_3__4_n_0\,
      S(1) => \sprite_x[0]_i_4__4_n_0\,
      S(0) => \sprite_x[0]_i_5__4_n_0\
    );
\sprite_x_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__4_n_5\,
      Q => \^sprite_x_reg[12]_0\(1),
      R => '0'
    );
\sprite_x_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__4_n_4\,
      Q => \^sprite_x_reg[12]_0\(2),
      R => '0'
    );
\sprite_x_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__4_n_7\,
      Q => \^sprite_x_reg[12]_0\(3),
      R => '0'
    );
\sprite_x_reg[12]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[8]_i_1__4_n_0\,
      CO(3) => \NLW_sprite_x_reg[12]_i_1__4_CO_UNCONNECTED\(3),
      CO(2) => \sprite_x_reg[12]_i_1__4_n_1\,
      CO(1) => \sprite_x_reg[12]_i_1__4_n_2\,
      CO(0) => \sprite_x_reg[12]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[12]_i_1__4_n_4\,
      O(2) => \sprite_x_reg[12]_i_1__4_n_5\,
      O(1) => \sprite_x_reg[12]_i_1__4_n_6\,
      O(0) => \sprite_x_reg[12]_i_1__4_n_7\,
      S(3) => \sprite_x[12]_i_2__4_n_0\,
      S(2) => \sprite_x[12]_i_3__4_n_0\,
      S(1) => \sprite_x[12]_i_4__4_n_0\,
      S(0) => \sprite_x[12]_i_5__4_n_0\
    );
\sprite_x_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__4_n_6\,
      Q => \^sprite_x_reg[15]_0\(0),
      R => '0'
    );
\sprite_x_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__4_n_5\,
      Q => \^sprite_x_reg[15]_0\(1),
      R => '0'
    );
\sprite_x_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__4_n_4\,
      Q => \^sprite_x_reg[15]_0\(2),
      R => '0'
    );
\sprite_x_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__4_n_6\,
      Q => \^sprite_x_reg[1]_0\,
      R => '0'
    );
\sprite_x_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__4_n_5\,
      Q => \^sprite_x_reg[2]_0\,
      R => '0'
    );
\sprite_x_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__4_n_4\,
      Q => \^sprite_x_reg[3]_0\,
      R => '0'
    );
\sprite_x_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__4_n_7\,
      Q => \^sprite_x_reg[4]_0\,
      R => '0'
    );
\sprite_x_reg[4]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[0]_i_1__4_n_0\,
      CO(3) => \sprite_x_reg[4]_i_1__4_n_0\,
      CO(2) => \sprite_x_reg[4]_i_1__4_n_1\,
      CO(1) => \sprite_x_reg[4]_i_1__4_n_2\,
      CO(0) => \sprite_x_reg[4]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[4]_i_1__4_n_4\,
      O(2) => \sprite_x_reg[4]_i_1__4_n_5\,
      O(1) => \sprite_x_reg[4]_i_1__4_n_6\,
      O(0) => \sprite_x_reg[4]_i_1__4_n_7\,
      S(3) => \sprite_x[4]_i_2__8_n_0\,
      S(2) => \sprite_x[4]_i_3__8_n_0\,
      S(1) => \sprite_x[4]_i_4__9_n_0\,
      S(0) => \sprite_x[4]_i_5__5_n_0\
    );
\sprite_x_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__4_n_6\,
      Q => \^sprite_x_reg[8]_0\(0),
      R => '0'
    );
\sprite_x_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__4_n_5\,
      Q => \^sprite_x_reg[6]_0\(0),
      R => '0'
    );
\sprite_x_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__4_n_4\,
      Q => \^sprite_x_reg[8]_0\(1),
      R => '0'
    );
\sprite_x_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__4_n_7\,
      Q => \^sprite_x_reg[8]_0\(2),
      R => '0'
    );
\sprite_x_reg[8]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[4]_i_1__4_n_0\,
      CO(3) => \sprite_x_reg[8]_i_1__4_n_0\,
      CO(2) => \sprite_x_reg[8]_i_1__4_n_1\,
      CO(1) => \sprite_x_reg[8]_i_1__4_n_2\,
      CO(0) => \sprite_x_reg[8]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[8]_i_1__4_n_4\,
      O(2) => \sprite_x_reg[8]_i_1__4_n_5\,
      O(1) => \sprite_x_reg[8]_i_1__4_n_6\,
      O(0) => \sprite_x_reg[8]_i_1__4_n_7\,
      S(3) => \sprite_x[8]_i_2__4_n_0\,
      S(2) => \sprite_x[8]_i_3__5_n_0\,
      S(1) => \sprite_x[8]_i_4__4_n_0\,
      S(0) => \sprite_x[8]_i_5__5_n_0\
    );
\sprite_x_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__4_n_6\,
      Q => \^sprite_x_reg[12]_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e2 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    notcollision_5 : out STD_LOGIC;
    score_stage2_e2 : out STD_LOGIC;
    shoot_signal_stage2_e2 : out STD_LOGIC;
    \sprite_x_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_0 : out STD_LOGIC;
    v_sync : in STD_LOGIC;
    \bias_reg[3]_i_1434\ : in STD_LOGIC;
    \bias_reg[3]_i_1434_0\ : in STD_LOGIC;
    \notcollision_reg_i_3__5\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[3]_i_2154\ : in STD_LOGIC;
    \bias_reg[3]_i_938\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \bias_reg[3]_i_2154_0\ : in STD_LOGIC;
    \bias_reg[3]_i_1434_1\ : in STD_LOGIC;
    \bias_reg[3]_i_1434_2\ : in STD_LOGIC;
    \notcollision_reg_i_5__5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \notcollision_reg_i_5__5_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    notcollision_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[3]_i_565\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sw : in STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sprite_shoot_y_stage2_e2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    score_e5 : in STD_LOGIC;
    score_stage2_e1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e2 : entity is "sprite_compositor_stage2_e2";
end design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e2;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e2 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \bias[3]_i_1433_n_0\ : STD_LOGIC;
  signal \cnt_i_1__5_n_0\ : STD_LOGIC;
  signal notcollision2 : STD_LOGIC;
  signal \^notcollision_5\ : STD_LOGIC;
  signal \notcollision_i_1__5_n_0\ : STD_LOGIC;
  signal \notcollision_i_48__5_n_0\ : STD_LOGIC;
  signal \notcollision_i_49__5_n_0\ : STD_LOGIC;
  signal \notcollision_i_51__5_n_0\ : STD_LOGIC;
  signal \notcollision_i_52__5_n_0\ : STD_LOGIC;
  signal \notcollision_i_53__5_n_0\ : STD_LOGIC;
  signal \notcollision_i_55__5_n_0\ : STD_LOGIC;
  signal \notcollision_i_7__5_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_22__0_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_22__0_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_22__0_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_31__0_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_31__0_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_31__0_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_31__0_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_54__5_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_54__5_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_54__5_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_54__5_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_6__0_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_6__0_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_6__0_n_3\ : STD_LOGIC;
  signal \^score_stage2_e2\ : STD_LOGIC;
  signal \shoot_i_1__2_n_0\ : STD_LOGIC;
  signal \shoot_i_2__2_n_0\ : STD_LOGIC;
  signal \shoot_i_3__2_n_0\ : STD_LOGIC;
  signal \shoot_i_4__2_n_0\ : STD_LOGIC;
  signal \shoot_i_5__2_n_0\ : STD_LOGIC;
  signal \shoot_i_6__2_n_0\ : STD_LOGIC;
  signal \^shoot_signal_stage2_e2\ : STD_LOGIC;
  signal \sprite_x[0]_i_2__5_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_3__5_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_4__5_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_5__5_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_2__5_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_3__5_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_4__5_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_5__5_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_2__10_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_3__10_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_4__11_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_5__6_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_2__5_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_3__6_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_4__5_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_5__6_n_0\ : STD_LOGIC;
  signal sprite_x_direction : STD_LOGIC;
  signal \sprite_x_direction_i_1__5_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_2__5_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_3__5_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_4__5_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_5__5_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_6__5_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_7__5_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_8__4_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__5_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__5_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__5_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__5_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__5_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__5_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__5_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__5_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__5_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__5_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__5_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__5_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__5_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__5_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \sprite_x_reg[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__5_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__5_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__5_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__5_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__5_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__5_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__5_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[6]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sprite_x_reg[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__5_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__5_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__5_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__5_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__5_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__5_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__5_n_7\ : STD_LOGIC;
  signal \NLW_bias_reg[3]_i_937_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_937_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_22__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_2__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_notcollision_reg_i_2__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_6__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_notcollision_reg_i_6__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_x_reg[12]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_937\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_22__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_2__5\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \shoot_i_5__2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_1__5\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_4__5\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_5__5\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_6__5\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_7__5\ : label is "soft_lutpair184";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sprite_x_reg[0]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[12]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[4]_i_1__5\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[8]_i_1__5\ : label is 11;
begin
  D(0) <= \^d\(0);
  notcollision_5 <= \^notcollision_5\;
  score_stage2_e2 <= \^score_stage2_e2\;
  shoot_signal_stage2_e2 <= \^shoot_signal_stage2_e2\;
  \sprite_x_reg[15]_0\(14 downto 0) <= \^sprite_x_reg[15]_0\(14 downto 0);
  \sprite_x_reg[6]_0\(3 downto 0) <= \^sprite_x_reg[6]_0\(3 downto 0);
\bias[3]_i_1394\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^score_stage2_e2\,
      I1 => score_e5,
      I2 => score_stage2_e1,
      O => cnt_reg_0
    );
\bias[3]_i_1433\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \notcollision_reg_i_6__0_n_0\,
      O => \bias[3]_i_1433_n_0\
    );
\bias[3]_i_1439\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_938\(9),
      I2 => \bias_reg[3]_i_938\(8),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \sprite_x_reg[15]_2\(3)
    );
\bias[3]_i_1440\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_938\(7),
      I2 => \bias_reg[3]_i_938\(6),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \sprite_x_reg[15]_2\(2)
    );
\bias[3]_i_1441\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_938\(5),
      I2 => \bias_reg[3]_i_938\(4),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \sprite_x_reg[15]_2\(1)
    );
\bias[3]_i_1442\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_938\(3),
      I2 => \bias_reg[3]_i_938\(2),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \sprite_x_reg[15]_2\(0)
    );
\bias[3]_i_2167\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \bias_reg[3]_i_1434_1\,
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => \bias_reg[3]_i_1434_2\,
      O => \sprite_x_reg[7]_0\(3)
    );
\bias[3]_i_2168\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_1434\,
      I2 => \^sprite_x_reg[15]_0\(4),
      I3 => \bias_reg[3]_i_1434_0\,
      O => \sprite_x_reg[7]_0\(2)
    );
\bias[3]_i_2169\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_938\(1),
      I2 => \^sprite_x_reg[15]_0\(2),
      I3 => \bias_reg[3]_i_2154_0\,
      O => \sprite_x_reg[7]_0\(1)
    );
\bias[3]_i_2170\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(0),
      I1 => \bias_reg[3]_i_2154\,
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \bias_reg[3]_i_938\(0),
      O => \sprite_x_reg[7]_0\(0)
    );
\bias[3]_i_2795\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_938\(1),
      I2 => \bias_reg[3]_i_2154_0\,
      I3 => \^sprite_x_reg[15]_0\(2),
      O => \sprite_x_reg[2]_0\(1)
    );
\bias[3]_i_2796\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^d\(0),
      I1 => \bias_reg[3]_i_2154\,
      I2 => \bias_reg[3]_i_938\(0),
      I3 => \^sprite_x_reg[15]_0\(0),
      O => \sprite_x_reg[2]_0\(0)
    );
\bias[3]_i_2799\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_938\(1),
      I2 => \^sprite_x_reg[15]_0\(2),
      I3 => \bias_reg[3]_i_2154_0\,
      O => \sprite_x_reg[2]_1\(1)
    );
\bias[3]_i_2800\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(0),
      I1 => \bias_reg[3]_i_2154\,
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \bias_reg[3]_i_938\(0),
      O => \sprite_x_reg[2]_1\(0)
    );
\bias_reg[3]_i_937\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias[3]_i_565\(0),
      CO(3 downto 1) => \NLW_bias_reg[3]_i_937_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_x_reg[15]_4\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \notcollision_reg_i_6__0_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_937_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_1433_n_0\
    );
\cnt_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \^score_stage2_e2\,
      I1 => notcollision2,
      I2 => cnt_reg_1(0),
      I3 => sw(0),
      I4 => cnt_reg_2(0),
      O => \cnt_i_1__5_n_0\
    );
cnt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \cnt_i_1__5_n_0\,
      Q => \^score_stage2_e2\,
      R => '0'
    );
\notcollision_i_13__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \notcollision_reg_i_3__5\(15),
      I2 => \notcollision_reg_i_3__5\(14),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \sprite_x_reg[15]_1\(3)
    );
\notcollision_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \notcollision_reg_i_3__5\(13),
      I2 => \notcollision_reg_i_3__5\(12),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \sprite_x_reg[15]_1\(2)
    );
\notcollision_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \notcollision_reg_i_3__5\(11),
      I2 => \notcollision_reg_i_3__5\(10),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \sprite_x_reg[15]_1\(1)
    );
\notcollision_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \notcollision_reg_i_3__5\(9),
      I2 => \notcollision_reg_i_3__5\(8),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \sprite_x_reg[15]_1\(0)
    );
\notcollision_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \^notcollision_5\,
      I1 => notcollision2,
      I2 => cnt_reg_1(0),
      I3 => sw(0),
      I4 => cnt_reg_2(0),
      O => \notcollision_i_1__5_n_0\
    );
\notcollision_i_36__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \notcollision_reg_i_3__5\(7),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => \notcollision_reg_i_3__5\(6),
      O => \sprite_x_reg[7]_1\(3)
    );
\notcollision_i_37__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \notcollision_reg_i_3__5\(4),
      I2 => \notcollision_reg_i_3__5\(5),
      I3 => \^sprite_x_reg[15]_0\(4),
      O => \sprite_x_reg[7]_1\(2)
    );
\notcollision_i_38__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \notcollision_reg_i_3__5\(2),
      I2 => \^sprite_x_reg[15]_0\(2),
      I3 => \notcollision_reg_i_3__5\(3),
      O => \sprite_x_reg[7]_1\(1)
    );
\notcollision_i_39__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(0),
      I1 => \notcollision_reg_i_3__5\(0),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \notcollision_reg_i_3__5\(1),
      O => \sprite_x_reg[7]_1\(0)
    );
\notcollision_i_48__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \notcollision_reg_i_3__5\(2),
      I2 => \notcollision_reg_i_3__5\(3),
      I3 => \^sprite_x_reg[15]_0\(2),
      O => \notcollision_i_48__5_n_0\
    );
\notcollision_i_49__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^d\(0),
      I1 => \notcollision_reg_i_3__5\(0),
      I2 => \notcollision_reg_i_3__5\(1),
      I3 => \^sprite_x_reg[15]_0\(0),
      O => \notcollision_i_49__5_n_0\
    );
\notcollision_i_51__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \notcollision_reg_i_3__5\(4),
      I2 => \^sprite_x_reg[6]_0\(0),
      I3 => \notcollision_reg_i_3__5\(5),
      O => \notcollision_i_51__5_n_0\
    );
\notcollision_i_52__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \notcollision_reg_i_3__5\(2),
      I2 => \^sprite_x_reg[15]_0\(2),
      I3 => \notcollision_reg_i_3__5\(3),
      O => \notcollision_i_52__5_n_0\
    );
\notcollision_i_53__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^d\(0),
      I1 => \notcollision_reg_i_3__5\(0),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \notcollision_reg_i_3__5\(1),
      O => \notcollision_i_53__5_n_0\
    );
\notcollision_i_55__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      O => \notcollision_i_55__5_n_0\
    );
\notcollision_i_7__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \notcollision_reg_i_6__0_n_0\,
      O => \notcollision_i_7__5_n_0\
    );
notcollision_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \notcollision_i_1__5_n_0\,
      Q => \^notcollision_5\,
      R => '0'
    );
\notcollision_reg_i_22__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[6]_1\(0),
      CO(2) => \notcollision_reg_i_22__0_n_1\,
      CO(1) => \notcollision_reg_i_22__0_n_2\,
      CO(0) => \notcollision_reg_i_22__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \notcollision_reg_i_5__5\(1 downto 0),
      DI(1) => \notcollision_i_48__5_n_0\,
      DI(0) => \notcollision_i_49__5_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_22__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_reg_i_5__5_0\(0),
      S(2) => \notcollision_i_51__5_n_0\,
      S(1) => \notcollision_i_52__5_n_0\,
      S(0) => \notcollision_i_53__5_n_0\
    );
\notcollision_reg_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => notcollision_reg_0(0),
      CO(3 downto 1) => \NLW_notcollision_reg_i_2__5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => notcollision2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \notcollision_reg_i_6__0_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_2__5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \notcollision_i_7__5_n_0\
    );
\notcollision_reg_i_31__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_54__5_n_0\,
      CO(3) => \notcollision_reg_i_31__0_n_0\,
      CO(2) => \notcollision_reg_i_31__0_n_1\,
      CO(1) => \notcollision_reg_i_31__0_n_2\,
      CO(0) => \notcollision_reg_i_31__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sprite_x_reg[12]_0\(3 downto 0),
      S(3 downto 0) => \^sprite_x_reg[15]_0\(11 downto 8)
    );
\notcollision_reg_i_54__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_54__5_n_0\,
      CO(2) => \notcollision_reg_i_54__5_n_1\,
      CO(1) => \notcollision_reg_i_54__5_n_2\,
      CO(0) => \notcollision_reg_i_54__5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^sprite_x_reg[15]_0\(5),
      DI(0) => '0',
      O(3 downto 0) => \^sprite_x_reg[6]_0\(3 downto 0),
      S(3 downto 2) => \^sprite_x_reg[15]_0\(7 downto 6),
      S(1) => \notcollision_i_55__5_n_0\,
      S(0) => \^sprite_x_reg[15]_0\(4)
    );
\notcollision_reg_i_6__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_31__0_n_0\,
      CO(3) => \notcollision_reg_i_6__0_n_0\,
      CO(2) => \NLW_notcollision_reg_i_6__0_CO_UNCONNECTED\(2),
      CO(1) => \notcollision_reg_i_6__0_n_2\,
      CO(0) => \notcollision_reg_i_6__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_notcollision_reg_i_6__0_O_UNCONNECTED\(3),
      O(2 downto 0) => \sprite_x_reg[15]_3\(2 downto 0),
      S(3) => '1',
      S(2 downto 0) => \^sprite_x_reg[15]_0\(14 downto 12)
    );
\shoot_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF008080FF000000"
    )
        port map (
      I0 => \shoot_i_2__2_n_0\,
      I1 => \shoot_i_3__2_n_0\,
      I2 => \shoot_i_4__2_n_0\,
      I3 => \^shoot_signal_stage2_e2\,
      I4 => \shoot_i_5__2_n_0\,
      I5 => \^notcollision_5\,
      O => \shoot_i_1__2_n_0\
    );
\shoot_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \^sprite_x_reg[15]_0\(12),
      I4 => \^sprite_x_reg[15]_0\(14),
      I5 => \^sprite_x_reg[15]_0\(13),
      O => \shoot_i_2__2_n_0\
    );
\shoot_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \^sprite_x_reg[15]_0\(1),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \^d\(0),
      I4 => \shoot_i_6__2_n_0\,
      O => \shoot_i_3__2_n_0\
    );
\shoot_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \^sprite_x_reg[15]_0\(3),
      O => \shoot_i_4__2_n_0\
    );
\shoot_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sprite_x_direction_i_2__5_n_0\,
      I1 => \sprite_x_direction_i_3__5_n_0\,
      O => \shoot_i_5__2_n_0\
    );
\shoot_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \^sprite_x_reg[15]_0\(7),
      I2 => \^sprite_x_reg[15]_0\(4),
      I3 => \^sprite_x_reg[15]_0\(6),
      O => \shoot_i_6__2_n_0\
    );
shoot_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \shoot_i_1__2_n_0\,
      Q => \^shoot_signal_stage2_e2\,
      R => '0'
    );
\sprite_x[0]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(2),
      O => \sprite_x[0]_i_2__5_n_0\
    );
\sprite_x[0]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x[0]_i_3__5_n_0\
    );
\sprite_x[0]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(0),
      O => \sprite_x[0]_i_4__5_n_0\
    );
\sprite_x[0]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \sprite_x[0]_i_5__5_n_0\
    );
\sprite_x[12]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(14),
      O => \sprite_x[12]_i_2__5_n_0\
    );
\sprite_x[12]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(13),
      O => \sprite_x[12]_i_3__5_n_0\
    );
\sprite_x[12]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(12),
      O => \sprite_x[12]_i_4__5_n_0\
    );
\sprite_x[12]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(11),
      O => \sprite_x[12]_i_5__5_n_0\
    );
\sprite_x[4]_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(6),
      O => \sprite_x[4]_i_2__10_n_0\
    );
\sprite_x[4]_i_2__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      O => \sprite_x_reg[4]_0\(2)
    );
\sprite_x[4]_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(5),
      O => \sprite_x[4]_i_3__10_n_0\
    );
\sprite_x[4]_i_3__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      O => \sprite_x_reg[4]_0\(1)
    );
\sprite_x[4]_i_4__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x_reg[4]_0\(0)
    );
\sprite_x[4]_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(4),
      O => \sprite_x[4]_i_4__11_n_0\
    );
\sprite_x[4]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(3),
      O => \sprite_x[4]_i_5__6_n_0\
    );
\sprite_x[8]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(10),
      O => \sprite_x[8]_i_2__5_n_0\
    );
\sprite_x[8]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(9),
      O => \sprite_x[8]_i_3__6_n_0\
    );
\sprite_x[8]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(8),
      O => \sprite_x[8]_i_4__5_n_0\
    );
\sprite_x[8]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(7),
      O => \sprite_x[8]_i_5__6_n_0\
    );
\sprite_x_direction_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \sprite_x_direction_i_2__5_n_0\,
      I2 => \sprite_x_direction_i_3__5_n_0\,
      O => \sprite_x_direction_i_1__5_n_0\
    );
\sprite_x_direction_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \sprite_x_direction_i_4__5_n_0\,
      I1 => \^sprite_x_reg[15]_0\(3),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => \^sprite_x_reg[15]_0\(2),
      I4 => \^sprite_x_reg[15]_0\(1),
      I5 => \sprite_x_direction_i_5__5_n_0\,
      O => \sprite_x_direction_i_2__5_n_0\
    );
\sprite_x_direction_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \sprite_x_direction_i_6__5_n_0\,
      I1 => \^sprite_x_reg[15]_0\(3),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => \^sprite_x_reg[15]_0\(1),
      I4 => \^sprite_x_reg[15]_0\(2),
      I5 => \sprite_x_direction_i_7__5_n_0\,
      O => \sprite_x_direction_i_3__5_n_0\
    );
\sprite_x_direction_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => \^d\(0),
      I3 => \^sprite_x_reg[15]_0\(0),
      O => \sprite_x_direction_i_4__5_n_0\
    );
\sprite_x_direction_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \sprite_x_direction_i_8__4_n_0\,
      I1 => \^sprite_x_reg[15]_0\(8),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \^sprite_x_reg[15]_0\(9),
      I4 => \^sprite_x_reg[15]_0\(10),
      O => \sprite_x_direction_i_5__5_n_0\
    );
\sprite_x_direction_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => \^d\(0),
      I3 => \^sprite_x_reg[15]_0\(0),
      O => \sprite_x_direction_i_6__5_n_0\
    );
\sprite_x_direction_i_7__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \sprite_x_direction_i_8__4_n_0\,
      I1 => \^sprite_x_reg[15]_0\(7),
      I2 => \^sprite_x_reg[15]_0\(8),
      I3 => \^sprite_x_reg[15]_0\(9),
      I4 => \^sprite_x_reg[15]_0\(10),
      O => \sprite_x_direction_i_7__5_n_0\
    );
\sprite_x_direction_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \^sprite_x_reg[15]_0\(13),
      I2 => \^sprite_x_reg[15]_0\(12),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \sprite_x_direction_i_8__4_n_0\
    );
sprite_x_direction_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_direction_i_1__5_n_0\,
      Q => sprite_x_direction,
      R => '0'
    );
\sprite_x_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__5_n_7\,
      Q => \^d\(0),
      R => '0'
    );
\sprite_x_reg[0]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[0]_i_1__5_n_0\,
      CO(2) => \sprite_x_reg[0]_i_1__5_n_1\,
      CO(1) => \sprite_x_reg[0]_i_1__5_n_2\,
      CO(0) => \sprite_x_reg[0]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => '1',
      O(3) => \sprite_x_reg[0]_i_1__5_n_4\,
      O(2) => \sprite_x_reg[0]_i_1__5_n_5\,
      O(1) => \sprite_x_reg[0]_i_1__5_n_6\,
      O(0) => \sprite_x_reg[0]_i_1__5_n_7\,
      S(3) => \sprite_x[0]_i_2__5_n_0\,
      S(2) => \sprite_x[0]_i_3__5_n_0\,
      S(1) => \sprite_x[0]_i_4__5_n_0\,
      S(0) => \sprite_x[0]_i_5__5_n_0\
    );
\sprite_x_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__5_n_5\,
      Q => \^sprite_x_reg[15]_0\(9),
      R => '0'
    );
\sprite_x_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__5_n_4\,
      Q => \^sprite_x_reg[15]_0\(10),
      R => '0'
    );
\sprite_x_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__5_n_7\,
      Q => \^sprite_x_reg[15]_0\(11),
      R => '0'
    );
\sprite_x_reg[12]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[8]_i_1__5_n_0\,
      CO(3) => \NLW_sprite_x_reg[12]_i_1__5_CO_UNCONNECTED\(3),
      CO(2) => \sprite_x_reg[12]_i_1__5_n_1\,
      CO(1) => \sprite_x_reg[12]_i_1__5_n_2\,
      CO(0) => \sprite_x_reg[12]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[12]_i_1__5_n_4\,
      O(2) => \sprite_x_reg[12]_i_1__5_n_5\,
      O(1) => \sprite_x_reg[12]_i_1__5_n_6\,
      O(0) => \sprite_x_reg[12]_i_1__5_n_7\,
      S(3) => \sprite_x[12]_i_2__5_n_0\,
      S(2) => \sprite_x[12]_i_3__5_n_0\,
      S(1) => \sprite_x[12]_i_4__5_n_0\,
      S(0) => \sprite_x[12]_i_5__5_n_0\
    );
\sprite_x_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__5_n_6\,
      Q => \^sprite_x_reg[15]_0\(12),
      R => '0'
    );
\sprite_x_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__5_n_5\,
      Q => \^sprite_x_reg[15]_0\(13),
      R => '0'
    );
\sprite_x_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__5_n_4\,
      Q => \^sprite_x_reg[15]_0\(14),
      R => '0'
    );
\sprite_x_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__5_n_6\,
      Q => \^sprite_x_reg[15]_0\(0),
      R => '0'
    );
\sprite_x_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__5_n_5\,
      Q => \^sprite_x_reg[15]_0\(1),
      R => '0'
    );
\sprite_x_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__5_n_4\,
      Q => \^sprite_x_reg[15]_0\(2),
      R => '0'
    );
\sprite_x_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__5_n_7\,
      Q => \^sprite_x_reg[15]_0\(3),
      R => '0'
    );
\sprite_x_reg[4]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[0]_i_1__5_n_0\,
      CO(3) => \sprite_x_reg[4]_i_1__5_n_0\,
      CO(2) => \sprite_x_reg[4]_i_1__5_n_1\,
      CO(1) => \sprite_x_reg[4]_i_1__5_n_2\,
      CO(0) => \sprite_x_reg[4]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[4]_i_1__5_n_4\,
      O(2) => \sprite_x_reg[4]_i_1__5_n_5\,
      O(1) => \sprite_x_reg[4]_i_1__5_n_6\,
      O(0) => \sprite_x_reg[4]_i_1__5_n_7\,
      S(3) => \sprite_x[4]_i_2__10_n_0\,
      S(2) => \sprite_x[4]_i_3__10_n_0\,
      S(1) => \sprite_x[4]_i_4__11_n_0\,
      S(0) => \sprite_x[4]_i_5__6_n_0\
    );
\sprite_x_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__5_n_6\,
      Q => \^sprite_x_reg[15]_0\(4),
      R => '0'
    );
\sprite_x_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__5_n_5\,
      Q => \^sprite_x_reg[15]_0\(5),
      R => '0'
    );
\sprite_x_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__5_n_4\,
      Q => \^sprite_x_reg[15]_0\(6),
      R => '0'
    );
\sprite_x_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__5_n_7\,
      Q => \^sprite_x_reg[15]_0\(7),
      R => '0'
    );
\sprite_x_reg[8]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[4]_i_1__5_n_0\,
      CO(3) => \sprite_x_reg[8]_i_1__5_n_0\,
      CO(2) => \sprite_x_reg[8]_i_1__5_n_1\,
      CO(1) => \sprite_x_reg[8]_i_1__5_n_2\,
      CO(0) => \sprite_x_reg[8]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[8]_i_1__5_n_4\,
      O(2) => \sprite_x_reg[8]_i_1__5_n_5\,
      O(1) => \sprite_x_reg[8]_i_1__5_n_6\,
      O(0) => \sprite_x_reg[8]_i_1__5_n_7\,
      S(3) => \sprite_x[8]_i_2__5_n_0\,
      S(2) => \sprite_x[8]_i_3__6_n_0\,
      S(1) => \sprite_x[8]_i_4__5_n_0\,
      S(0) => \sprite_x[8]_i_5__6_n_0\
    );
\sprite_x_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__5_n_6\,
      Q => \^sprite_x_reg[15]_0\(8),
      R => '0'
    );
\sprite_y[3]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^shoot_signal_stage2_e2\,
      I1 => sprite_shoot_y_stage2_e2(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e3 is
  port (
    \sprite_x_reg[0]_0\ : out STD_LOGIC;
    \sprite_x_reg[1]_0\ : out STD_LOGIC;
    \sprite_x_reg[2]_0\ : out STD_LOGIC;
    \sprite_x_reg[3]_0\ : out STD_LOGIC;
    \sprite_x_reg[4]_0\ : out STD_LOGIC;
    \sprite_x_reg[8]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    notcollision_6 : out STD_LOGIC;
    score_stage2_e3 : out STD_LOGIC;
    \sprite_x_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[12]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_0 : out STD_LOGIC;
    v_sync : in STD_LOGIC;
    \bias_reg[3]_i_1496\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_987\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \notcollision_reg_i_3__6\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[3]_i_2193\ : in STD_LOGIC;
    \bias_reg[3]_i_2193_0\ : in STD_LOGIC;
    \notcollision_reg_i_5__6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \notcollision_reg_i_5__6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    notcollision_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[3]_i_587\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sw : in STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    score_stage2_e4 : in STD_LOGIC;
    score_stage2_e5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e3 : entity is "sprite_compositor_stage2_e3";
end design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e3;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e3 is
  signal \bias[3]_i_1495_n_0\ : STD_LOGIC;
  signal \cnt_i_1__6_n_0\ : STD_LOGIC;
  signal notcollision2 : STD_LOGIC;
  signal \^notcollision_6\ : STD_LOGIC;
  signal \notcollision_i_1__6_n_0\ : STD_LOGIC;
  signal \notcollision_i_48__6_n_0\ : STD_LOGIC;
  signal \notcollision_i_49__6_n_0\ : STD_LOGIC;
  signal \notcollision_i_51__6_n_0\ : STD_LOGIC;
  signal \notcollision_i_52__6_n_0\ : STD_LOGIC;
  signal \notcollision_i_53__6_n_0\ : STD_LOGIC;
  signal \notcollision_i_55__6_n_0\ : STD_LOGIC;
  signal \notcollision_i_7__6_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_22__1_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_22__1_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_22__1_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_31__1_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_31__1_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_31__1_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_31__1_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_54__6_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_54__6_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_54__6_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_54__6_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_6__1_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_6__1_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_6__1_n_3\ : STD_LOGIC;
  signal \^score_stage2_e3\ : STD_LOGIC;
  signal \sprite_x[0]_i_2__6_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_3__6_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_4__6_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_5__6_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_2__6_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_3__6_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_4__6_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_5__6_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_2__11_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_3__11_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_4__12_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_5__7_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_2__6_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_3__7_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_4__6_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_5__7_n_0\ : STD_LOGIC;
  signal sprite_x_direction : STD_LOGIC;
  signal \sprite_x_direction_i_1__6_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_2__6_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_3__6_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_4__6_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_5__6_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_6__6_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_7__6_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_8__5_n_0\ : STD_LOGIC;
  signal \^sprite_x_reg[0]_0\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__6_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__6_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__6_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__6_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__6_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__6_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__6_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[12]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sprite_x_reg[12]_i_1__6_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__6_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__6_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__6_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__6_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__6_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__6_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sprite_x_reg[1]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[2]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[3]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[4]_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__6_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__6_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__6_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__6_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__6_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__6_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__6_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sprite_x_reg[6]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_x_reg[8]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sprite_x_reg[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__6_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__6_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__6_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__6_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__6_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__6_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__6_n_7\ : STD_LOGIC;
  signal \NLW_bias_reg[3]_i_986_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_986_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_22__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_2__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_notcollision_reg_i_2__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_6__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_notcollision_reg_i_6__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_x_reg[12]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_986\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_22__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_2__6\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sprite_x_direction_i_3__6\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_5__6\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_7__6\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_8__5\ : label is "soft_lutpair188";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sprite_x_reg[0]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[12]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[4]_i_1__6\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[8]_i_1__6\ : label is 11;
begin
  notcollision_6 <= \^notcollision_6\;
  score_stage2_e3 <= \^score_stage2_e3\;
  \sprite_x_reg[0]_0\ <= \^sprite_x_reg[0]_0\;
  \sprite_x_reg[12]_0\(3 downto 0) <= \^sprite_x_reg[12]_0\(3 downto 0);
  \sprite_x_reg[15]_0\(2 downto 0) <= \^sprite_x_reg[15]_0\(2 downto 0);
  \sprite_x_reg[1]_0\ <= \^sprite_x_reg[1]_0\;
  \sprite_x_reg[2]_0\ <= \^sprite_x_reg[2]_0\;
  \sprite_x_reg[3]_0\ <= \^sprite_x_reg[3]_0\;
  \sprite_x_reg[4]_0\ <= \^sprite_x_reg[4]_0\;
  \sprite_x_reg[6]_0\(0) <= \^sprite_x_reg[6]_0\(0);
  \sprite_x_reg[6]_1\(3 downto 0) <= \^sprite_x_reg[6]_1\(3 downto 0);
  \sprite_x_reg[8]_0\(2 downto 0) <= \^sprite_x_reg[8]_0\(2 downto 0);
\bias[3]_i_1395\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^score_stage2_e3\,
      I1 => score_stage2_e4,
      I2 => score_stage2_e5,
      O => cnt_reg_0
    );
\bias[3]_i_1495\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \notcollision_reg_i_6__1_n_0\,
      O => \bias[3]_i_1495_n_0\
    );
\bias[3]_i_1501\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_987\(12),
      I2 => \bias_reg[3]_i_987\(11),
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x_reg[15]_2\(3)
    );
\bias[3]_i_1502\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \bias_reg[3]_i_987\(10),
      I2 => \bias_reg[3]_i_987\(9),
      I3 => \^sprite_x_reg[12]_0\(3),
      O => \sprite_x_reg[15]_2\(2)
    );
\bias[3]_i_1503\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(2),
      I1 => \bias_reg[3]_i_987\(8),
      I2 => \bias_reg[3]_i_987\(7),
      I3 => \^sprite_x_reg[12]_0\(1),
      O => \sprite_x_reg[15]_2\(1)
    );
\bias[3]_i_1504\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(0),
      I1 => \bias_reg[3]_i_987\(6),
      I2 => \bias_reg[3]_i_987\(5),
      I3 => \^sprite_x_reg[8]_0\(2),
      O => \sprite_x_reg[15]_2\(0)
    );
\bias[3]_i_2206\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[8]_0\(1),
      I1 => \bias_reg[3]_i_987\(4),
      I2 => \^sprite_x_reg[6]_0\(0),
      I3 => \bias_reg[3]_i_987\(3),
      O => \sprite_x_reg[7]_0\(3)
    );
\bias[3]_i_2207\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[4]_0\,
      I1 => \bias_reg[3]_i_1496\(0),
      I2 => \^sprite_x_reg[8]_0\(0),
      I3 => \bias_reg[3]_i_987\(2),
      O => \sprite_x_reg[7]_0\(2)
    );
\bias[3]_i_2208\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \bias_reg[3]_i_987\(1),
      I2 => \^sprite_x_reg[3]_0\,
      I3 => \bias_reg[3]_i_2193_0\,
      O => \sprite_x_reg[7]_0\(1)
    );
\bias[3]_i_2209\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \bias_reg[3]_i_2193\,
      I2 => \^sprite_x_reg[1]_0\,
      I3 => \bias_reg[3]_i_987\(0),
      O => \sprite_x_reg[7]_0\(0)
    );
\bias[3]_i_2806\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \bias_reg[3]_i_987\(1),
      I2 => \bias_reg[3]_i_2193_0\,
      I3 => \^sprite_x_reg[3]_0\,
      O => \sprite_x_reg[2]_1\(1)
    );
\bias[3]_i_2807\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \bias_reg[3]_i_2193\,
      I2 => \bias_reg[3]_i_987\(0),
      I3 => \^sprite_x_reg[1]_0\,
      O => \sprite_x_reg[2]_1\(0)
    );
\bias[3]_i_2810\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \bias_reg[3]_i_987\(1),
      I2 => \^sprite_x_reg[3]_0\,
      I3 => \bias_reg[3]_i_2193_0\,
      O => \sprite_x_reg[2]_2\(1)
    );
\bias[3]_i_2811\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \bias_reg[3]_i_2193\,
      I2 => \^sprite_x_reg[1]_0\,
      I3 => \bias_reg[3]_i_987\(0),
      O => \sprite_x_reg[2]_2\(0)
    );
\bias_reg[3]_i_986\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias[3]_i_587\(0),
      CO(3 downto 1) => \NLW_bias_reg[3]_i_986_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_x_reg[15]_4\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \notcollision_reg_i_6__1_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_986_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_1495_n_0\
    );
\cnt_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \^score_stage2_e3\,
      I1 => notcollision2,
      I2 => cnt_reg_1(0),
      I3 => sw(0),
      I4 => cnt_reg_2(0),
      O => \cnt_i_1__6_n_0\
    );
cnt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \cnt_i_1__6_n_0\,
      Q => \^score_stage2_e3\,
      R => '0'
    );
\notcollision_i_13__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \notcollision_reg_i_3__6\(15),
      I2 => \notcollision_reg_i_3__6\(14),
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x_reg[15]_1\(3)
    );
\notcollision_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \notcollision_reg_i_3__6\(13),
      I2 => \notcollision_reg_i_3__6\(12),
      I3 => \^sprite_x_reg[12]_0\(3),
      O => \sprite_x_reg[15]_1\(2)
    );
\notcollision_i_15__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(2),
      I1 => \notcollision_reg_i_3__6\(11),
      I2 => \notcollision_reg_i_3__6\(10),
      I3 => \^sprite_x_reg[12]_0\(1),
      O => \sprite_x_reg[15]_1\(1)
    );
\notcollision_i_16__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(0),
      I1 => \notcollision_reg_i_3__6\(9),
      I2 => \notcollision_reg_i_3__6\(8),
      I3 => \^sprite_x_reg[8]_0\(2),
      O => \sprite_x_reg[15]_1\(0)
    );
\notcollision_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \^notcollision_6\,
      I1 => notcollision2,
      I2 => cnt_reg_1(0),
      I3 => sw(0),
      I4 => cnt_reg_2(0),
      O => \notcollision_i_1__6_n_0\
    );
\notcollision_i_36__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[8]_0\(1),
      I1 => \notcollision_reg_i_3__6\(7),
      I2 => \^sprite_x_reg[6]_0\(0),
      I3 => \notcollision_reg_i_3__6\(6),
      O => \sprite_x_reg[7]_1\(3)
    );
\notcollision_i_37__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[4]_0\,
      I1 => \notcollision_reg_i_3__6\(4),
      I2 => \notcollision_reg_i_3__6\(5),
      I3 => \^sprite_x_reg[8]_0\(0),
      O => \sprite_x_reg[7]_1\(2)
    );
\notcollision_i_38__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \notcollision_reg_i_3__6\(2),
      I2 => \^sprite_x_reg[3]_0\,
      I3 => \notcollision_reg_i_3__6\(3),
      O => \sprite_x_reg[7]_1\(1)
    );
\notcollision_i_39__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \notcollision_reg_i_3__6\(0),
      I2 => \^sprite_x_reg[1]_0\,
      I3 => \notcollision_reg_i_3__6\(1),
      O => \sprite_x_reg[7]_1\(0)
    );
\notcollision_i_48__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \notcollision_reg_i_3__6\(2),
      I2 => \notcollision_reg_i_3__6\(3),
      I3 => \^sprite_x_reg[3]_0\,
      O => \notcollision_i_48__6_n_0\
    );
\notcollision_i_49__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \notcollision_reg_i_3__6\(0),
      I2 => \notcollision_reg_i_3__6\(1),
      I3 => \^sprite_x_reg[1]_0\,
      O => \notcollision_i_49__6_n_0\
    );
\notcollision_i_51__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[4]_0\,
      I1 => \notcollision_reg_i_3__6\(4),
      I2 => \^sprite_x_reg[6]_1\(0),
      I3 => \notcollision_reg_i_3__6\(5),
      O => \notcollision_i_51__6_n_0\
    );
\notcollision_i_52__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \notcollision_reg_i_3__6\(2),
      I2 => \^sprite_x_reg[3]_0\,
      I3 => \notcollision_reg_i_3__6\(3),
      O => \notcollision_i_52__6_n_0\
    );
\notcollision_i_53__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \notcollision_reg_i_3__6\(0),
      I2 => \^sprite_x_reg[1]_0\,
      I3 => \notcollision_reg_i_3__6\(1),
      O => \notcollision_i_53__6_n_0\
    );
\notcollision_i_55__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[6]_0\(0),
      O => \notcollision_i_55__6_n_0\
    );
\notcollision_i_7__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \notcollision_reg_i_6__1_n_0\,
      O => \notcollision_i_7__6_n_0\
    );
notcollision_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \notcollision_i_1__6_n_0\,
      Q => \^notcollision_6\,
      R => '0'
    );
\notcollision_reg_i_22__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[6]_2\(0),
      CO(2) => \notcollision_reg_i_22__1_n_1\,
      CO(1) => \notcollision_reg_i_22__1_n_2\,
      CO(0) => \notcollision_reg_i_22__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \notcollision_reg_i_5__6\(1 downto 0),
      DI(1) => \notcollision_i_48__6_n_0\,
      DI(0) => \notcollision_i_49__6_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_22__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_reg_i_5__6_0\(0),
      S(2) => \notcollision_i_51__6_n_0\,
      S(1) => \notcollision_i_52__6_n_0\,
      S(0) => \notcollision_i_53__6_n_0\
    );
\notcollision_reg_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => notcollision_reg_0(0),
      CO(3 downto 1) => \NLW_notcollision_reg_i_2__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => notcollision2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \notcollision_reg_i_6__1_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_2__6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \notcollision_i_7__6_n_0\
    );
\notcollision_reg_i_31__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_54__6_n_0\,
      CO(3) => \notcollision_reg_i_31__1_n_0\,
      CO(2) => \notcollision_reg_i_31__1_n_1\,
      CO(1) => \notcollision_reg_i_31__1_n_2\,
      CO(0) => \notcollision_reg_i_31__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sprite_x_reg[12]_1\(3 downto 0),
      S(3 downto 0) => \^sprite_x_reg[12]_0\(3 downto 0)
    );
\notcollision_reg_i_54__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_54__6_n_0\,
      CO(2) => \notcollision_reg_i_54__6_n_1\,
      CO(1) => \notcollision_reg_i_54__6_n_2\,
      CO(0) => \notcollision_reg_i_54__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^sprite_x_reg[6]_0\(0),
      DI(0) => '0',
      O(3 downto 0) => \^sprite_x_reg[6]_1\(3 downto 0),
      S(3 downto 2) => \^sprite_x_reg[8]_0\(2 downto 1),
      S(1) => \notcollision_i_55__6_n_0\,
      S(0) => \^sprite_x_reg[8]_0\(0)
    );
\notcollision_reg_i_6__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_31__1_n_0\,
      CO(3) => \notcollision_reg_i_6__1_n_0\,
      CO(2) => \NLW_notcollision_reg_i_6__1_CO_UNCONNECTED\(2),
      CO(1) => \notcollision_reg_i_6__1_n_2\,
      CO(0) => \notcollision_reg_i_6__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_notcollision_reg_i_6__1_O_UNCONNECTED\(3),
      O(2 downto 0) => \sprite_x_reg[15]_3\(2 downto 0),
      S(3) => '1',
      S(2 downto 0) => \^sprite_x_reg[15]_0\(2 downto 0)
    );
\sprite_x[0]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[3]_0\,
      O => \sprite_x[0]_i_2__6_n_0\
    );
\sprite_x[0]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[2]_0\,
      O => \sprite_x[0]_i_3__6_n_0\
    );
\sprite_x[0]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[1]_0\,
      O => \sprite_x[0]_i_4__6_n_0\
    );
\sprite_x[0]_i_5__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      O => \sprite_x[0]_i_5__6_n_0\
    );
\sprite_x[12]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(2),
      O => \sprite_x[12]_i_2__6_n_0\
    );
\sprite_x[12]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x[12]_i_3__6_n_0\
    );
\sprite_x[12]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(0),
      O => \sprite_x[12]_i_4__6_n_0\
    );
\sprite_x[12]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(3),
      O => \sprite_x[12]_i_5__6_n_0\
    );
\sprite_x[4]_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[8]_0\(1),
      O => \sprite_x[4]_i_2__11_n_0\
    );
\sprite_x[4]_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[6]_0\(0),
      O => \sprite_x[4]_i_3__11_n_0\
    );
\sprite_x[4]_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[8]_0\(0),
      O => \sprite_x[4]_i_4__12_n_0\
    );
\sprite_x[4]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[4]_0\,
      O => \sprite_x[4]_i_5__7_n_0\
    );
\sprite_x[8]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(2),
      O => \sprite_x[8]_i_2__6_n_0\
    );
\sprite_x[8]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(1),
      O => \sprite_x[8]_i_3__7_n_0\
    );
\sprite_x[8]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(0),
      O => \sprite_x[8]_i_4__6_n_0\
    );
\sprite_x[8]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[8]_0\(2),
      O => \sprite_x[8]_i_5__7_n_0\
    );
\sprite_x_direction_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAEAAAEAAAEAAA"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \sprite_x_direction_i_2__6_n_0\,
      I2 => \sprite_x_direction_i_3__6_n_0\,
      I3 => \sprite_x_direction_i_4__6_n_0\,
      I4 => \sprite_x_direction_i_5__6_n_0\,
      I5 => \sprite_x_direction_i_6__6_n_0\,
      O => \sprite_x_direction_i_1__6_n_0\
    );
\sprite_x_direction_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \^sprite_x_reg[3]_0\,
      I2 => \^sprite_x_reg[6]_0\(0),
      I3 => \^sprite_x_reg[4]_0\,
      I4 => \sprite_x_direction_i_7__6_n_0\,
      O => \sprite_x_direction_i_2__6_n_0\
    );
\sprite_x_direction_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(2),
      I1 => \^sprite_x_reg[12]_0\(1),
      I2 => \^sprite_x_reg[8]_0\(2),
      I3 => \^sprite_x_reg[12]_0\(0),
      O => \sprite_x_direction_i_3__6_n_0\
    );
\sprite_x_direction_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \^sprite_x_reg[15]_0\(1),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \^sprite_x_reg[12]_0\(3),
      O => \sprite_x_direction_i_4__6_n_0\
    );
\sprite_x_direction_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(2),
      I1 => \^sprite_x_reg[12]_0\(1),
      I2 => \^sprite_x_reg[12]_0\(0),
      I3 => \^sprite_x_reg[8]_0\(2),
      O => \sprite_x_direction_i_5__6_n_0\
    );
\sprite_x_direction_i_6__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^sprite_x_reg[3]_0\,
      I1 => \^sprite_x_reg[2]_0\,
      I2 => \^sprite_x_reg[4]_0\,
      I3 => \^sprite_x_reg[6]_0\(0),
      I4 => \sprite_x_direction_i_8__5_n_0\,
      O => \sprite_x_direction_i_6__6_n_0\
    );
\sprite_x_direction_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^sprite_x_reg[8]_0\(0),
      I1 => \^sprite_x_reg[8]_0\(1),
      I2 => \^sprite_x_reg[0]_0\,
      I3 => \^sprite_x_reg[1]_0\,
      O => \sprite_x_direction_i_7__6_n_0\
    );
\sprite_x_direction_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^sprite_x_reg[8]_0\(1),
      I1 => \^sprite_x_reg[8]_0\(0),
      I2 => \^sprite_x_reg[0]_0\,
      I3 => \^sprite_x_reg[1]_0\,
      O => \sprite_x_direction_i_8__5_n_0\
    );
sprite_x_direction_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_direction_i_1__6_n_0\,
      Q => sprite_x_direction,
      R => '0'
    );
\sprite_x_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__6_n_7\,
      Q => \^sprite_x_reg[0]_0\,
      R => '0'
    );
\sprite_x_reg[0]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[0]_i_1__6_n_0\,
      CO(2) => \sprite_x_reg[0]_i_1__6_n_1\,
      CO(1) => \sprite_x_reg[0]_i_1__6_n_2\,
      CO(0) => \sprite_x_reg[0]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => '1',
      O(3) => \sprite_x_reg[0]_i_1__6_n_4\,
      O(2) => \sprite_x_reg[0]_i_1__6_n_5\,
      O(1) => \sprite_x_reg[0]_i_1__6_n_6\,
      O(0) => \sprite_x_reg[0]_i_1__6_n_7\,
      S(3) => \sprite_x[0]_i_2__6_n_0\,
      S(2) => \sprite_x[0]_i_3__6_n_0\,
      S(1) => \sprite_x[0]_i_4__6_n_0\,
      S(0) => \sprite_x[0]_i_5__6_n_0\
    );
\sprite_x_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__6_n_5\,
      Q => \^sprite_x_reg[12]_0\(1),
      R => '0'
    );
\sprite_x_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__6_n_4\,
      Q => \^sprite_x_reg[12]_0\(2),
      R => '0'
    );
\sprite_x_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__6_n_7\,
      Q => \^sprite_x_reg[12]_0\(3),
      R => '0'
    );
\sprite_x_reg[12]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[8]_i_1__6_n_0\,
      CO(3) => \NLW_sprite_x_reg[12]_i_1__6_CO_UNCONNECTED\(3),
      CO(2) => \sprite_x_reg[12]_i_1__6_n_1\,
      CO(1) => \sprite_x_reg[12]_i_1__6_n_2\,
      CO(0) => \sprite_x_reg[12]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[12]_i_1__6_n_4\,
      O(2) => \sprite_x_reg[12]_i_1__6_n_5\,
      O(1) => \sprite_x_reg[12]_i_1__6_n_6\,
      O(0) => \sprite_x_reg[12]_i_1__6_n_7\,
      S(3) => \sprite_x[12]_i_2__6_n_0\,
      S(2) => \sprite_x[12]_i_3__6_n_0\,
      S(1) => \sprite_x[12]_i_4__6_n_0\,
      S(0) => \sprite_x[12]_i_5__6_n_0\
    );
\sprite_x_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__6_n_6\,
      Q => \^sprite_x_reg[15]_0\(0),
      R => '0'
    );
\sprite_x_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__6_n_5\,
      Q => \^sprite_x_reg[15]_0\(1),
      R => '0'
    );
\sprite_x_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__6_n_4\,
      Q => \^sprite_x_reg[15]_0\(2),
      R => '0'
    );
\sprite_x_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__6_n_6\,
      Q => \^sprite_x_reg[1]_0\,
      R => '0'
    );
\sprite_x_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__6_n_5\,
      Q => \^sprite_x_reg[2]_0\,
      R => '0'
    );
\sprite_x_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__6_n_4\,
      Q => \^sprite_x_reg[3]_0\,
      R => '0'
    );
\sprite_x_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__6_n_7\,
      Q => \^sprite_x_reg[4]_0\,
      R => '0'
    );
\sprite_x_reg[4]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[0]_i_1__6_n_0\,
      CO(3) => \sprite_x_reg[4]_i_1__6_n_0\,
      CO(2) => \sprite_x_reg[4]_i_1__6_n_1\,
      CO(1) => \sprite_x_reg[4]_i_1__6_n_2\,
      CO(0) => \sprite_x_reg[4]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[4]_i_1__6_n_4\,
      O(2) => \sprite_x_reg[4]_i_1__6_n_5\,
      O(1) => \sprite_x_reg[4]_i_1__6_n_6\,
      O(0) => \sprite_x_reg[4]_i_1__6_n_7\,
      S(3) => \sprite_x[4]_i_2__11_n_0\,
      S(2) => \sprite_x[4]_i_3__11_n_0\,
      S(1) => \sprite_x[4]_i_4__12_n_0\,
      S(0) => \sprite_x[4]_i_5__7_n_0\
    );
\sprite_x_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__6_n_6\,
      Q => \^sprite_x_reg[8]_0\(0),
      R => '0'
    );
\sprite_x_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__6_n_5\,
      Q => \^sprite_x_reg[6]_0\(0),
      R => '0'
    );
\sprite_x_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__6_n_4\,
      Q => \^sprite_x_reg[8]_0\(1),
      R => '0'
    );
\sprite_x_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__6_n_7\,
      Q => \^sprite_x_reg[8]_0\(2),
      R => '0'
    );
\sprite_x_reg[8]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[4]_i_1__6_n_0\,
      CO(3) => \sprite_x_reg[8]_i_1__6_n_0\,
      CO(2) => \sprite_x_reg[8]_i_1__6_n_1\,
      CO(1) => \sprite_x_reg[8]_i_1__6_n_2\,
      CO(0) => \sprite_x_reg[8]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[8]_i_1__6_n_4\,
      O(2) => \sprite_x_reg[8]_i_1__6_n_5\,
      O(1) => \sprite_x_reg[8]_i_1__6_n_6\,
      O(0) => \sprite_x_reg[8]_i_1__6_n_7\,
      S(3) => \sprite_x[8]_i_2__6_n_0\,
      S(2) => \sprite_x[8]_i_3__7_n_0\,
      S(1) => \sprite_x[8]_i_4__6_n_0\,
      S(0) => \sprite_x[8]_i_5__7_n_0\
    );
\sprite_x_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__6_n_6\,
      Q => \^sprite_x_reg[12]_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e4 is
  port (
    \sprite_x_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    notcollision_7 : out STD_LOGIC;
    score_stage2_e4 : out STD_LOGIC;
    shoot_signal_stage2_e4 : out STD_LOGIC;
    \sprite_x_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    v_sync : in STD_LOGIC;
    \bias_reg[3]_i_1546\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_995\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \notcollision_reg_i_3__7\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[3]_i_2251\ : in STD_LOGIC;
    \bias_reg[3]_i_2251_0\ : in STD_LOGIC;
    \notcollision_reg_i_5__7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \notcollision_reg_i_5__7_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    notcollision_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[3]_i_589\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sw : in STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sprite_shoot_y_stage2_e4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e4 : entity is "sprite_compositor_stage2_e4";
end design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e4;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e4 is
  signal \bias[3]_i_1545_n_0\ : STD_LOGIC;
  signal \cnt_i_1__7_n_0\ : STD_LOGIC;
  signal notcollision2 : STD_LOGIC;
  signal \^notcollision_7\ : STD_LOGIC;
  signal \notcollision_i_1__7_n_0\ : STD_LOGIC;
  signal \notcollision_i_48__7_n_0\ : STD_LOGIC;
  signal \notcollision_i_49__7_n_0\ : STD_LOGIC;
  signal \notcollision_i_51__7_n_0\ : STD_LOGIC;
  signal \notcollision_i_52__7_n_0\ : STD_LOGIC;
  signal \notcollision_i_53__7_n_0\ : STD_LOGIC;
  signal \notcollision_i_55__7_n_0\ : STD_LOGIC;
  signal \notcollision_i_7__7_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_22__2_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_22__2_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_22__2_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_31__2_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_31__2_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_31__2_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_31__2_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_54__7_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_54__7_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_54__7_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_54__7_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_6__2_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_6__2_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_6__2_n_3\ : STD_LOGIC;
  signal \^score_stage2_e4\ : STD_LOGIC;
  signal \shoot_i_1__3_n_0\ : STD_LOGIC;
  signal \shoot_i_2__3_n_0\ : STD_LOGIC;
  signal \shoot_i_3__3_n_0\ : STD_LOGIC;
  signal \shoot_i_4__3_n_0\ : STD_LOGIC;
  signal \shoot_i_5__3_n_0\ : STD_LOGIC;
  signal \shoot_i_6__3_n_0\ : STD_LOGIC;
  signal \^shoot_signal_stage2_e4\ : STD_LOGIC;
  signal \sprite_x[0]_i_2__7_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_3__7_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_4__7_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_5__7_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_2__7_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_3__7_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_4__7_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_5__7_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_2__13_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_3__13_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_4__14_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_5__8_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_2__7_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_3__8_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_4__7_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_5__8_n_0\ : STD_LOGIC;
  signal sprite_x_direction : STD_LOGIC;
  signal \sprite_x_direction_i_1__7_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_2__7_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_3__7_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_4__7_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_5__7_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_6__7_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_7__7_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_8__6_n_0\ : STD_LOGIC;
  signal \^sprite_x_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sprite_x_reg[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__7_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__7_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__7_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__7_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__7_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__7_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__7_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__7_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__7_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__7_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__7_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__7_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__7_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__7_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \sprite_x_reg[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__7_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__7_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__7_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__7_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__7_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__7_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__7_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[6]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sprite_x_reg[8]_i_1__7_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__7_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__7_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__7_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__7_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__7_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__7_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__7_n_7\ : STD_LOGIC;
  signal \NLW_bias_reg[3]_i_994_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_994_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_22__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_2__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_notcollision_reg_i_2__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_6__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_notcollision_reg_i_6__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_x_reg[12]_i_1__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_994\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_22__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_2__7\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \shoot_i_5__3\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_1__7\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_4__7\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_5__7\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_6__7\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_7__7\ : label is "soft_lutpair189";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sprite_x_reg[0]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[12]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[4]_i_1__7\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[8]_i_1__7\ : label is 11;
begin
  notcollision_7 <= \^notcollision_7\;
  score_stage2_e4 <= \^score_stage2_e4\;
  shoot_signal_stage2_e4 <= \^shoot_signal_stage2_e4\;
  \sprite_x_reg[0]_0\(0) <= \^sprite_x_reg[0]_0\(0);
  \sprite_x_reg[15]_0\(14 downto 0) <= \^sprite_x_reg[15]_0\(14 downto 0);
  \sprite_x_reg[6]_0\(3 downto 0) <= \^sprite_x_reg[6]_0\(3 downto 0);
\bias[3]_i_1545\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \notcollision_reg_i_6__2_n_0\,
      O => \bias[3]_i_1545_n_0\
    );
\bias[3]_i_1551\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_995\(12),
      I2 => \bias_reg[3]_i_995\(11),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \sprite_x_reg[15]_2\(3)
    );
\bias[3]_i_1552\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_995\(10),
      I2 => \bias_reg[3]_i_995\(9),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \sprite_x_reg[15]_2\(2)
    );
\bias[3]_i_1553\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_995\(8),
      I2 => \bias_reg[3]_i_995\(7),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \sprite_x_reg[15]_2\(1)
    );
\bias[3]_i_1554\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_995\(6),
      I2 => \bias_reg[3]_i_995\(5),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \sprite_x_reg[15]_2\(0)
    );
\bias[3]_i_2264\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \bias_reg[3]_i_995\(4),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => \bias_reg[3]_i_995\(3),
      O => \sprite_x_reg[7]_0\(3)
    );
\bias[3]_i_2265\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_1546\(0),
      I2 => \^sprite_x_reg[15]_0\(4),
      I3 => \bias_reg[3]_i_995\(2),
      O => \sprite_x_reg[7]_0\(2)
    );
\bias[3]_i_2266\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_995\(1),
      I2 => \^sprite_x_reg[15]_0\(2),
      I3 => \bias_reg[3]_i_2251_0\,
      O => \sprite_x_reg[7]_0\(1)
    );
\bias[3]_i_2267\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      I1 => \bias_reg[3]_i_2251\,
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \bias_reg[3]_i_995\(0),
      O => \sprite_x_reg[7]_0\(0)
    );
\bias[3]_i_2828\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_995\(1),
      I2 => \bias_reg[3]_i_2251_0\,
      I3 => \^sprite_x_reg[15]_0\(2),
      O => \sprite_x_reg[2]_0\(1)
    );
\bias[3]_i_2829\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      I1 => \bias_reg[3]_i_2251\,
      I2 => \bias_reg[3]_i_995\(0),
      I3 => \^sprite_x_reg[15]_0\(0),
      O => \sprite_x_reg[2]_0\(0)
    );
\bias[3]_i_2832\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_995\(1),
      I2 => \^sprite_x_reg[15]_0\(2),
      I3 => \bias_reg[3]_i_2251_0\,
      O => \sprite_x_reg[2]_1\(1)
    );
\bias[3]_i_2833\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      I1 => \bias_reg[3]_i_2251\,
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \bias_reg[3]_i_995\(0),
      O => \sprite_x_reg[2]_1\(0)
    );
\bias_reg[3]_i_994\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias[3]_i_589\(0),
      CO(3 downto 1) => \NLW_bias_reg[3]_i_994_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_x_reg[15]_4\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \notcollision_reg_i_6__2_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_994_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_1545_n_0\
    );
\cnt_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \^score_stage2_e4\,
      I1 => notcollision2,
      I2 => cnt_reg_0(0),
      I3 => sw(0),
      I4 => cnt_reg_1(0),
      O => \cnt_i_1__7_n_0\
    );
cnt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \cnt_i_1__7_n_0\,
      Q => \^score_stage2_e4\,
      R => '0'
    );
\notcollision_i_13__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \notcollision_reg_i_3__7\(15),
      I2 => \notcollision_reg_i_3__7\(14),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \sprite_x_reg[15]_1\(3)
    );
\notcollision_i_14__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \notcollision_reg_i_3__7\(13),
      I2 => \notcollision_reg_i_3__7\(12),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \sprite_x_reg[15]_1\(2)
    );
\notcollision_i_15__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \notcollision_reg_i_3__7\(11),
      I2 => \notcollision_reg_i_3__7\(10),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \sprite_x_reg[15]_1\(1)
    );
\notcollision_i_16__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \notcollision_reg_i_3__7\(9),
      I2 => \notcollision_reg_i_3__7\(8),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \sprite_x_reg[15]_1\(0)
    );
\notcollision_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \^notcollision_7\,
      I1 => notcollision2,
      I2 => cnt_reg_0(0),
      I3 => sw(0),
      I4 => cnt_reg_1(0),
      O => \notcollision_i_1__7_n_0\
    );
\notcollision_i_36__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \notcollision_reg_i_3__7\(7),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => \notcollision_reg_i_3__7\(6),
      O => \sprite_x_reg[7]_1\(3)
    );
\notcollision_i_37__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \notcollision_reg_i_3__7\(4),
      I2 => \notcollision_reg_i_3__7\(5),
      I3 => \^sprite_x_reg[15]_0\(4),
      O => \sprite_x_reg[7]_1\(2)
    );
\notcollision_i_38__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \notcollision_reg_i_3__7\(2),
      I2 => \^sprite_x_reg[15]_0\(2),
      I3 => \notcollision_reg_i_3__7\(3),
      O => \sprite_x_reg[7]_1\(1)
    );
\notcollision_i_39__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      I1 => \notcollision_reg_i_3__7\(0),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \notcollision_reg_i_3__7\(1),
      O => \sprite_x_reg[7]_1\(0)
    );
\notcollision_i_48__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \notcollision_reg_i_3__7\(2),
      I2 => \notcollision_reg_i_3__7\(3),
      I3 => \^sprite_x_reg[15]_0\(2),
      O => \notcollision_i_48__7_n_0\
    );
\notcollision_i_49__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      I1 => \notcollision_reg_i_3__7\(0),
      I2 => \notcollision_reg_i_3__7\(1),
      I3 => \^sprite_x_reg[15]_0\(0),
      O => \notcollision_i_49__7_n_0\
    );
\notcollision_i_51__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \notcollision_reg_i_3__7\(4),
      I2 => \^sprite_x_reg[6]_0\(0),
      I3 => \notcollision_reg_i_3__7\(5),
      O => \notcollision_i_51__7_n_0\
    );
\notcollision_i_52__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \notcollision_reg_i_3__7\(2),
      I2 => \^sprite_x_reg[15]_0\(2),
      I3 => \notcollision_reg_i_3__7\(3),
      O => \notcollision_i_52__7_n_0\
    );
\notcollision_i_53__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      I1 => \notcollision_reg_i_3__7\(0),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \notcollision_reg_i_3__7\(1),
      O => \notcollision_i_53__7_n_0\
    );
\notcollision_i_55__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      O => \notcollision_i_55__7_n_0\
    );
\notcollision_i_7__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \notcollision_reg_i_6__2_n_0\,
      O => \notcollision_i_7__7_n_0\
    );
notcollision_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \notcollision_i_1__7_n_0\,
      Q => \^notcollision_7\,
      R => '0'
    );
\notcollision_reg_i_22__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[6]_1\(0),
      CO(2) => \notcollision_reg_i_22__2_n_1\,
      CO(1) => \notcollision_reg_i_22__2_n_2\,
      CO(0) => \notcollision_reg_i_22__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \notcollision_reg_i_5__7\(1 downto 0),
      DI(1) => \notcollision_i_48__7_n_0\,
      DI(0) => \notcollision_i_49__7_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_22__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_reg_i_5__7_0\(0),
      S(2) => \notcollision_i_51__7_n_0\,
      S(1) => \notcollision_i_52__7_n_0\,
      S(0) => \notcollision_i_53__7_n_0\
    );
\notcollision_reg_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => notcollision_reg_0(0),
      CO(3 downto 1) => \NLW_notcollision_reg_i_2__7_CO_UNCONNECTED\(3 downto 1),
      CO(0) => notcollision2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \notcollision_reg_i_6__2_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_2__7_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \notcollision_i_7__7_n_0\
    );
\notcollision_reg_i_31__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_54__7_n_0\,
      CO(3) => \notcollision_reg_i_31__2_n_0\,
      CO(2) => \notcollision_reg_i_31__2_n_1\,
      CO(1) => \notcollision_reg_i_31__2_n_2\,
      CO(0) => \notcollision_reg_i_31__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sprite_x_reg[12]_0\(3 downto 0),
      S(3 downto 0) => \^sprite_x_reg[15]_0\(11 downto 8)
    );
\notcollision_reg_i_54__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_54__7_n_0\,
      CO(2) => \notcollision_reg_i_54__7_n_1\,
      CO(1) => \notcollision_reg_i_54__7_n_2\,
      CO(0) => \notcollision_reg_i_54__7_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^sprite_x_reg[15]_0\(5),
      DI(0) => '0',
      O(3 downto 0) => \^sprite_x_reg[6]_0\(3 downto 0),
      S(3 downto 2) => \^sprite_x_reg[15]_0\(7 downto 6),
      S(1) => \notcollision_i_55__7_n_0\,
      S(0) => \^sprite_x_reg[15]_0\(4)
    );
\notcollision_reg_i_6__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_31__2_n_0\,
      CO(3) => \notcollision_reg_i_6__2_n_0\,
      CO(2) => \NLW_notcollision_reg_i_6__2_CO_UNCONNECTED\(2),
      CO(1) => \notcollision_reg_i_6__2_n_2\,
      CO(0) => \notcollision_reg_i_6__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_notcollision_reg_i_6__2_O_UNCONNECTED\(3),
      O(2 downto 0) => \sprite_x_reg[15]_3\(2 downto 0),
      S(3) => '1',
      S(2 downto 0) => \^sprite_x_reg[15]_0\(14 downto 12)
    );
\shoot_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF008080FF000000"
    )
        port map (
      I0 => \shoot_i_2__3_n_0\,
      I1 => \shoot_i_3__3_n_0\,
      I2 => \shoot_i_4__3_n_0\,
      I3 => \^shoot_signal_stage2_e4\,
      I4 => \shoot_i_5__3_n_0\,
      I5 => \^notcollision_7\,
      O => \shoot_i_1__3_n_0\
    );
\shoot_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \^sprite_x_reg[15]_0\(12),
      I4 => \^sprite_x_reg[15]_0\(14),
      I5 => \^sprite_x_reg[15]_0\(13),
      O => \shoot_i_2__3_n_0\
    );
\shoot_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \^sprite_x_reg[15]_0\(2),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \^sprite_x_reg[0]_0\(0),
      I4 => \shoot_i_6__3_n_0\,
      O => \shoot_i_3__3_n_0\
    );
\shoot_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \^sprite_x_reg[15]_0\(3),
      O => \shoot_i_4__3_n_0\
    );
\shoot_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sprite_x_direction_i_2__7_n_0\,
      I1 => \sprite_x_direction_i_3__7_n_0\,
      O => \shoot_i_5__3_n_0\
    );
\shoot_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \^sprite_x_reg[15]_0\(7),
      I2 => \^sprite_x_reg[15]_0\(6),
      I3 => \^sprite_x_reg[15]_0\(4),
      O => \shoot_i_6__3_n_0\
    );
shoot_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \shoot_i_1__3_n_0\,
      Q => \^shoot_signal_stage2_e4\,
      R => '0'
    );
\sprite_x[0]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(2),
      O => \sprite_x[0]_i_2__7_n_0\
    );
\sprite_x[0]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x[0]_i_3__7_n_0\
    );
\sprite_x[0]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(0),
      O => \sprite_x[0]_i_4__7_n_0\
    );
\sprite_x[0]_i_5__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      O => \sprite_x[0]_i_5__7_n_0\
    );
\sprite_x[12]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(14),
      O => \sprite_x[12]_i_2__7_n_0\
    );
\sprite_x[12]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(13),
      O => \sprite_x[12]_i_3__7_n_0\
    );
\sprite_x[12]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(12),
      O => \sprite_x[12]_i_4__7_n_0\
    );
\sprite_x[12]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(11),
      O => \sprite_x[12]_i_5__7_n_0\
    );
\sprite_x[4]_i_2__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      O => \sprite_x_reg[4]_0\(2)
    );
\sprite_x[4]_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(6),
      O => \sprite_x[4]_i_2__13_n_0\
    );
\sprite_x[4]_i_3__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      O => \sprite_x_reg[4]_0\(1)
    );
\sprite_x[4]_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(5),
      O => \sprite_x[4]_i_3__13_n_0\
    );
\sprite_x[4]_i_4__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x_reg[4]_0\(0)
    );
\sprite_x[4]_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(4),
      O => \sprite_x[4]_i_4__14_n_0\
    );
\sprite_x[4]_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(3),
      O => \sprite_x[4]_i_5__8_n_0\
    );
\sprite_x[8]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(10),
      O => \sprite_x[8]_i_2__7_n_0\
    );
\sprite_x[8]_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(9),
      O => \sprite_x[8]_i_3__8_n_0\
    );
\sprite_x[8]_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(8),
      O => \sprite_x[8]_i_4__7_n_0\
    );
\sprite_x[8]_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(7),
      O => \sprite_x[8]_i_5__8_n_0\
    );
\sprite_x_direction_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \sprite_x_direction_i_2__7_n_0\,
      I2 => \sprite_x_direction_i_3__7_n_0\,
      O => \sprite_x_direction_i_1__7_n_0\
    );
\sprite_x_direction_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \sprite_x_direction_i_4__7_n_0\,
      I1 => \^sprite_x_reg[15]_0\(3),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => \^sprite_x_reg[15]_0\(2),
      I4 => \^sprite_x_reg[15]_0\(1),
      I5 => \sprite_x_direction_i_5__7_n_0\,
      O => \sprite_x_direction_i_2__7_n_0\
    );
\sprite_x_direction_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \sprite_x_direction_i_6__7_n_0\,
      I1 => \^sprite_x_reg[15]_0\(5),
      I2 => \^sprite_x_reg[15]_0\(3),
      I3 => \^sprite_x_reg[15]_0\(1),
      I4 => \^sprite_x_reg[15]_0\(2),
      I5 => \sprite_x_direction_i_7__7_n_0\,
      O => \sprite_x_direction_i_3__7_n_0\
    );
\sprite_x_direction_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \^sprite_x_reg[0]_0\(0),
      O => \sprite_x_direction_i_4__7_n_0\
    );
\sprite_x_direction_i_5__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \sprite_x_direction_i_8__6_n_0\,
      I1 => \^sprite_x_reg[15]_0\(8),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \^sprite_x_reg[15]_0\(9),
      I4 => \^sprite_x_reg[15]_0\(10),
      O => \sprite_x_direction_i_5__7_n_0\
    );
\sprite_x_direction_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => \^sprite_x_reg[0]_0\(0),
      I3 => \^sprite_x_reg[15]_0\(0),
      O => \sprite_x_direction_i_6__7_n_0\
    );
\sprite_x_direction_i_7__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \sprite_x_direction_i_8__6_n_0\,
      I1 => \^sprite_x_reg[15]_0\(7),
      I2 => \^sprite_x_reg[15]_0\(8),
      I3 => \^sprite_x_reg[15]_0\(9),
      I4 => \^sprite_x_reg[15]_0\(10),
      O => \sprite_x_direction_i_7__7_n_0\
    );
\sprite_x_direction_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \^sprite_x_reg[15]_0\(13),
      I2 => \^sprite_x_reg[15]_0\(12),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \sprite_x_direction_i_8__6_n_0\
    );
sprite_x_direction_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_direction_i_1__7_n_0\,
      Q => sprite_x_direction,
      R => '0'
    );
\sprite_x_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__7_n_7\,
      Q => \^sprite_x_reg[0]_0\(0),
      R => '0'
    );
\sprite_x_reg[0]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[0]_i_1__7_n_0\,
      CO(2) => \sprite_x_reg[0]_i_1__7_n_1\,
      CO(1) => \sprite_x_reg[0]_i_1__7_n_2\,
      CO(0) => \sprite_x_reg[0]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => '1',
      O(3) => \sprite_x_reg[0]_i_1__7_n_4\,
      O(2) => \sprite_x_reg[0]_i_1__7_n_5\,
      O(1) => \sprite_x_reg[0]_i_1__7_n_6\,
      O(0) => \sprite_x_reg[0]_i_1__7_n_7\,
      S(3) => \sprite_x[0]_i_2__7_n_0\,
      S(2) => \sprite_x[0]_i_3__7_n_0\,
      S(1) => \sprite_x[0]_i_4__7_n_0\,
      S(0) => \sprite_x[0]_i_5__7_n_0\
    );
\sprite_x_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__7_n_5\,
      Q => \^sprite_x_reg[15]_0\(9),
      R => '0'
    );
\sprite_x_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__7_n_4\,
      Q => \^sprite_x_reg[15]_0\(10),
      R => '0'
    );
\sprite_x_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__7_n_7\,
      Q => \^sprite_x_reg[15]_0\(11),
      R => '0'
    );
\sprite_x_reg[12]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[8]_i_1__7_n_0\,
      CO(3) => \NLW_sprite_x_reg[12]_i_1__7_CO_UNCONNECTED\(3),
      CO(2) => \sprite_x_reg[12]_i_1__7_n_1\,
      CO(1) => \sprite_x_reg[12]_i_1__7_n_2\,
      CO(0) => \sprite_x_reg[12]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[12]_i_1__7_n_4\,
      O(2) => \sprite_x_reg[12]_i_1__7_n_5\,
      O(1) => \sprite_x_reg[12]_i_1__7_n_6\,
      O(0) => \sprite_x_reg[12]_i_1__7_n_7\,
      S(3) => \sprite_x[12]_i_2__7_n_0\,
      S(2) => \sprite_x[12]_i_3__7_n_0\,
      S(1) => \sprite_x[12]_i_4__7_n_0\,
      S(0) => \sprite_x[12]_i_5__7_n_0\
    );
\sprite_x_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__7_n_6\,
      Q => \^sprite_x_reg[15]_0\(12),
      R => '0'
    );
\sprite_x_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__7_n_5\,
      Q => \^sprite_x_reg[15]_0\(13),
      R => '0'
    );
\sprite_x_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__7_n_4\,
      Q => \^sprite_x_reg[15]_0\(14),
      R => '0'
    );
\sprite_x_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__7_n_6\,
      Q => \^sprite_x_reg[15]_0\(0),
      R => '0'
    );
\sprite_x_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__7_n_5\,
      Q => \^sprite_x_reg[15]_0\(1),
      R => '0'
    );
\sprite_x_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__7_n_4\,
      Q => \^sprite_x_reg[15]_0\(2),
      R => '0'
    );
\sprite_x_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__7_n_7\,
      Q => \^sprite_x_reg[15]_0\(3),
      R => '0'
    );
\sprite_x_reg[4]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[0]_i_1__7_n_0\,
      CO(3) => \sprite_x_reg[4]_i_1__7_n_0\,
      CO(2) => \sprite_x_reg[4]_i_1__7_n_1\,
      CO(1) => \sprite_x_reg[4]_i_1__7_n_2\,
      CO(0) => \sprite_x_reg[4]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[4]_i_1__7_n_4\,
      O(2) => \sprite_x_reg[4]_i_1__7_n_5\,
      O(1) => \sprite_x_reg[4]_i_1__7_n_6\,
      O(0) => \sprite_x_reg[4]_i_1__7_n_7\,
      S(3) => \sprite_x[4]_i_2__13_n_0\,
      S(2) => \sprite_x[4]_i_3__13_n_0\,
      S(1) => \sprite_x[4]_i_4__14_n_0\,
      S(0) => \sprite_x[4]_i_5__8_n_0\
    );
\sprite_x_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__7_n_6\,
      Q => \^sprite_x_reg[15]_0\(4),
      R => '0'
    );
\sprite_x_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__7_n_5\,
      Q => \^sprite_x_reg[15]_0\(5),
      R => '0'
    );
\sprite_x_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__7_n_4\,
      Q => \^sprite_x_reg[15]_0\(6),
      R => '0'
    );
\sprite_x_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__7_n_7\,
      Q => \^sprite_x_reg[15]_0\(7),
      R => '0'
    );
\sprite_x_reg[8]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[4]_i_1__7_n_0\,
      CO(3) => \sprite_x_reg[8]_i_1__7_n_0\,
      CO(2) => \sprite_x_reg[8]_i_1__7_n_1\,
      CO(1) => \sprite_x_reg[8]_i_1__7_n_2\,
      CO(0) => \sprite_x_reg[8]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[8]_i_1__7_n_4\,
      O(2) => \sprite_x_reg[8]_i_1__7_n_5\,
      O(1) => \sprite_x_reg[8]_i_1__7_n_6\,
      O(0) => \sprite_x_reg[8]_i_1__7_n_7\,
      S(3) => \sprite_x[8]_i_2__7_n_0\,
      S(2) => \sprite_x[8]_i_3__8_n_0\,
      S(1) => \sprite_x[8]_i_4__7_n_0\,
      S(0) => \sprite_x[8]_i_5__8_n_0\
    );
\sprite_x_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__7_n_6\,
      Q => \^sprite_x_reg[15]_0\(8),
      R => '0'
    );
\sprite_y[3]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^shoot_signal_stage2_e4\,
      I1 => sprite_shoot_y_stage2_e4(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e5 is
  port (
    \sprite_x_reg[0]_0\ : out STD_LOGIC;
    \sprite_x_reg[1]_0\ : out STD_LOGIC;
    \sprite_x_reg[2]_0\ : out STD_LOGIC;
    \sprite_x_reg[3]_0\ : out STD_LOGIC;
    \sprite_x_reg[4]_0\ : out STD_LOGIC;
    \sprite_x_reg[8]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    notcollision_8 : out STD_LOGIC;
    score_stage2_e5 : out STD_LOGIC;
    cnt_reg_0 : out STD_LOGIC;
    cnt_reg_1 : out STD_LOGIC;
    cnt_reg_2 : out STD_LOGIC;
    \sprite_x_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[12]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_3 : out STD_LOGIC;
    v_sync : in STD_LOGIC;
    \bias[3]_i_230\ : in STD_LOGIC;
    \bias[3]_i_230_0\ : in STD_LOGIC;
    \bias[3]_i_230_1\ : in STD_LOGIC;
    \bias_reg[3]_i_1521\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_991\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \notcollision_reg_i_3__8\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[3]_i_2222\ : in STD_LOGIC;
    \bias_reg[3]_i_2222_0\ : in STD_LOGIC;
    \notcollision_reg_i_5__8\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \notcollision_reg_i_5__8_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    notcollision_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[3]_i_588\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sw : in STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    score_stage2_e4 : in STD_LOGIC;
    score_stage2_e3 : in STD_LOGIC;
    \bias[3]_i_558\ : in STD_LOGIC;
    \bias[3]_i_558_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e5 : entity is "sprite_compositor_stage2_e5";
end design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e5;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e5 is
  signal \bias[3]_i_1520_n_0\ : STD_LOGIC;
  signal \cnt_i_1__8_n_0\ : STD_LOGIC;
  signal \^cnt_reg_1\ : STD_LOGIC;
  signal notcollision2 : STD_LOGIC;
  signal \^notcollision_8\ : STD_LOGIC;
  signal \notcollision_i_1__8_n_0\ : STD_LOGIC;
  signal \notcollision_i_48__8_n_0\ : STD_LOGIC;
  signal \notcollision_i_49__8_n_0\ : STD_LOGIC;
  signal \notcollision_i_51__8_n_0\ : STD_LOGIC;
  signal \notcollision_i_52__8_n_0\ : STD_LOGIC;
  signal \notcollision_i_53__8_n_0\ : STD_LOGIC;
  signal \notcollision_i_55__8_n_0\ : STD_LOGIC;
  signal \notcollision_i_7__8_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_22__3_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_22__3_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_22__3_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_31__3_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_31__3_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_31__3_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_31__3_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_54__8_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_54__8_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_54__8_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_54__8_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_6__3_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_6__3_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_6__3_n_3\ : STD_LOGIC;
  signal \^score_stage2_e5\ : STD_LOGIC;
  signal \sprite_x[0]_i_2__8_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_3__8_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_4__8_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_5__8_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_2__8_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_3__8_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_4__8_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_5__8_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_2__14_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_3__14_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_4__15_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_5__9_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_2__8_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_3__9_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_4__8_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_5__9_n_0\ : STD_LOGIC;
  signal sprite_x_direction : STD_LOGIC;
  signal \sprite_x_direction_i_1__8_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_2__8_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_3__8_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_4__8_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_5__8_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_6__8_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_7__8_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_8__7_n_0\ : STD_LOGIC;
  signal \^sprite_x_reg[0]_0\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__8_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__8_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__8_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__8_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__8_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__8_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__8_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[12]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sprite_x_reg[12]_i_1__8_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__8_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__8_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__8_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__8_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__8_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__8_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sprite_x_reg[1]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[2]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[3]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[4]_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__8_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__8_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__8_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__8_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__8_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__8_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__8_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sprite_x_reg[6]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_x_reg[8]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sprite_x_reg[8]_i_1__8_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__8_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__8_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__8_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__8_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__8_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__8_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__8_n_7\ : STD_LOGIC;
  signal \NLW_bias_reg[3]_i_990_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_990_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_22__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_2__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_notcollision_reg_i_2__8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_6__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_notcollision_reg_i_6__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_x_reg[12]_i_1__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bias[3]_i_1393\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \bias[3]_i_481\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \bias[3]_i_576\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \bias[3]_i_580\ : label is "soft_lutpair193";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_990\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_22__3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_2__8\ : label is 11;
  attribute SOFT_HLUTNM of \sprite_x_direction_i_3__8\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_5__8\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_7__8\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_8__7\ : label is "soft_lutpair195";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sprite_x_reg[0]_i_1__8\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[12]_i_1__8\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[4]_i_1__8\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[8]_i_1__8\ : label is 11;
begin
  cnt_reg_1 <= \^cnt_reg_1\;
  notcollision_8 <= \^notcollision_8\;
  score_stage2_e5 <= \^score_stage2_e5\;
  \sprite_x_reg[0]_0\ <= \^sprite_x_reg[0]_0\;
  \sprite_x_reg[12]_0\(3 downto 0) <= \^sprite_x_reg[12]_0\(3 downto 0);
  \sprite_x_reg[15]_0\(2 downto 0) <= \^sprite_x_reg[15]_0\(2 downto 0);
  \sprite_x_reg[1]_0\ <= \^sprite_x_reg[1]_0\;
  \sprite_x_reg[2]_0\ <= \^sprite_x_reg[2]_0\;
  \sprite_x_reg[3]_0\ <= \^sprite_x_reg[3]_0\;
  \sprite_x_reg[4]_0\ <= \^sprite_x_reg[4]_0\;
  \sprite_x_reg[6]_0\(0) <= \^sprite_x_reg[6]_0\(0);
  \sprite_x_reg[6]_1\(3 downto 0) <= \^sprite_x_reg[6]_1\(3 downto 0);
  \sprite_x_reg[8]_0\(2 downto 0) <= \^sprite_x_reg[8]_0\(2 downto 0);
\bias[3]_i_1393\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^score_stage2_e5\,
      I1 => score_stage2_e3,
      I2 => score_stage2_e4,
      O => cnt_reg_3
    );
\bias[3]_i_1520\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \notcollision_reg_i_6__3_n_0\,
      O => \bias[3]_i_1520_n_0\
    );
\bias[3]_i_1526\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_991\(12),
      I2 => \bias_reg[3]_i_991\(11),
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x_reg[15]_2\(3)
    );
\bias[3]_i_1527\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \bias_reg[3]_i_991\(10),
      I2 => \bias_reg[3]_i_991\(9),
      I3 => \^sprite_x_reg[12]_0\(3),
      O => \sprite_x_reg[15]_2\(2)
    );
\bias[3]_i_1528\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(2),
      I1 => \bias_reg[3]_i_991\(8),
      I2 => \bias_reg[3]_i_991\(7),
      I3 => \^sprite_x_reg[12]_0\(1),
      O => \sprite_x_reg[15]_2\(1)
    );
\bias[3]_i_1529\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(0),
      I1 => \bias_reg[3]_i_991\(6),
      I2 => \bias_reg[3]_i_991\(5),
      I3 => \^sprite_x_reg[8]_0\(2),
      O => \sprite_x_reg[15]_2\(0)
    );
\bias[3]_i_2235\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[8]_0\(1),
      I1 => \bias_reg[3]_i_991\(4),
      I2 => \^sprite_x_reg[6]_0\(0),
      I3 => \bias_reg[3]_i_991\(3),
      O => \sprite_x_reg[7]_0\(3)
    );
\bias[3]_i_2236\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[4]_0\,
      I1 => \bias_reg[3]_i_1521\(0),
      I2 => \^sprite_x_reg[8]_0\(0),
      I3 => \bias_reg[3]_i_991\(2),
      O => \sprite_x_reg[7]_0\(2)
    );
\bias[3]_i_2237\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \bias_reg[3]_i_991\(1),
      I2 => \^sprite_x_reg[3]_0\,
      I3 => \bias_reg[3]_i_2222_0\,
      O => \sprite_x_reg[7]_0\(1)
    );
\bias[3]_i_2238\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \bias_reg[3]_i_2222\,
      I2 => \^sprite_x_reg[1]_0\,
      I3 => \bias_reg[3]_i_991\(0),
      O => \sprite_x_reg[7]_0\(0)
    );
\bias[3]_i_2817\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \bias_reg[3]_i_991\(1),
      I2 => \bias_reg[3]_i_2222_0\,
      I3 => \^sprite_x_reg[3]_0\,
      O => \sprite_x_reg[2]_1\(1)
    );
\bias[3]_i_2818\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \bias_reg[3]_i_2222\,
      I2 => \bias_reg[3]_i_991\(0),
      I3 => \^sprite_x_reg[1]_0\,
      O => \sprite_x_reg[2]_1\(0)
    );
\bias[3]_i_2821\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \bias_reg[3]_i_991\(1),
      I2 => \^sprite_x_reg[3]_0\,
      I3 => \bias_reg[3]_i_2222_0\,
      O => \sprite_x_reg[2]_2\(1)
    );
\bias[3]_i_2822\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \bias_reg[3]_i_2222\,
      I2 => \^sprite_x_reg[1]_0\,
      I3 => \bias_reg[3]_i_991\(0),
      O => \sprite_x_reg[2]_2\(0)
    );
\bias[3]_i_481\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => \^cnt_reg_1\,
      I1 => \bias[3]_i_230\,
      I2 => \bias[3]_i_230_0\,
      I3 => \bias[3]_i_230_1\,
      O => cnt_reg_2
    );
\bias[3]_i_576\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \^score_stage2_e5\,
      I1 => score_stage2_e4,
      I2 => score_stage2_e3,
      I3 => \bias[3]_i_558\,
      I4 => \bias[3]_i_558_0\,
      O => \^cnt_reg_1\
    );
\bias[3]_i_580\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8117"
    )
        port map (
      I0 => \^cnt_reg_1\,
      I1 => \bias[3]_i_230\,
      I2 => \bias[3]_i_230_0\,
      I3 => \bias[3]_i_230_1\,
      O => cnt_reg_0
    );
\bias_reg[3]_i_990\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias[3]_i_588\(0),
      CO(3 downto 1) => \NLW_bias_reg[3]_i_990_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_x_reg[15]_4\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \notcollision_reg_i_6__3_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_990_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_1520_n_0\
    );
\cnt_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \^score_stage2_e5\,
      I1 => notcollision2,
      I2 => cnt_reg_4(0),
      I3 => sw(0),
      I4 => cnt_reg_5(0),
      O => \cnt_i_1__8_n_0\
    );
cnt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \cnt_i_1__8_n_0\,
      Q => \^score_stage2_e5\,
      R => '0'
    );
\notcollision_i_13__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \notcollision_reg_i_3__8\(15),
      I2 => \notcollision_reg_i_3__8\(14),
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x_reg[15]_1\(3)
    );
\notcollision_i_14__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \notcollision_reg_i_3__8\(13),
      I2 => \notcollision_reg_i_3__8\(12),
      I3 => \^sprite_x_reg[12]_0\(3),
      O => \sprite_x_reg[15]_1\(2)
    );
\notcollision_i_15__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(2),
      I1 => \notcollision_reg_i_3__8\(11),
      I2 => \notcollision_reg_i_3__8\(10),
      I3 => \^sprite_x_reg[12]_0\(1),
      O => \sprite_x_reg[15]_1\(1)
    );
\notcollision_i_16__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(0),
      I1 => \notcollision_reg_i_3__8\(9),
      I2 => \notcollision_reg_i_3__8\(8),
      I3 => \^sprite_x_reg[8]_0\(2),
      O => \sprite_x_reg[15]_1\(0)
    );
\notcollision_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \^notcollision_8\,
      I1 => notcollision2,
      I2 => cnt_reg_4(0),
      I3 => sw(0),
      I4 => cnt_reg_5(0),
      O => \notcollision_i_1__8_n_0\
    );
\notcollision_i_36__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[8]_0\(1),
      I1 => \notcollision_reg_i_3__8\(7),
      I2 => \^sprite_x_reg[6]_0\(0),
      I3 => \notcollision_reg_i_3__8\(6),
      O => \sprite_x_reg[7]_1\(3)
    );
\notcollision_i_37__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[4]_0\,
      I1 => \notcollision_reg_i_3__8\(4),
      I2 => \notcollision_reg_i_3__8\(5),
      I3 => \^sprite_x_reg[8]_0\(0),
      O => \sprite_x_reg[7]_1\(2)
    );
\notcollision_i_38__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \notcollision_reg_i_3__8\(2),
      I2 => \^sprite_x_reg[3]_0\,
      I3 => \notcollision_reg_i_3__8\(3),
      O => \sprite_x_reg[7]_1\(1)
    );
\notcollision_i_39__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \notcollision_reg_i_3__8\(0),
      I2 => \^sprite_x_reg[1]_0\,
      I3 => \notcollision_reg_i_3__8\(1),
      O => \sprite_x_reg[7]_1\(0)
    );
\notcollision_i_48__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \notcollision_reg_i_3__8\(2),
      I2 => \notcollision_reg_i_3__8\(3),
      I3 => \^sprite_x_reg[3]_0\,
      O => \notcollision_i_48__8_n_0\
    );
\notcollision_i_49__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \notcollision_reg_i_3__8\(0),
      I2 => \notcollision_reg_i_3__8\(1),
      I3 => \^sprite_x_reg[1]_0\,
      O => \notcollision_i_49__8_n_0\
    );
\notcollision_i_51__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[4]_0\,
      I1 => \notcollision_reg_i_3__8\(4),
      I2 => \^sprite_x_reg[6]_1\(0),
      I3 => \notcollision_reg_i_3__8\(5),
      O => \notcollision_i_51__8_n_0\
    );
\notcollision_i_52__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \notcollision_reg_i_3__8\(2),
      I2 => \^sprite_x_reg[3]_0\,
      I3 => \notcollision_reg_i_3__8\(3),
      O => \notcollision_i_52__8_n_0\
    );
\notcollision_i_53__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \notcollision_reg_i_3__8\(0),
      I2 => \^sprite_x_reg[1]_0\,
      I3 => \notcollision_reg_i_3__8\(1),
      O => \notcollision_i_53__8_n_0\
    );
\notcollision_i_55__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[6]_0\(0),
      O => \notcollision_i_55__8_n_0\
    );
\notcollision_i_7__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \notcollision_reg_i_6__3_n_0\,
      O => \notcollision_i_7__8_n_0\
    );
notcollision_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \notcollision_i_1__8_n_0\,
      Q => \^notcollision_8\,
      R => '0'
    );
\notcollision_reg_i_22__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[6]_2\(0),
      CO(2) => \notcollision_reg_i_22__3_n_1\,
      CO(1) => \notcollision_reg_i_22__3_n_2\,
      CO(0) => \notcollision_reg_i_22__3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \notcollision_reg_i_5__8\(1 downto 0),
      DI(1) => \notcollision_i_48__8_n_0\,
      DI(0) => \notcollision_i_49__8_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_22__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_reg_i_5__8_0\(0),
      S(2) => \notcollision_i_51__8_n_0\,
      S(1) => \notcollision_i_52__8_n_0\,
      S(0) => \notcollision_i_53__8_n_0\
    );
\notcollision_reg_i_2__8\: unisim.vcomponents.CARRY4
     port map (
      CI => notcollision_reg_0(0),
      CO(3 downto 1) => \NLW_notcollision_reg_i_2__8_CO_UNCONNECTED\(3 downto 1),
      CO(0) => notcollision2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \notcollision_reg_i_6__3_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_2__8_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \notcollision_i_7__8_n_0\
    );
\notcollision_reg_i_31__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_54__8_n_0\,
      CO(3) => \notcollision_reg_i_31__3_n_0\,
      CO(2) => \notcollision_reg_i_31__3_n_1\,
      CO(1) => \notcollision_reg_i_31__3_n_2\,
      CO(0) => \notcollision_reg_i_31__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sprite_x_reg[12]_1\(3 downto 0),
      S(3 downto 0) => \^sprite_x_reg[12]_0\(3 downto 0)
    );
\notcollision_reg_i_54__8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_54__8_n_0\,
      CO(2) => \notcollision_reg_i_54__8_n_1\,
      CO(1) => \notcollision_reg_i_54__8_n_2\,
      CO(0) => \notcollision_reg_i_54__8_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^sprite_x_reg[6]_0\(0),
      DI(0) => '0',
      O(3 downto 0) => \^sprite_x_reg[6]_1\(3 downto 0),
      S(3 downto 2) => \^sprite_x_reg[8]_0\(2 downto 1),
      S(1) => \notcollision_i_55__8_n_0\,
      S(0) => \^sprite_x_reg[8]_0\(0)
    );
\notcollision_reg_i_6__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_31__3_n_0\,
      CO(3) => \notcollision_reg_i_6__3_n_0\,
      CO(2) => \NLW_notcollision_reg_i_6__3_CO_UNCONNECTED\(2),
      CO(1) => \notcollision_reg_i_6__3_n_2\,
      CO(0) => \notcollision_reg_i_6__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_notcollision_reg_i_6__3_O_UNCONNECTED\(3),
      O(2 downto 0) => \sprite_x_reg[15]_3\(2 downto 0),
      S(3) => '1',
      S(2 downto 0) => \^sprite_x_reg[15]_0\(2 downto 0)
    );
\sprite_x[0]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[3]_0\,
      O => \sprite_x[0]_i_2__8_n_0\
    );
\sprite_x[0]_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[2]_0\,
      O => \sprite_x[0]_i_3__8_n_0\
    );
\sprite_x[0]_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[1]_0\,
      O => \sprite_x[0]_i_4__8_n_0\
    );
\sprite_x[0]_i_5__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      O => \sprite_x[0]_i_5__8_n_0\
    );
\sprite_x[12]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(2),
      O => \sprite_x[12]_i_2__8_n_0\
    );
\sprite_x[12]_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x[12]_i_3__8_n_0\
    );
\sprite_x[12]_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(0),
      O => \sprite_x[12]_i_4__8_n_0\
    );
\sprite_x[12]_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(3),
      O => \sprite_x[12]_i_5__8_n_0\
    );
\sprite_x[4]_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[8]_0\(1),
      O => \sprite_x[4]_i_2__14_n_0\
    );
\sprite_x[4]_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[6]_0\(0),
      O => \sprite_x[4]_i_3__14_n_0\
    );
\sprite_x[4]_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[8]_0\(0),
      O => \sprite_x[4]_i_4__15_n_0\
    );
\sprite_x[4]_i_5__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[4]_0\,
      O => \sprite_x[4]_i_5__9_n_0\
    );
\sprite_x[8]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(2),
      O => \sprite_x[8]_i_2__8_n_0\
    );
\sprite_x[8]_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(1),
      O => \sprite_x[8]_i_3__9_n_0\
    );
\sprite_x[8]_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(0),
      O => \sprite_x[8]_i_4__8_n_0\
    );
\sprite_x[8]_i_5__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[8]_0\(2),
      O => \sprite_x[8]_i_5__9_n_0\
    );
\sprite_x_direction_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAEAAAEAAAEAAA"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \sprite_x_direction_i_2__8_n_0\,
      I2 => \sprite_x_direction_i_3__8_n_0\,
      I3 => \sprite_x_direction_i_4__8_n_0\,
      I4 => \sprite_x_direction_i_5__8_n_0\,
      I5 => \sprite_x_direction_i_6__8_n_0\,
      O => \sprite_x_direction_i_1__8_n_0\
    );
\sprite_x_direction_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \^sprite_x_reg[3]_0\,
      I2 => \^sprite_x_reg[6]_0\(0),
      I3 => \^sprite_x_reg[4]_0\,
      I4 => \sprite_x_direction_i_7__8_n_0\,
      O => \sprite_x_direction_i_2__8_n_0\
    );
\sprite_x_direction_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(2),
      I1 => \^sprite_x_reg[12]_0\(1),
      I2 => \^sprite_x_reg[12]_0\(0),
      I3 => \^sprite_x_reg[8]_0\(2),
      O => \sprite_x_direction_i_3__8_n_0\
    );
\sprite_x_direction_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \^sprite_x_reg[15]_0\(1),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \^sprite_x_reg[12]_0\(3),
      O => \sprite_x_direction_i_4__8_n_0\
    );
\sprite_x_direction_i_5__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(2),
      I1 => \^sprite_x_reg[12]_0\(1),
      I2 => \^sprite_x_reg[12]_0\(0),
      I3 => \^sprite_x_reg[8]_0\(2),
      O => \sprite_x_direction_i_5__8_n_0\
    );
\sprite_x_direction_i_6__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^sprite_x_reg[3]_0\,
      I1 => \^sprite_x_reg[2]_0\,
      I2 => \^sprite_x_reg[6]_0\(0),
      I3 => \^sprite_x_reg[4]_0\,
      I4 => \sprite_x_direction_i_8__7_n_0\,
      O => \sprite_x_direction_i_6__8_n_0\
    );
\sprite_x_direction_i_7__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^sprite_x_reg[8]_0\(1),
      I1 => \^sprite_x_reg[8]_0\(0),
      I2 => \^sprite_x_reg[0]_0\,
      I3 => \^sprite_x_reg[1]_0\,
      O => \sprite_x_direction_i_7__8_n_0\
    );
\sprite_x_direction_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^sprite_x_reg[8]_0\(1),
      I1 => \^sprite_x_reg[8]_0\(0),
      I2 => \^sprite_x_reg[1]_0\,
      I3 => \^sprite_x_reg[0]_0\,
      O => \sprite_x_direction_i_8__7_n_0\
    );
sprite_x_direction_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_direction_i_1__8_n_0\,
      Q => sprite_x_direction,
      R => '0'
    );
\sprite_x_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__8_n_7\,
      Q => \^sprite_x_reg[0]_0\,
      R => '0'
    );
\sprite_x_reg[0]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[0]_i_1__8_n_0\,
      CO(2) => \sprite_x_reg[0]_i_1__8_n_1\,
      CO(1) => \sprite_x_reg[0]_i_1__8_n_2\,
      CO(0) => \sprite_x_reg[0]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => '1',
      O(3) => \sprite_x_reg[0]_i_1__8_n_4\,
      O(2) => \sprite_x_reg[0]_i_1__8_n_5\,
      O(1) => \sprite_x_reg[0]_i_1__8_n_6\,
      O(0) => \sprite_x_reg[0]_i_1__8_n_7\,
      S(3) => \sprite_x[0]_i_2__8_n_0\,
      S(2) => \sprite_x[0]_i_3__8_n_0\,
      S(1) => \sprite_x[0]_i_4__8_n_0\,
      S(0) => \sprite_x[0]_i_5__8_n_0\
    );
\sprite_x_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__8_n_5\,
      Q => \^sprite_x_reg[12]_0\(1),
      R => '0'
    );
\sprite_x_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__8_n_4\,
      Q => \^sprite_x_reg[12]_0\(2),
      R => '0'
    );
\sprite_x_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__8_n_7\,
      Q => \^sprite_x_reg[12]_0\(3),
      R => '0'
    );
\sprite_x_reg[12]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[8]_i_1__8_n_0\,
      CO(3) => \NLW_sprite_x_reg[12]_i_1__8_CO_UNCONNECTED\(3),
      CO(2) => \sprite_x_reg[12]_i_1__8_n_1\,
      CO(1) => \sprite_x_reg[12]_i_1__8_n_2\,
      CO(0) => \sprite_x_reg[12]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[12]_i_1__8_n_4\,
      O(2) => \sprite_x_reg[12]_i_1__8_n_5\,
      O(1) => \sprite_x_reg[12]_i_1__8_n_6\,
      O(0) => \sprite_x_reg[12]_i_1__8_n_7\,
      S(3) => \sprite_x[12]_i_2__8_n_0\,
      S(2) => \sprite_x[12]_i_3__8_n_0\,
      S(1) => \sprite_x[12]_i_4__8_n_0\,
      S(0) => \sprite_x[12]_i_5__8_n_0\
    );
\sprite_x_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__8_n_6\,
      Q => \^sprite_x_reg[15]_0\(0),
      R => '0'
    );
\sprite_x_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__8_n_5\,
      Q => \^sprite_x_reg[15]_0\(1),
      R => '0'
    );
\sprite_x_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__8_n_4\,
      Q => \^sprite_x_reg[15]_0\(2),
      R => '0'
    );
\sprite_x_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__8_n_6\,
      Q => \^sprite_x_reg[1]_0\,
      R => '0'
    );
\sprite_x_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__8_n_5\,
      Q => \^sprite_x_reg[2]_0\,
      R => '0'
    );
\sprite_x_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__8_n_4\,
      Q => \^sprite_x_reg[3]_0\,
      R => '0'
    );
\sprite_x_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__8_n_7\,
      Q => \^sprite_x_reg[4]_0\,
      R => '0'
    );
\sprite_x_reg[4]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[0]_i_1__8_n_0\,
      CO(3) => \sprite_x_reg[4]_i_1__8_n_0\,
      CO(2) => \sprite_x_reg[4]_i_1__8_n_1\,
      CO(1) => \sprite_x_reg[4]_i_1__8_n_2\,
      CO(0) => \sprite_x_reg[4]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[4]_i_1__8_n_4\,
      O(2) => \sprite_x_reg[4]_i_1__8_n_5\,
      O(1) => \sprite_x_reg[4]_i_1__8_n_6\,
      O(0) => \sprite_x_reg[4]_i_1__8_n_7\,
      S(3) => \sprite_x[4]_i_2__14_n_0\,
      S(2) => \sprite_x[4]_i_3__14_n_0\,
      S(1) => \sprite_x[4]_i_4__15_n_0\,
      S(0) => \sprite_x[4]_i_5__9_n_0\
    );
\sprite_x_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__8_n_6\,
      Q => \^sprite_x_reg[8]_0\(0),
      R => '0'
    );
\sprite_x_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__8_n_5\,
      Q => \^sprite_x_reg[6]_0\(0),
      R => '0'
    );
\sprite_x_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__8_n_4\,
      Q => \^sprite_x_reg[8]_0\(1),
      R => '0'
    );
\sprite_x_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__8_n_7\,
      Q => \^sprite_x_reg[8]_0\(2),
      R => '0'
    );
\sprite_x_reg[8]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[4]_i_1__8_n_0\,
      CO(3) => \sprite_x_reg[8]_i_1__8_n_0\,
      CO(2) => \sprite_x_reg[8]_i_1__8_n_1\,
      CO(1) => \sprite_x_reg[8]_i_1__8_n_2\,
      CO(0) => \sprite_x_reg[8]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[8]_i_1__8_n_4\,
      O(2) => \sprite_x_reg[8]_i_1__8_n_5\,
      O(1) => \sprite_x_reg[8]_i_1__8_n_6\,
      O(0) => \sprite_x_reg[8]_i_1__8_n_7\,
      S(3) => \sprite_x[8]_i_2__8_n_0\,
      S(2) => \sprite_x[8]_i_3__9_n_0\,
      S(1) => \sprite_x[8]_i_4__8_n_0\,
      S(0) => \sprite_x[8]_i_5__9_n_0\
    );
\sprite_x_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__8_n_6\,
      Q => \^sprite_x_reg[12]_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e6 is
  port (
    \sprite_x_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    notcollision_9 : out STD_LOGIC;
    score_stage2_e6 : out STD_LOGIC;
    shoot_signal_stage2_e6 : out STD_LOGIC;
    \sprite_x_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_0 : out STD_LOGIC;
    v_sync : in STD_LOGIC;
    \bias_reg[3]_i_1752\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1066\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \notcollision_reg_i_3__9\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[3]_i_2430\ : in STD_LOGIC;
    \bias_reg[3]_i_2430_0\ : in STD_LOGIC;
    \notcollision_reg_i_5__9\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \notcollision_reg_i_5__9_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    notcollision_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[3]_i_613\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sw : in STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sprite_shoot_y_stage2_e6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    score_stage2_e7 : in STD_LOGIC;
    score_stage2_e8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e6 : entity is "sprite_compositor_stage2_e6";
end design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e6;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e6 is
  signal \bias[3]_i_1751_n_0\ : STD_LOGIC;
  signal \cnt_i_1__9_n_0\ : STD_LOGIC;
  signal notcollision2 : STD_LOGIC;
  signal \^notcollision_9\ : STD_LOGIC;
  signal \notcollision_i_1__9_n_0\ : STD_LOGIC;
  signal \notcollision_i_48__9_n_0\ : STD_LOGIC;
  signal \notcollision_i_49__9_n_0\ : STD_LOGIC;
  signal \notcollision_i_51__9_n_0\ : STD_LOGIC;
  signal \notcollision_i_52__9_n_0\ : STD_LOGIC;
  signal \notcollision_i_53__9_n_0\ : STD_LOGIC;
  signal \notcollision_i_55__9_n_0\ : STD_LOGIC;
  signal \notcollision_i_7__9_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_22__4_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_22__4_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_22__4_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_31__4_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_31__4_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_31__4_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_31__4_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_54__9_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_54__9_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_54__9_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_54__9_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_6__4_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_6__4_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_6__4_n_3\ : STD_LOGIC;
  signal \^score_stage2_e6\ : STD_LOGIC;
  signal \shoot_i_1__4_n_0\ : STD_LOGIC;
  signal \shoot_i_2__4_n_0\ : STD_LOGIC;
  signal \shoot_i_3__4_n_0\ : STD_LOGIC;
  signal \shoot_i_4__4_n_0\ : STD_LOGIC;
  signal \shoot_i_5__4_n_0\ : STD_LOGIC;
  signal \shoot_i_6__4_n_0\ : STD_LOGIC;
  signal \^shoot_signal_stage2_e6\ : STD_LOGIC;
  signal \sprite_x[0]_i_2__9_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_3__9_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_4__9_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_5__9_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_2__9_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_3__9_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_4__9_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_5__9_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_2__16_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_3__16_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_4__17_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_5__10_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_2__9_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_3__10_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_4__9_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_5__10_n_0\ : STD_LOGIC;
  signal sprite_x_direction : STD_LOGIC;
  signal \sprite_x_direction_i_1__9_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_2__9_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_3__9_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_4__9_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_5__9_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_6__9_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_7__9_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_8__8_n_0\ : STD_LOGIC;
  signal \^sprite_x_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sprite_x_reg[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__9_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__9_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__9_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__9_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__9_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__9_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__9_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__9_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__9_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__9_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__9_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__9_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__9_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__9_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \sprite_x_reg[4]_i_1__9_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__9_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__9_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__9_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__9_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__9_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__9_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__9_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[6]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sprite_x_reg[8]_i_1__9_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__9_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__9_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__9_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__9_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__9_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__9_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__9_n_7\ : STD_LOGIC;
  signal \NLW_bias_reg[3]_i_1065_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_1065_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_22__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_2__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_notcollision_reg_i_2__9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_6__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_notcollision_reg_i_6__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_x_reg[12]_i_1__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1065\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_22__4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_2__9\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \shoot_i_5__4\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_1__9\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_4__9\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_5__9\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_6__9\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_7__9\ : label is "soft_lutpair196";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sprite_x_reg[0]_i_1__9\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[12]_i_1__9\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[4]_i_1__9\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[8]_i_1__9\ : label is 11;
begin
  notcollision_9 <= \^notcollision_9\;
  score_stage2_e6 <= \^score_stage2_e6\;
  shoot_signal_stage2_e6 <= \^shoot_signal_stage2_e6\;
  \sprite_x_reg[0]_0\(0) <= \^sprite_x_reg[0]_0\(0);
  \sprite_x_reg[15]_0\(14 downto 0) <= \^sprite_x_reg[15]_0\(14 downto 0);
  \sprite_x_reg[6]_0\(3 downto 0) <= \^sprite_x_reg[6]_0\(3 downto 0);
\bias[3]_i_1751\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \notcollision_reg_i_6__4_n_0\,
      O => \bias[3]_i_1751_n_0\
    );
\bias[3]_i_1757\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_1066\(12),
      I2 => \bias_reg[3]_i_1066\(11),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \sprite_x_reg[15]_2\(3)
    );
\bias[3]_i_1758\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_1066\(10),
      I2 => \bias_reg[3]_i_1066\(9),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \sprite_x_reg[15]_2\(2)
    );
\bias[3]_i_1759\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_1066\(8),
      I2 => \bias_reg[3]_i_1066\(7),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \sprite_x_reg[15]_2\(1)
    );
\bias[3]_i_1760\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_1066\(6),
      I2 => \bias_reg[3]_i_1066\(5),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \sprite_x_reg[15]_2\(0)
    );
\bias[3]_i_2443\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \bias_reg[3]_i_1066\(4),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => \bias_reg[3]_i_1066\(3),
      O => \sprite_x_reg[7]_0\(3)
    );
\bias[3]_i_2444\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_1752\(0),
      I2 => \^sprite_x_reg[15]_0\(4),
      I3 => \bias_reg[3]_i_1066\(2),
      O => \sprite_x_reg[7]_0\(2)
    );
\bias[3]_i_2445\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1066\(1),
      I2 => \^sprite_x_reg[15]_0\(2),
      I3 => \bias_reg[3]_i_2430_0\,
      O => \sprite_x_reg[7]_0\(1)
    );
\bias[3]_i_2446\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      I1 => \bias_reg[3]_i_2430\,
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \bias_reg[3]_i_1066\(0),
      O => \sprite_x_reg[7]_0\(0)
    );
\bias[3]_i_2894\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1066\(1),
      I2 => \bias_reg[3]_i_2430_0\,
      I3 => \^sprite_x_reg[15]_0\(2),
      O => \sprite_x_reg[2]_0\(1)
    );
\bias[3]_i_2895\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      I1 => \bias_reg[3]_i_2430\,
      I2 => \bias_reg[3]_i_1066\(0),
      I3 => \^sprite_x_reg[15]_0\(0),
      O => \sprite_x_reg[2]_0\(0)
    );
\bias[3]_i_2898\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1066\(1),
      I2 => \^sprite_x_reg[15]_0\(2),
      I3 => \bias_reg[3]_i_2430_0\,
      O => \sprite_x_reg[2]_1\(1)
    );
\bias[3]_i_2899\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      I1 => \bias_reg[3]_i_2430\,
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \bias_reg[3]_i_1066\(0),
      O => \sprite_x_reg[2]_1\(0)
    );
\bias[3]_i_963\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^score_stage2_e6\,
      I1 => score_stage2_e7,
      I2 => score_stage2_e8,
      O => cnt_reg_0
    );
\bias_reg[3]_i_1065\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias[3]_i_613\(0),
      CO(3 downto 1) => \NLW_bias_reg[3]_i_1065_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_x_reg[15]_4\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \notcollision_reg_i_6__4_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1065_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_1751_n_0\
    );
\cnt_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \^score_stage2_e6\,
      I1 => notcollision2,
      I2 => cnt_reg_1(0),
      I3 => sw(0),
      I4 => cnt_reg_2(0),
      O => \cnt_i_1__9_n_0\
    );
cnt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \cnt_i_1__9_n_0\,
      Q => \^score_stage2_e6\,
      R => '0'
    );
\notcollision_i_13__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \notcollision_reg_i_3__9\(15),
      I2 => \notcollision_reg_i_3__9\(14),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \sprite_x_reg[15]_1\(3)
    );
\notcollision_i_14__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \notcollision_reg_i_3__9\(13),
      I2 => \notcollision_reg_i_3__9\(12),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \sprite_x_reg[15]_1\(2)
    );
\notcollision_i_15__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \notcollision_reg_i_3__9\(11),
      I2 => \notcollision_reg_i_3__9\(10),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \sprite_x_reg[15]_1\(1)
    );
\notcollision_i_16__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \notcollision_reg_i_3__9\(9),
      I2 => \notcollision_reg_i_3__9\(8),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \sprite_x_reg[15]_1\(0)
    );
\notcollision_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \^notcollision_9\,
      I1 => notcollision2,
      I2 => cnt_reg_1(0),
      I3 => sw(0),
      I4 => cnt_reg_2(0),
      O => \notcollision_i_1__9_n_0\
    );
\notcollision_i_36__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \notcollision_reg_i_3__9\(7),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => \notcollision_reg_i_3__9\(6),
      O => \sprite_x_reg[7]_1\(3)
    );
\notcollision_i_37__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \notcollision_reg_i_3__9\(4),
      I2 => \notcollision_reg_i_3__9\(5),
      I3 => \^sprite_x_reg[15]_0\(4),
      O => \sprite_x_reg[7]_1\(2)
    );
\notcollision_i_38__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \notcollision_reg_i_3__9\(2),
      I2 => \^sprite_x_reg[15]_0\(2),
      I3 => \notcollision_reg_i_3__9\(3),
      O => \sprite_x_reg[7]_1\(1)
    );
\notcollision_i_39__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      I1 => \notcollision_reg_i_3__9\(0),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \notcollision_reg_i_3__9\(1),
      O => \sprite_x_reg[7]_1\(0)
    );
\notcollision_i_48__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \notcollision_reg_i_3__9\(2),
      I2 => \notcollision_reg_i_3__9\(3),
      I3 => \^sprite_x_reg[15]_0\(2),
      O => \notcollision_i_48__9_n_0\
    );
\notcollision_i_49__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      I1 => \notcollision_reg_i_3__9\(0),
      I2 => \notcollision_reg_i_3__9\(1),
      I3 => \^sprite_x_reg[15]_0\(0),
      O => \notcollision_i_49__9_n_0\
    );
\notcollision_i_51__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \notcollision_reg_i_3__9\(4),
      I2 => \^sprite_x_reg[6]_0\(0),
      I3 => \notcollision_reg_i_3__9\(5),
      O => \notcollision_i_51__9_n_0\
    );
\notcollision_i_52__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \notcollision_reg_i_3__9\(2),
      I2 => \^sprite_x_reg[15]_0\(2),
      I3 => \notcollision_reg_i_3__9\(3),
      O => \notcollision_i_52__9_n_0\
    );
\notcollision_i_53__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      I1 => \notcollision_reg_i_3__9\(0),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \notcollision_reg_i_3__9\(1),
      O => \notcollision_i_53__9_n_0\
    );
\notcollision_i_55__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      O => \notcollision_i_55__9_n_0\
    );
\notcollision_i_7__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \notcollision_reg_i_6__4_n_0\,
      O => \notcollision_i_7__9_n_0\
    );
notcollision_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \notcollision_i_1__9_n_0\,
      Q => \^notcollision_9\,
      R => '0'
    );
\notcollision_reg_i_22__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[6]_1\(0),
      CO(2) => \notcollision_reg_i_22__4_n_1\,
      CO(1) => \notcollision_reg_i_22__4_n_2\,
      CO(0) => \notcollision_reg_i_22__4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \notcollision_reg_i_5__9\(1 downto 0),
      DI(1) => \notcollision_i_48__9_n_0\,
      DI(0) => \notcollision_i_49__9_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_22__4_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_reg_i_5__9_0\(0),
      S(2) => \notcollision_i_51__9_n_0\,
      S(1) => \notcollision_i_52__9_n_0\,
      S(0) => \notcollision_i_53__9_n_0\
    );
\notcollision_reg_i_2__9\: unisim.vcomponents.CARRY4
     port map (
      CI => notcollision_reg_0(0),
      CO(3 downto 1) => \NLW_notcollision_reg_i_2__9_CO_UNCONNECTED\(3 downto 1),
      CO(0) => notcollision2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \notcollision_reg_i_6__4_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_2__9_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \notcollision_i_7__9_n_0\
    );
\notcollision_reg_i_31__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_54__9_n_0\,
      CO(3) => \notcollision_reg_i_31__4_n_0\,
      CO(2) => \notcollision_reg_i_31__4_n_1\,
      CO(1) => \notcollision_reg_i_31__4_n_2\,
      CO(0) => \notcollision_reg_i_31__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sprite_x_reg[12]_0\(3 downto 0),
      S(3 downto 0) => \^sprite_x_reg[15]_0\(11 downto 8)
    );
\notcollision_reg_i_54__9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_54__9_n_0\,
      CO(2) => \notcollision_reg_i_54__9_n_1\,
      CO(1) => \notcollision_reg_i_54__9_n_2\,
      CO(0) => \notcollision_reg_i_54__9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^sprite_x_reg[15]_0\(5),
      DI(0) => '0',
      O(3 downto 0) => \^sprite_x_reg[6]_0\(3 downto 0),
      S(3 downto 2) => \^sprite_x_reg[15]_0\(7 downto 6),
      S(1) => \notcollision_i_55__9_n_0\,
      S(0) => \^sprite_x_reg[15]_0\(4)
    );
\notcollision_reg_i_6__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_31__4_n_0\,
      CO(3) => \notcollision_reg_i_6__4_n_0\,
      CO(2) => \NLW_notcollision_reg_i_6__4_CO_UNCONNECTED\(2),
      CO(1) => \notcollision_reg_i_6__4_n_2\,
      CO(0) => \notcollision_reg_i_6__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_notcollision_reg_i_6__4_O_UNCONNECTED\(3),
      O(2 downto 0) => \sprite_x_reg[15]_3\(2 downto 0),
      S(3) => '1',
      S(2 downto 0) => \^sprite_x_reg[15]_0\(14 downto 12)
    );
\shoot_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF008080FF000000"
    )
        port map (
      I0 => \shoot_i_2__4_n_0\,
      I1 => \shoot_i_3__4_n_0\,
      I2 => \shoot_i_4__4_n_0\,
      I3 => \^shoot_signal_stage2_e6\,
      I4 => \shoot_i_5__4_n_0\,
      I5 => \^notcollision_9\,
      O => \shoot_i_1__4_n_0\
    );
\shoot_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \^sprite_x_reg[15]_0\(12),
      I4 => \^sprite_x_reg[15]_0\(14),
      I5 => \^sprite_x_reg[15]_0\(13),
      O => \shoot_i_2__4_n_0\
    );
\shoot_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \^sprite_x_reg[15]_0\(1),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \^sprite_x_reg[0]_0\(0),
      I4 => \shoot_i_6__4_n_0\,
      O => \shoot_i_3__4_n_0\
    );
\shoot_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \^sprite_x_reg[15]_0\(3),
      O => \shoot_i_4__4_n_0\
    );
\shoot_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sprite_x_direction_i_2__9_n_0\,
      I1 => \sprite_x_direction_i_3__9_n_0\,
      O => \shoot_i_5__4_n_0\
    );
\shoot_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \^sprite_x_reg[15]_0\(7),
      I2 => \^sprite_x_reg[15]_0\(6),
      I3 => \^sprite_x_reg[15]_0\(4),
      O => \shoot_i_6__4_n_0\
    );
shoot_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \shoot_i_1__4_n_0\,
      Q => \^shoot_signal_stage2_e6\,
      R => '0'
    );
\sprite_x[0]_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(2),
      O => \sprite_x[0]_i_2__9_n_0\
    );
\sprite_x[0]_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x[0]_i_3__9_n_0\
    );
\sprite_x[0]_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(0),
      O => \sprite_x[0]_i_4__9_n_0\
    );
\sprite_x[0]_i_5__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      O => \sprite_x[0]_i_5__9_n_0\
    );
\sprite_x[12]_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(14),
      O => \sprite_x[12]_i_2__9_n_0\
    );
\sprite_x[12]_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(13),
      O => \sprite_x[12]_i_3__9_n_0\
    );
\sprite_x[12]_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(12),
      O => \sprite_x[12]_i_4__9_n_0\
    );
\sprite_x[12]_i_5__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(11),
      O => \sprite_x[12]_i_5__9_n_0\
    );
\sprite_x[4]_i_2__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      O => \sprite_x_reg[4]_0\(2)
    );
\sprite_x[4]_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(6),
      O => \sprite_x[4]_i_2__16_n_0\
    );
\sprite_x[4]_i_3__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      O => \sprite_x_reg[4]_0\(1)
    );
\sprite_x[4]_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(5),
      O => \sprite_x[4]_i_3__16_n_0\
    );
\sprite_x[4]_i_4__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x_reg[4]_0\(0)
    );
\sprite_x[4]_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(4),
      O => \sprite_x[4]_i_4__17_n_0\
    );
\sprite_x[4]_i_5__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(3),
      O => \sprite_x[4]_i_5__10_n_0\
    );
\sprite_x[8]_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(10),
      O => \sprite_x[8]_i_2__9_n_0\
    );
\sprite_x[8]_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(9),
      O => \sprite_x[8]_i_3__10_n_0\
    );
\sprite_x[8]_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(8),
      O => \sprite_x[8]_i_4__9_n_0\
    );
\sprite_x[8]_i_5__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(7),
      O => \sprite_x[8]_i_5__10_n_0\
    );
\sprite_x_direction_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \sprite_x_direction_i_2__9_n_0\,
      I2 => \sprite_x_direction_i_3__9_n_0\,
      O => \sprite_x_direction_i_1__9_n_0\
    );
\sprite_x_direction_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \sprite_x_direction_i_4__9_n_0\,
      I1 => \^sprite_x_reg[15]_0\(3),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => \^sprite_x_reg[15]_0\(1),
      I4 => \^sprite_x_reg[15]_0\(2),
      I5 => \sprite_x_direction_i_5__9_n_0\,
      O => \sprite_x_direction_i_2__9_n_0\
    );
\sprite_x_direction_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \sprite_x_direction_i_6__9_n_0\,
      I1 => \^sprite_x_reg[15]_0\(3),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => \^sprite_x_reg[15]_0\(1),
      I4 => \^sprite_x_reg[15]_0\(2),
      I5 => \sprite_x_direction_i_7__9_n_0\,
      O => \sprite_x_direction_i_3__9_n_0\
    );
\sprite_x_direction_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => \^sprite_x_reg[0]_0\(0),
      I3 => \^sprite_x_reg[15]_0\(0),
      O => \sprite_x_direction_i_4__9_n_0\
    );
\sprite_x_direction_i_5__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \sprite_x_direction_i_8__8_n_0\,
      I1 => \^sprite_x_reg[15]_0\(7),
      I2 => \^sprite_x_reg[15]_0\(8),
      I3 => \^sprite_x_reg[15]_0\(9),
      I4 => \^sprite_x_reg[15]_0\(10),
      O => \sprite_x_direction_i_5__9_n_0\
    );
\sprite_x_direction_i_6__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \^sprite_x_reg[15]_0\(6),
      I2 => \^sprite_x_reg[0]_0\(0),
      I3 => \^sprite_x_reg[15]_0\(0),
      O => \sprite_x_direction_i_6__9_n_0\
    );
\sprite_x_direction_i_7__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \sprite_x_direction_i_8__8_n_0\,
      I1 => \^sprite_x_reg[15]_0\(7),
      I2 => \^sprite_x_reg[15]_0\(8),
      I3 => \^sprite_x_reg[15]_0\(9),
      I4 => \^sprite_x_reg[15]_0\(10),
      O => \sprite_x_direction_i_7__9_n_0\
    );
\sprite_x_direction_i_8__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \^sprite_x_reg[15]_0\(13),
      I2 => \^sprite_x_reg[15]_0\(12),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \sprite_x_direction_i_8__8_n_0\
    );
sprite_x_direction_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_direction_i_1__9_n_0\,
      Q => sprite_x_direction,
      R => '0'
    );
\sprite_x_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__9_n_7\,
      Q => \^sprite_x_reg[0]_0\(0),
      R => '0'
    );
\sprite_x_reg[0]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[0]_i_1__9_n_0\,
      CO(2) => \sprite_x_reg[0]_i_1__9_n_1\,
      CO(1) => \sprite_x_reg[0]_i_1__9_n_2\,
      CO(0) => \sprite_x_reg[0]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => '1',
      O(3) => \sprite_x_reg[0]_i_1__9_n_4\,
      O(2) => \sprite_x_reg[0]_i_1__9_n_5\,
      O(1) => \sprite_x_reg[0]_i_1__9_n_6\,
      O(0) => \sprite_x_reg[0]_i_1__9_n_7\,
      S(3) => \sprite_x[0]_i_2__9_n_0\,
      S(2) => \sprite_x[0]_i_3__9_n_0\,
      S(1) => \sprite_x[0]_i_4__9_n_0\,
      S(0) => \sprite_x[0]_i_5__9_n_0\
    );
\sprite_x_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__9_n_5\,
      Q => \^sprite_x_reg[15]_0\(9),
      R => '0'
    );
\sprite_x_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__9_n_4\,
      Q => \^sprite_x_reg[15]_0\(10),
      R => '0'
    );
\sprite_x_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__9_n_7\,
      Q => \^sprite_x_reg[15]_0\(11),
      R => '0'
    );
\sprite_x_reg[12]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[8]_i_1__9_n_0\,
      CO(3) => \NLW_sprite_x_reg[12]_i_1__9_CO_UNCONNECTED\(3),
      CO(2) => \sprite_x_reg[12]_i_1__9_n_1\,
      CO(1) => \sprite_x_reg[12]_i_1__9_n_2\,
      CO(0) => \sprite_x_reg[12]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[12]_i_1__9_n_4\,
      O(2) => \sprite_x_reg[12]_i_1__9_n_5\,
      O(1) => \sprite_x_reg[12]_i_1__9_n_6\,
      O(0) => \sprite_x_reg[12]_i_1__9_n_7\,
      S(3) => \sprite_x[12]_i_2__9_n_0\,
      S(2) => \sprite_x[12]_i_3__9_n_0\,
      S(1) => \sprite_x[12]_i_4__9_n_0\,
      S(0) => \sprite_x[12]_i_5__9_n_0\
    );
\sprite_x_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__9_n_6\,
      Q => \^sprite_x_reg[15]_0\(12),
      R => '0'
    );
\sprite_x_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__9_n_5\,
      Q => \^sprite_x_reg[15]_0\(13),
      R => '0'
    );
\sprite_x_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__9_n_4\,
      Q => \^sprite_x_reg[15]_0\(14),
      R => '0'
    );
\sprite_x_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__9_n_6\,
      Q => \^sprite_x_reg[15]_0\(0),
      R => '0'
    );
\sprite_x_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__9_n_5\,
      Q => \^sprite_x_reg[15]_0\(1),
      R => '0'
    );
\sprite_x_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__9_n_4\,
      Q => \^sprite_x_reg[15]_0\(2),
      R => '0'
    );
\sprite_x_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__9_n_7\,
      Q => \^sprite_x_reg[15]_0\(3),
      R => '0'
    );
\sprite_x_reg[4]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[0]_i_1__9_n_0\,
      CO(3) => \sprite_x_reg[4]_i_1__9_n_0\,
      CO(2) => \sprite_x_reg[4]_i_1__9_n_1\,
      CO(1) => \sprite_x_reg[4]_i_1__9_n_2\,
      CO(0) => \sprite_x_reg[4]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[4]_i_1__9_n_4\,
      O(2) => \sprite_x_reg[4]_i_1__9_n_5\,
      O(1) => \sprite_x_reg[4]_i_1__9_n_6\,
      O(0) => \sprite_x_reg[4]_i_1__9_n_7\,
      S(3) => \sprite_x[4]_i_2__16_n_0\,
      S(2) => \sprite_x[4]_i_3__16_n_0\,
      S(1) => \sprite_x[4]_i_4__17_n_0\,
      S(0) => \sprite_x[4]_i_5__10_n_0\
    );
\sprite_x_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__9_n_6\,
      Q => \^sprite_x_reg[15]_0\(4),
      R => '0'
    );
\sprite_x_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__9_n_5\,
      Q => \^sprite_x_reg[15]_0\(5),
      R => '0'
    );
\sprite_x_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__9_n_4\,
      Q => \^sprite_x_reg[15]_0\(6),
      R => '0'
    );
\sprite_x_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__9_n_7\,
      Q => \^sprite_x_reg[15]_0\(7),
      R => '0'
    );
\sprite_x_reg[8]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[4]_i_1__9_n_0\,
      CO(3) => \sprite_x_reg[8]_i_1__9_n_0\,
      CO(2) => \sprite_x_reg[8]_i_1__9_n_1\,
      CO(1) => \sprite_x_reg[8]_i_1__9_n_2\,
      CO(0) => \sprite_x_reg[8]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[8]_i_1__9_n_4\,
      O(2) => \sprite_x_reg[8]_i_1__9_n_5\,
      O(1) => \sprite_x_reg[8]_i_1__9_n_6\,
      O(0) => \sprite_x_reg[8]_i_1__9_n_7\,
      S(3) => \sprite_x[8]_i_2__9_n_0\,
      S(2) => \sprite_x[8]_i_3__10_n_0\,
      S(1) => \sprite_x[8]_i_4__9_n_0\,
      S(0) => \sprite_x[8]_i_5__10_n_0\
    );
\sprite_x_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__9_n_6\,
      Q => \^sprite_x_reg[15]_0\(8),
      R => '0'
    );
\sprite_y[3]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^shoot_signal_stage2_e6\,
      I1 => sprite_shoot_y_stage2_e6(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e7 is
  port (
    \sprite_x_reg[0]_0\ : out STD_LOGIC;
    \sprite_x_reg[1]_0\ : out STD_LOGIC;
    \sprite_x_reg[2]_0\ : out STD_LOGIC;
    \sprite_x_reg[3]_0\ : out STD_LOGIC;
    \sprite_x_reg[4]_0\ : out STD_LOGIC;
    \sprite_x_reg[8]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    notcollision_10 : out STD_LOGIC;
    score_stage2_e7 : out STD_LOGIC;
    \bias[3]_i_559_0\ : out STD_LOGIC;
    p_0_in52_in : out STD_LOGIC;
    cnt_reg_0 : out STD_LOGIC;
    p_0_in44_in : out STD_LOGIC;
    p_0_in37_in : out STD_LOGIC;
    cnt_reg_1 : out STD_LOGIC;
    cnt_reg_2 : out STD_LOGIC;
    cnt_reg_3 : out STD_LOGIC;
    p_0_in48_in : out STD_LOGIC;
    p_0_in56_in : out STD_LOGIC;
    p_0_in33_in : out STD_LOGIC;
    cnt_reg_4 : out STD_LOGIC;
    p_0_in46_in : out STD_LOGIC;
    p_0_in39_in : out STD_LOGIC;
    p_0_in54_in : out STD_LOGIC;
    p_0_in26_in : out STD_LOGIC;
    cnt_reg_5 : out STD_LOGIC;
    p_0_in50_in : out STD_LOGIC;
    p_0_in42_in : out STD_LOGIC;
    p_0_in65_in : out STD_LOGIC;
    p_0_in35_in : out STD_LOGIC;
    \sprite_x_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[12]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in28_in : out STD_LOGIC;
    p_0_in30_in : out STD_LOGIC;
    v_sync : in STD_LOGIC;
    \bias[3]_i_244\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[3]_i_244_0\ : in STD_LOGIC;
    \bias[3]_i_96\ : in STD_LOGIC;
    \bias[3]_i_481\ : in STD_LOGIC;
    \bias[3]_i_481_0\ : in STD_LOGIC;
    \bias[3]_i_481_1\ : in STD_LOGIC;
    \bias[3]_i_481_2\ : in STD_LOGIC;
    \bias[3]_i_231\ : in STD_LOGIC;
    \bias_reg[3]_i_1689\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1048\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \notcollision_reg_i_3__10\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[3]_i_2372\ : in STD_LOGIC;
    \bias_reg[3]_i_2372_0\ : in STD_LOGIC;
    \notcollision_reg_i_5__10\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \notcollision_reg_i_5__10_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    notcollision_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[3]_i_608\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sw : in STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[3]_i_518_0\ : in STD_LOGIC;
    \bias[3]_i_518_1\ : in STD_LOGIC;
    \bias[3]_i_518_2\ : in STD_LOGIC;
    score_stage2_e6 : in STD_LOGIC;
    score_stage2_e8 : in STD_LOGIC;
    \bias[3]_i_577\ : in STD_LOGIC;
    \bias[3]_i_577_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e7 : entity is "sprite_compositor_stage2_e7";
end design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e7;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e7 is
  signal \bias[3]_i_1688_n_0\ : STD_LOGIC;
  signal \cnt_i_1__10_n_0\ : STD_LOGIC;
  signal \^cnt_reg_0\ : STD_LOGIC;
  signal \^cnt_reg_3\ : STD_LOGIC;
  signal notcollision2 : STD_LOGIC;
  signal \^notcollision_10\ : STD_LOGIC;
  signal \notcollision_i_1__10_n_0\ : STD_LOGIC;
  signal \notcollision_i_48__10_n_0\ : STD_LOGIC;
  signal \notcollision_i_49__10_n_0\ : STD_LOGIC;
  signal \notcollision_i_51__10_n_0\ : STD_LOGIC;
  signal \notcollision_i_52__10_n_0\ : STD_LOGIC;
  signal \notcollision_i_53__10_n_0\ : STD_LOGIC;
  signal \notcollision_i_55__10_n_0\ : STD_LOGIC;
  signal \notcollision_i_7__10_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_22__5_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_22__5_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_22__5_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_31__5_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_31__5_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_31__5_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_31__5_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_54__10_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_54__10_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_54__10_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_54__10_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_6__5_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_6__5_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_6__5_n_3\ : STD_LOGIC;
  signal \^score_stage2_e7\ : STD_LOGIC;
  signal \sprite_x[0]_i_2__10_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_3__10_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_4__10_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_5__10_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_2__10_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_3__10_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_4__10_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_5__10_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_2__17_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_3__17_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_4__18_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_5__11_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_2__10_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_3__11_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_4__10_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_5__11_n_0\ : STD_LOGIC;
  signal sprite_x_direction : STD_LOGIC;
  signal \sprite_x_direction_i_1__10_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_2__10_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_3__10_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_4__10_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_5__10_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_6__10_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_7__10_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_8__9_n_0\ : STD_LOGIC;
  signal \^sprite_x_reg[0]_0\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__10_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__10_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__10_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__10_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__10_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__10_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__10_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[12]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sprite_x_reg[12]_i_1__10_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__10_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__10_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__10_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__10_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__10_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__10_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sprite_x_reg[1]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[2]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[3]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[4]_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__10_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__10_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__10_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__10_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__10_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__10_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__10_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__10_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sprite_x_reg[6]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_x_reg[8]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sprite_x_reg[8]_i_1__10_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__10_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__10_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__10_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__10_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__10_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__10_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__10_n_7\ : STD_LOGIC;
  signal total_score : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \NLW_bias_reg[3]_i_1047_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_1047_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_22__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_2__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_notcollision_reg_i_2__10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_6__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_notcollision_reg_i_6__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_x_reg[12]_i_1__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bias[3]_i_277\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \bias[3]_i_279\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \bias[3]_i_480\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \bias[3]_i_492\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \bias[3]_i_494\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \bias[3]_i_504\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \bias[3]_i_506\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \bias[3]_i_508\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \bias[3]_i_536\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \bias[3]_i_538\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \bias[3]_i_540\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \bias[3]_i_542\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \bias[3]_i_544\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \bias[3]_i_546\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \bias[3]_i_555\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \bias[3]_i_557\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \bias[3]_i_559\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \bias[3]_i_560\ : label is "soft_lutpair209";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1047\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_22__5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_2__10\ : label is 11;
  attribute SOFT_HLUTNM of \sprite_x_direction_i_3__10\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_5__10\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_7__10\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_8__9\ : label is "soft_lutpair208";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sprite_x_reg[0]_i_1__10\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[12]_i_1__10\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[4]_i_1__10\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[8]_i_1__10\ : label is 11;
begin
  cnt_reg_0 <= \^cnt_reg_0\;
  cnt_reg_3 <= \^cnt_reg_3\;
  notcollision_10 <= \^notcollision_10\;
  score_stage2_e7 <= \^score_stage2_e7\;
  \sprite_x_reg[0]_0\ <= \^sprite_x_reg[0]_0\;
  \sprite_x_reg[12]_0\(3 downto 0) <= \^sprite_x_reg[12]_0\(3 downto 0);
  \sprite_x_reg[15]_0\(2 downto 0) <= \^sprite_x_reg[15]_0\(2 downto 0);
  \sprite_x_reg[1]_0\ <= \^sprite_x_reg[1]_0\;
  \sprite_x_reg[2]_0\ <= \^sprite_x_reg[2]_0\;
  \sprite_x_reg[3]_0\ <= \^sprite_x_reg[3]_0\;
  \sprite_x_reg[4]_0\ <= \^sprite_x_reg[4]_0\;
  \sprite_x_reg[6]_0\(0) <= \^sprite_x_reg[6]_0\(0);
  \sprite_x_reg[6]_1\(3 downto 0) <= \^sprite_x_reg[6]_1\(3 downto 0);
  \sprite_x_reg[8]_0\(2 downto 0) <= \^sprite_x_reg[8]_0\(2 downto 0);
\bias[3]_i_1688\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \notcollision_reg_i_6__5_n_0\,
      O => \bias[3]_i_1688_n_0\
    );
\bias[3]_i_1694\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_1048\(12),
      I2 => \bias_reg[3]_i_1048\(11),
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x_reg[15]_2\(3)
    );
\bias[3]_i_1695\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \bias_reg[3]_i_1048\(10),
      I2 => \bias_reg[3]_i_1048\(9),
      I3 => \^sprite_x_reg[12]_0\(3),
      O => \sprite_x_reg[15]_2\(2)
    );
\bias[3]_i_1696\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(2),
      I1 => \bias_reg[3]_i_1048\(8),
      I2 => \bias_reg[3]_i_1048\(7),
      I3 => \^sprite_x_reg[12]_0\(1),
      O => \sprite_x_reg[15]_2\(1)
    );
\bias[3]_i_1697\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(0),
      I1 => \bias_reg[3]_i_1048\(6),
      I2 => \bias_reg[3]_i_1048\(5),
      I3 => \^sprite_x_reg[8]_0\(2),
      O => \sprite_x_reg[15]_2\(0)
    );
\bias[3]_i_2385\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[8]_0\(1),
      I1 => \bias_reg[3]_i_1048\(4),
      I2 => \^sprite_x_reg[6]_0\(0),
      I3 => \bias_reg[3]_i_1048\(3),
      O => \sprite_x_reg[7]_0\(3)
    );
\bias[3]_i_2386\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[4]_0\,
      I1 => \bias_reg[3]_i_1689\(0),
      I2 => \^sprite_x_reg[8]_0\(0),
      I3 => \bias_reg[3]_i_1048\(2),
      O => \sprite_x_reg[7]_0\(2)
    );
\bias[3]_i_2387\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \bias_reg[3]_i_1048\(1),
      I2 => \^sprite_x_reg[3]_0\,
      I3 => \bias_reg[3]_i_2372_0\,
      O => \sprite_x_reg[7]_0\(1)
    );
\bias[3]_i_2388\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \bias_reg[3]_i_2372\,
      I2 => \^sprite_x_reg[1]_0\,
      I3 => \bias_reg[3]_i_1048\(0),
      O => \sprite_x_reg[7]_0\(0)
    );
\bias[3]_i_268\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080080000"
    )
        port map (
      I0 => total_score(1),
      I1 => \bias[3]_i_244\(0),
      I2 => \^cnt_reg_0\,
      I3 => \bias[3]_i_244_0\,
      I4 => total_score(4),
      I5 => total_score(3),
      O => p_0_in26_in
    );
\bias[3]_i_274\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220200020000000"
    )
        port map (
      I0 => total_score(1),
      I1 => \bias[3]_i_244\(0),
      I2 => \^cnt_reg_0\,
      I3 => \bias[3]_i_518_0\,
      I4 => \bias[3]_i_518_1\,
      I5 => \bias[3]_i_518_2\,
      O => p_0_in28_in
    );
\bias[3]_i_277\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000880"
    )
        port map (
      I0 => total_score(1),
      I1 => \bias[3]_i_244\(0),
      I2 => \^cnt_reg_0\,
      I3 => \bias[3]_i_244_0\,
      I4 => \bias[3]_i_96\,
      O => p_0_in39_in
    );
\bias[3]_i_279\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000220"
    )
        port map (
      I0 => \bias[3]_i_244\(0),
      I1 => total_score(1),
      I2 => \^cnt_reg_0\,
      I3 => \bias[3]_i_244_0\,
      I4 => \bias[3]_i_96\,
      O => p_0_in42_in
    );
\bias[3]_i_2872\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \bias_reg[3]_i_1048\(1),
      I2 => \bias_reg[3]_i_2372_0\,
      I3 => \^sprite_x_reg[3]_0\,
      O => \sprite_x_reg[2]_1\(1)
    );
\bias[3]_i_2873\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \bias_reg[3]_i_2372\,
      I2 => \bias_reg[3]_i_1048\(0),
      I3 => \^sprite_x_reg[1]_0\,
      O => \sprite_x_reg[2]_1\(0)
    );
\bias[3]_i_2876\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \bias_reg[3]_i_1048\(1),
      I2 => \^sprite_x_reg[3]_0\,
      I3 => \bias_reg[3]_i_2372_0\,
      O => \sprite_x_reg[2]_2\(1)
    );
\bias[3]_i_2877\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \bias_reg[3]_i_2372\,
      I2 => \^sprite_x_reg[1]_0\,
      I3 => \bias_reg[3]_i_1048\(0),
      O => \sprite_x_reg[2]_2\(0)
    );
\bias[3]_i_480\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFE"
    )
        port map (
      I0 => total_score(1),
      I1 => \bias[3]_i_244\(0),
      I2 => \^cnt_reg_0\,
      I3 => \bias[3]_i_244_0\,
      O => cnt_reg_1
    );
\bias[3]_i_492\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEF"
    )
        port map (
      I0 => total_score(1),
      I1 => \bias[3]_i_244\(0),
      I2 => \^cnt_reg_0\,
      I3 => \bias[3]_i_244_0\,
      O => cnt_reg_2
    );
\bias[3]_i_494\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000220"
    )
        port map (
      I0 => total_score(1),
      I1 => \bias[3]_i_244\(0),
      I2 => \^cnt_reg_0\,
      I3 => \bias[3]_i_244_0\,
      I4 => \bias[3]_i_231\,
      O => p_0_in56_in
    );
\bias[3]_i_495\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200020220"
    )
        port map (
      I0 => \bias[3]_i_244\(0),
      I1 => total_score(1),
      I2 => \^cnt_reg_0\,
      I3 => \bias[3]_i_518_0\,
      I4 => \bias[3]_i_518_1\,
      I5 => \bias[3]_i_518_2\,
      O => p_0_in30_in
    );
\bias[3]_i_504\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002002"
    )
        port map (
      I0 => \bias[3]_i_244\(0),
      I1 => total_score(1),
      I2 => \^cnt_reg_0\,
      I3 => \bias[3]_i_244_0\,
      I4 => \bias[3]_i_231\,
      O => p_0_in65_in
    );
\bias[3]_i_506\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FF7"
    )
        port map (
      I0 => total_score(1),
      I1 => \bias[3]_i_244\(0),
      I2 => \^cnt_reg_0\,
      I3 => \bias[3]_i_244_0\,
      O => cnt_reg_5
    );
\bias[3]_i_508\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFD"
    )
        port map (
      I0 => total_score(1),
      I1 => \bias[3]_i_244\(0),
      I2 => \^cnt_reg_0\,
      I3 => \bias[3]_i_244_0\,
      O => cnt_reg_4
    );
\bias[3]_i_518\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => total_score(3),
      I1 => total_score(4),
      O => \bias[3]_i_559_0\
    );
\bias[3]_i_522\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020020000"
    )
        port map (
      I0 => \bias[3]_i_244\(0),
      I1 => total_score(1),
      I2 => \^cnt_reg_0\,
      I3 => \bias[3]_i_244_0\,
      I4 => total_score(4),
      I5 => total_score(3),
      O => p_0_in35_in
    );
\bias[3]_i_524\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020020000"
    )
        port map (
      I0 => total_score(1),
      I1 => \bias[3]_i_244\(0),
      I2 => \^cnt_reg_0\,
      I3 => \bias[3]_i_244_0\,
      I4 => total_score(4),
      I5 => total_score(3),
      O => p_0_in33_in
    );
\bias[3]_i_526\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010010000"
    )
        port map (
      I0 => total_score(1),
      I1 => \bias[3]_i_244\(0),
      I2 => \^cnt_reg_0\,
      I3 => \bias[3]_i_244_0\,
      I4 => total_score(4),
      I5 => total_score(3),
      O => p_0_in37_in
    );
\bias[3]_i_536\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002002"
    )
        port map (
      I0 => total_score(1),
      I1 => \bias[3]_i_244\(0),
      I2 => \^cnt_reg_0\,
      I3 => \bias[3]_i_244_0\,
      I4 => \bias[3]_i_96\,
      O => p_0_in48_in
    );
\bias[3]_i_538\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000110"
    )
        port map (
      I0 => total_score(1),
      I1 => \bias[3]_i_244\(0),
      I2 => \^cnt_reg_0\,
      I3 => \bias[3]_i_244_0\,
      I4 => \bias[3]_i_96\,
      O => p_0_in44_in
    );
\bias[3]_i_540\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008008"
    )
        port map (
      I0 => total_score(1),
      I1 => \bias[3]_i_244\(0),
      I2 => \^cnt_reg_0\,
      I3 => \bias[3]_i_244_0\,
      I4 => \bias[3]_i_96\,
      O => p_0_in46_in
    );
\bias[3]_i_542\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001001"
    )
        port map (
      I0 => total_score(1),
      I1 => \bias[3]_i_244\(0),
      I2 => \^cnt_reg_0\,
      I3 => \bias[3]_i_244_0\,
      I4 => \bias[3]_i_96\,
      O => p_0_in52_in
    );
\bias[3]_i_544\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002002"
    )
        port map (
      I0 => \bias[3]_i_244\(0),
      I1 => total_score(1),
      I2 => \^cnt_reg_0\,
      I3 => \bias[3]_i_244_0\,
      I4 => \bias[3]_i_96\,
      O => p_0_in50_in
    );
\bias[3]_i_546\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000880"
    )
        port map (
      I0 => total_score(1),
      I1 => \bias[3]_i_244\(0),
      I2 => \^cnt_reg_0\,
      I3 => \bias[3]_i_244_0\,
      I4 => \bias[3]_i_231\,
      O => p_0_in54_in
    );
\bias[3]_i_555\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^cnt_reg_3\,
      I1 => \bias[3]_i_481\,
      I2 => \bias[3]_i_481_0\,
      I3 => \bias[3]_i_481_1\,
      I4 => \bias[3]_i_481_2\,
      O => total_score(1)
    );
\bias[3]_i_557\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \^cnt_reg_3\,
      I1 => \bias[3]_i_481\,
      I2 => \bias[3]_i_481_0\,
      I3 => \bias[3]_i_481_2\,
      I4 => \bias[3]_i_481_1\,
      O => \^cnt_reg_0\
    );
\bias[3]_i_559\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^cnt_reg_0\,
      I1 => \bias[3]_i_518_2\,
      I2 => \bias[3]_i_518_1\,
      I3 => \bias[3]_i_518_0\,
      O => total_score(4)
    );
\bias[3]_i_560\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \^cnt_reg_0\,
      I1 => \bias[3]_i_518_2\,
      I2 => \bias[3]_i_518_0\,
      I3 => \bias[3]_i_518_1\,
      O => total_score(3)
    );
\bias[3]_i_914\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \^score_stage2_e7\,
      I1 => score_stage2_e6,
      I2 => score_stage2_e8,
      I3 => \bias[3]_i_577\,
      I4 => \bias[3]_i_577_0\,
      O => \^cnt_reg_3\
    );
\bias_reg[3]_i_1047\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias[3]_i_608\(0),
      CO(3 downto 1) => \NLW_bias_reg[3]_i_1047_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_x_reg[15]_4\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \notcollision_reg_i_6__5_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1047_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_1688_n_0\
    );
\cnt_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \^score_stage2_e7\,
      I1 => notcollision2,
      I2 => cnt_reg_6(0),
      I3 => sw(0),
      I4 => cnt_reg_7(0),
      O => \cnt_i_1__10_n_0\
    );
cnt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \cnt_i_1__10_n_0\,
      Q => \^score_stage2_e7\,
      R => '0'
    );
\notcollision_i_13__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \notcollision_reg_i_3__10\(15),
      I2 => \notcollision_reg_i_3__10\(14),
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x_reg[15]_1\(3)
    );
\notcollision_i_14__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \notcollision_reg_i_3__10\(13),
      I2 => \notcollision_reg_i_3__10\(12),
      I3 => \^sprite_x_reg[12]_0\(3),
      O => \sprite_x_reg[15]_1\(2)
    );
\notcollision_i_15__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(2),
      I1 => \notcollision_reg_i_3__10\(11),
      I2 => \notcollision_reg_i_3__10\(10),
      I3 => \^sprite_x_reg[12]_0\(1),
      O => \sprite_x_reg[15]_1\(1)
    );
\notcollision_i_16__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(0),
      I1 => \notcollision_reg_i_3__10\(9),
      I2 => \notcollision_reg_i_3__10\(8),
      I3 => \^sprite_x_reg[8]_0\(2),
      O => \sprite_x_reg[15]_1\(0)
    );
\notcollision_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \^notcollision_10\,
      I1 => notcollision2,
      I2 => cnt_reg_6(0),
      I3 => sw(0),
      I4 => cnt_reg_7(0),
      O => \notcollision_i_1__10_n_0\
    );
\notcollision_i_36__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[8]_0\(1),
      I1 => \notcollision_reg_i_3__10\(7),
      I2 => \^sprite_x_reg[6]_0\(0),
      I3 => \notcollision_reg_i_3__10\(6),
      O => \sprite_x_reg[7]_1\(3)
    );
\notcollision_i_37__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[4]_0\,
      I1 => \notcollision_reg_i_3__10\(4),
      I2 => \notcollision_reg_i_3__10\(5),
      I3 => \^sprite_x_reg[8]_0\(0),
      O => \sprite_x_reg[7]_1\(2)
    );
\notcollision_i_38__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \notcollision_reg_i_3__10\(2),
      I2 => \^sprite_x_reg[3]_0\,
      I3 => \notcollision_reg_i_3__10\(3),
      O => \sprite_x_reg[7]_1\(1)
    );
\notcollision_i_39__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \notcollision_reg_i_3__10\(0),
      I2 => \^sprite_x_reg[1]_0\,
      I3 => \notcollision_reg_i_3__10\(1),
      O => \sprite_x_reg[7]_1\(0)
    );
\notcollision_i_48__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \notcollision_reg_i_3__10\(2),
      I2 => \notcollision_reg_i_3__10\(3),
      I3 => \^sprite_x_reg[3]_0\,
      O => \notcollision_i_48__10_n_0\
    );
\notcollision_i_49__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \notcollision_reg_i_3__10\(0),
      I2 => \notcollision_reg_i_3__10\(1),
      I3 => \^sprite_x_reg[1]_0\,
      O => \notcollision_i_49__10_n_0\
    );
\notcollision_i_51__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[4]_0\,
      I1 => \notcollision_reg_i_3__10\(4),
      I2 => \^sprite_x_reg[6]_1\(0),
      I3 => \notcollision_reg_i_3__10\(5),
      O => \notcollision_i_51__10_n_0\
    );
\notcollision_i_52__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \notcollision_reg_i_3__10\(2),
      I2 => \^sprite_x_reg[3]_0\,
      I3 => \notcollision_reg_i_3__10\(3),
      O => \notcollision_i_52__10_n_0\
    );
\notcollision_i_53__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \notcollision_reg_i_3__10\(0),
      I2 => \^sprite_x_reg[1]_0\,
      I3 => \notcollision_reg_i_3__10\(1),
      O => \notcollision_i_53__10_n_0\
    );
\notcollision_i_55__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[6]_0\(0),
      O => \notcollision_i_55__10_n_0\
    );
\notcollision_i_7__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \notcollision_reg_i_6__5_n_0\,
      O => \notcollision_i_7__10_n_0\
    );
notcollision_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \notcollision_i_1__10_n_0\,
      Q => \^notcollision_10\,
      R => '0'
    );
\notcollision_reg_i_22__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[6]_2\(0),
      CO(2) => \notcollision_reg_i_22__5_n_1\,
      CO(1) => \notcollision_reg_i_22__5_n_2\,
      CO(0) => \notcollision_reg_i_22__5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \notcollision_reg_i_5__10\(1 downto 0),
      DI(1) => \notcollision_i_48__10_n_0\,
      DI(0) => \notcollision_i_49__10_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_22__5_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_reg_i_5__10_0\(0),
      S(2) => \notcollision_i_51__10_n_0\,
      S(1) => \notcollision_i_52__10_n_0\,
      S(0) => \notcollision_i_53__10_n_0\
    );
\notcollision_reg_i_2__10\: unisim.vcomponents.CARRY4
     port map (
      CI => notcollision_reg_0(0),
      CO(3 downto 1) => \NLW_notcollision_reg_i_2__10_CO_UNCONNECTED\(3 downto 1),
      CO(0) => notcollision2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \notcollision_reg_i_6__5_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_2__10_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \notcollision_i_7__10_n_0\
    );
\notcollision_reg_i_31__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_54__10_n_0\,
      CO(3) => \notcollision_reg_i_31__5_n_0\,
      CO(2) => \notcollision_reg_i_31__5_n_1\,
      CO(1) => \notcollision_reg_i_31__5_n_2\,
      CO(0) => \notcollision_reg_i_31__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sprite_x_reg[12]_1\(3 downto 0),
      S(3 downto 0) => \^sprite_x_reg[12]_0\(3 downto 0)
    );
\notcollision_reg_i_54__10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_54__10_n_0\,
      CO(2) => \notcollision_reg_i_54__10_n_1\,
      CO(1) => \notcollision_reg_i_54__10_n_2\,
      CO(0) => \notcollision_reg_i_54__10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^sprite_x_reg[6]_0\(0),
      DI(0) => '0',
      O(3 downto 0) => \^sprite_x_reg[6]_1\(3 downto 0),
      S(3 downto 2) => \^sprite_x_reg[8]_0\(2 downto 1),
      S(1) => \notcollision_i_55__10_n_0\,
      S(0) => \^sprite_x_reg[8]_0\(0)
    );
\notcollision_reg_i_6__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_31__5_n_0\,
      CO(3) => \notcollision_reg_i_6__5_n_0\,
      CO(2) => \NLW_notcollision_reg_i_6__5_CO_UNCONNECTED\(2),
      CO(1) => \notcollision_reg_i_6__5_n_2\,
      CO(0) => \notcollision_reg_i_6__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_notcollision_reg_i_6__5_O_UNCONNECTED\(3),
      O(2 downto 0) => \sprite_x_reg[15]_3\(2 downto 0),
      S(3) => '1',
      S(2 downto 0) => \^sprite_x_reg[15]_0\(2 downto 0)
    );
\sprite_x[0]_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[3]_0\,
      O => \sprite_x[0]_i_2__10_n_0\
    );
\sprite_x[0]_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[2]_0\,
      O => \sprite_x[0]_i_3__10_n_0\
    );
\sprite_x[0]_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[1]_0\,
      O => \sprite_x[0]_i_4__10_n_0\
    );
\sprite_x[0]_i_5__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      O => \sprite_x[0]_i_5__10_n_0\
    );
\sprite_x[12]_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(2),
      O => \sprite_x[12]_i_2__10_n_0\
    );
\sprite_x[12]_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x[12]_i_3__10_n_0\
    );
\sprite_x[12]_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(0),
      O => \sprite_x[12]_i_4__10_n_0\
    );
\sprite_x[12]_i_5__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(3),
      O => \sprite_x[12]_i_5__10_n_0\
    );
\sprite_x[4]_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[8]_0\(1),
      O => \sprite_x[4]_i_2__17_n_0\
    );
\sprite_x[4]_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[6]_0\(0),
      O => \sprite_x[4]_i_3__17_n_0\
    );
\sprite_x[4]_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[8]_0\(0),
      O => \sprite_x[4]_i_4__18_n_0\
    );
\sprite_x[4]_i_5__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[4]_0\,
      O => \sprite_x[4]_i_5__11_n_0\
    );
\sprite_x[8]_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(2),
      O => \sprite_x[8]_i_2__10_n_0\
    );
\sprite_x[8]_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(1),
      O => \sprite_x[8]_i_3__11_n_0\
    );
\sprite_x[8]_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(0),
      O => \sprite_x[8]_i_4__10_n_0\
    );
\sprite_x[8]_i_5__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[8]_0\(2),
      O => \sprite_x[8]_i_5__11_n_0\
    );
\sprite_x_direction_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAEAAAEAAAEAAA"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \sprite_x_direction_i_2__10_n_0\,
      I2 => \sprite_x_direction_i_3__10_n_0\,
      I3 => \sprite_x_direction_i_4__10_n_0\,
      I4 => \sprite_x_direction_i_5__10_n_0\,
      I5 => \sprite_x_direction_i_6__10_n_0\,
      O => \sprite_x_direction_i_1__10_n_0\
    );
\sprite_x_direction_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^sprite_x_reg[3]_0\,
      I1 => \^sprite_x_reg[2]_0\,
      I2 => \^sprite_x_reg[6]_0\(0),
      I3 => \^sprite_x_reg[4]_0\,
      I4 => \sprite_x_direction_i_7__10_n_0\,
      O => \sprite_x_direction_i_2__10_n_0\
    );
\sprite_x_direction_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(2),
      I1 => \^sprite_x_reg[12]_0\(1),
      I2 => \^sprite_x_reg[12]_0\(0),
      I3 => \^sprite_x_reg[8]_0\(2),
      O => \sprite_x_direction_i_3__10_n_0\
    );
\sprite_x_direction_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \^sprite_x_reg[15]_0\(1),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \^sprite_x_reg[12]_0\(3),
      O => \sprite_x_direction_i_4__10_n_0\
    );
\sprite_x_direction_i_5__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(2),
      I1 => \^sprite_x_reg[12]_0\(1),
      I2 => \^sprite_x_reg[8]_0\(2),
      I3 => \^sprite_x_reg[12]_0\(0),
      O => \sprite_x_direction_i_5__10_n_0\
    );
\sprite_x_direction_i_6__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \^sprite_x_reg[3]_0\,
      I1 => \^sprite_x_reg[2]_0\,
      I2 => \^sprite_x_reg[4]_0\,
      I3 => \^sprite_x_reg[6]_0\(0),
      I4 => \sprite_x_direction_i_8__9_n_0\,
      O => \sprite_x_direction_i_6__10_n_0\
    );
\sprite_x_direction_i_7__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^sprite_x_reg[8]_0\(1),
      I1 => \^sprite_x_reg[8]_0\(0),
      I2 => \^sprite_x_reg[0]_0\,
      I3 => \^sprite_x_reg[1]_0\,
      O => \sprite_x_direction_i_7__10_n_0\
    );
\sprite_x_direction_i_8__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^sprite_x_reg[8]_0\(1),
      I1 => \^sprite_x_reg[8]_0\(0),
      I2 => \^sprite_x_reg[0]_0\,
      I3 => \^sprite_x_reg[1]_0\,
      O => \sprite_x_direction_i_8__9_n_0\
    );
sprite_x_direction_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_direction_i_1__10_n_0\,
      Q => sprite_x_direction,
      R => '0'
    );
\sprite_x_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__10_n_7\,
      Q => \^sprite_x_reg[0]_0\,
      R => '0'
    );
\sprite_x_reg[0]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[0]_i_1__10_n_0\,
      CO(2) => \sprite_x_reg[0]_i_1__10_n_1\,
      CO(1) => \sprite_x_reg[0]_i_1__10_n_2\,
      CO(0) => \sprite_x_reg[0]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => '1',
      O(3) => \sprite_x_reg[0]_i_1__10_n_4\,
      O(2) => \sprite_x_reg[0]_i_1__10_n_5\,
      O(1) => \sprite_x_reg[0]_i_1__10_n_6\,
      O(0) => \sprite_x_reg[0]_i_1__10_n_7\,
      S(3) => \sprite_x[0]_i_2__10_n_0\,
      S(2) => \sprite_x[0]_i_3__10_n_0\,
      S(1) => \sprite_x[0]_i_4__10_n_0\,
      S(0) => \sprite_x[0]_i_5__10_n_0\
    );
\sprite_x_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__10_n_5\,
      Q => \^sprite_x_reg[12]_0\(1),
      R => '0'
    );
\sprite_x_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__10_n_4\,
      Q => \^sprite_x_reg[12]_0\(2),
      R => '0'
    );
\sprite_x_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__10_n_7\,
      Q => \^sprite_x_reg[12]_0\(3),
      R => '0'
    );
\sprite_x_reg[12]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[8]_i_1__10_n_0\,
      CO(3) => \NLW_sprite_x_reg[12]_i_1__10_CO_UNCONNECTED\(3),
      CO(2) => \sprite_x_reg[12]_i_1__10_n_1\,
      CO(1) => \sprite_x_reg[12]_i_1__10_n_2\,
      CO(0) => \sprite_x_reg[12]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[12]_i_1__10_n_4\,
      O(2) => \sprite_x_reg[12]_i_1__10_n_5\,
      O(1) => \sprite_x_reg[12]_i_1__10_n_6\,
      O(0) => \sprite_x_reg[12]_i_1__10_n_7\,
      S(3) => \sprite_x[12]_i_2__10_n_0\,
      S(2) => \sprite_x[12]_i_3__10_n_0\,
      S(1) => \sprite_x[12]_i_4__10_n_0\,
      S(0) => \sprite_x[12]_i_5__10_n_0\
    );
\sprite_x_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__10_n_6\,
      Q => \^sprite_x_reg[15]_0\(0),
      R => '0'
    );
\sprite_x_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__10_n_5\,
      Q => \^sprite_x_reg[15]_0\(1),
      R => '0'
    );
\sprite_x_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__10_n_4\,
      Q => \^sprite_x_reg[15]_0\(2),
      R => '0'
    );
\sprite_x_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__10_n_6\,
      Q => \^sprite_x_reg[1]_0\,
      R => '0'
    );
\sprite_x_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__10_n_5\,
      Q => \^sprite_x_reg[2]_0\,
      R => '0'
    );
\sprite_x_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__10_n_4\,
      Q => \^sprite_x_reg[3]_0\,
      R => '0'
    );
\sprite_x_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__10_n_7\,
      Q => \^sprite_x_reg[4]_0\,
      R => '0'
    );
\sprite_x_reg[4]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[0]_i_1__10_n_0\,
      CO(3) => \sprite_x_reg[4]_i_1__10_n_0\,
      CO(2) => \sprite_x_reg[4]_i_1__10_n_1\,
      CO(1) => \sprite_x_reg[4]_i_1__10_n_2\,
      CO(0) => \sprite_x_reg[4]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[4]_i_1__10_n_4\,
      O(2) => \sprite_x_reg[4]_i_1__10_n_5\,
      O(1) => \sprite_x_reg[4]_i_1__10_n_6\,
      O(0) => \sprite_x_reg[4]_i_1__10_n_7\,
      S(3) => \sprite_x[4]_i_2__17_n_0\,
      S(2) => \sprite_x[4]_i_3__17_n_0\,
      S(1) => \sprite_x[4]_i_4__18_n_0\,
      S(0) => \sprite_x[4]_i_5__11_n_0\
    );
\sprite_x_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__10_n_6\,
      Q => \^sprite_x_reg[8]_0\(0),
      R => '0'
    );
\sprite_x_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__10_n_5\,
      Q => \^sprite_x_reg[6]_0\(0),
      R => '0'
    );
\sprite_x_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__10_n_4\,
      Q => \^sprite_x_reg[8]_0\(1),
      R => '0'
    );
\sprite_x_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__10_n_7\,
      Q => \^sprite_x_reg[8]_0\(2),
      R => '0'
    );
\sprite_x_reg[8]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[4]_i_1__10_n_0\,
      CO(3) => \sprite_x_reg[8]_i_1__10_n_0\,
      CO(2) => \sprite_x_reg[8]_i_1__10_n_1\,
      CO(1) => \sprite_x_reg[8]_i_1__10_n_2\,
      CO(0) => \sprite_x_reg[8]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[8]_i_1__10_n_4\,
      O(2) => \sprite_x_reg[8]_i_1__10_n_5\,
      O(1) => \sprite_x_reg[8]_i_1__10_n_6\,
      O(0) => \sprite_x_reg[8]_i_1__10_n_7\,
      S(3) => \sprite_x[8]_i_2__10_n_0\,
      S(2) => \sprite_x[8]_i_3__11_n_0\,
      S(1) => \sprite_x[8]_i_4__10_n_0\,
      S(0) => \sprite_x[8]_i_5__11_n_0\
    );
\sprite_x_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__10_n_6\,
      Q => \^sprite_x_reg[12]_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e8 is
  port (
    \sprite_x_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    notcollision_11 : out STD_LOGIC;
    score_stage2_e8 : out STD_LOGIC;
    shoot_signal_stage2_e8 : out STD_LOGIC;
    \sprite_x_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_0 : out STD_LOGIC;
    cnt_reg_1 : out STD_LOGIC;
    v_sync : in STD_LOGIC;
    \bias_reg[3]_i_1727\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1062\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \notcollision_reg_i_3__11\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[3]_i_2401\ : in STD_LOGIC;
    \bias_reg[3]_i_2401_0\ : in STD_LOGIC;
    \notcollision_reg_i_5__11\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \notcollision_reg_i_5__11_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    notcollision_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[3]_i_612\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sw : in STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sprite_shoot_y_stage2_e8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    score_stage2_e6 : in STD_LOGIC;
    score_stage2_e7 : in STD_LOGIC;
    \bias[3]_i_577\ : in STD_LOGIC;
    \bias[3]_i_577_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e8 : entity is "sprite_compositor_stage2_e8";
end design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e8;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e8 is
  signal \bias[3]_i_1726_n_0\ : STD_LOGIC;
  signal \cnt_i_1__11_n_0\ : STD_LOGIC;
  signal notcollision2 : STD_LOGIC;
  signal \^notcollision_11\ : STD_LOGIC;
  signal \notcollision_i_1__11_n_0\ : STD_LOGIC;
  signal \notcollision_i_48__11_n_0\ : STD_LOGIC;
  signal \notcollision_i_49__11_n_0\ : STD_LOGIC;
  signal \notcollision_i_51__11_n_0\ : STD_LOGIC;
  signal \notcollision_i_52__11_n_0\ : STD_LOGIC;
  signal \notcollision_i_53__11_n_0\ : STD_LOGIC;
  signal \notcollision_i_55__11_n_0\ : STD_LOGIC;
  signal \notcollision_i_7__11_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_22__6_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_22__6_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_22__6_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_31__6_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_31__6_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_31__6_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_31__6_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_54__11_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_54__11_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_54__11_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_54__11_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_6__6_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_6__6_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_6__6_n_3\ : STD_LOGIC;
  signal \^score_stage2_e8\ : STD_LOGIC;
  signal \shoot_i_1__5_n_0\ : STD_LOGIC;
  signal \shoot_i_2__5_n_0\ : STD_LOGIC;
  signal \shoot_i_3__5_n_0\ : STD_LOGIC;
  signal \shoot_i_4__5_n_0\ : STD_LOGIC;
  signal \shoot_i_5__5_n_0\ : STD_LOGIC;
  signal \shoot_i_6__5_n_0\ : STD_LOGIC;
  signal \^shoot_signal_stage2_e8\ : STD_LOGIC;
  signal \sprite_x[0]_i_2__11_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_3__11_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_4__11_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_5__11_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_2__11_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_3__11_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_4__11_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_5__11_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_2__19_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_3__19_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_4__20_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_5__12_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_2__11_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_3__12_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_4__11_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_5__12_n_0\ : STD_LOGIC;
  signal sprite_x_direction : STD_LOGIC;
  signal \sprite_x_direction_i_1__11_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_2__11_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_3__11_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_4__11_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_5__11_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_6__11_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_7__11_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_8__10_n_0\ : STD_LOGIC;
  signal \^sprite_x_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sprite_x_reg[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__11_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__11_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__11_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__11_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__11_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__11_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__11_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__11_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__11_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__11_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__11_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__11_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__11_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__11_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \sprite_x_reg[4]_i_1__11_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__11_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__11_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__11_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__11_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__11_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__11_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__11_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[6]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sprite_x_reg[8]_i_1__11_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__11_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__11_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__11_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__11_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__11_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__11_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__11_n_7\ : STD_LOGIC;
  signal \NLW_bias_reg[3]_i_1061_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_1061_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_22__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_2__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_notcollision_reg_i_2__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_6__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_notcollision_reg_i_6__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_x_reg[12]_i_1__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bias[3]_i_1398\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \bias[3]_i_916\ : label is "soft_lutpair211";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1061\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_22__6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_2__11\ : label is 11;
  attribute SOFT_HLUTNM of \shoot_i_5__5\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_1__11\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_4__11\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_5__11\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_6__11\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_7__11\ : label is "soft_lutpair210";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sprite_x_reg[0]_i_1__11\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[12]_i_1__11\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[4]_i_1__11\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[8]_i_1__11\ : label is 11;
begin
  notcollision_11 <= \^notcollision_11\;
  score_stage2_e8 <= \^score_stage2_e8\;
  shoot_signal_stage2_e8 <= \^shoot_signal_stage2_e8\;
  \sprite_x_reg[0]_0\(0) <= \^sprite_x_reg[0]_0\(0);
  \sprite_x_reg[15]_0\(14 downto 0) <= \^sprite_x_reg[15]_0\(14 downto 0);
  \sprite_x_reg[6]_0\(3 downto 0) <= \^sprite_x_reg[6]_0\(3 downto 0);
\bias[3]_i_1398\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^score_stage2_e8\,
      I1 => score_stage2_e6,
      I2 => score_stage2_e7,
      O => cnt_reg_0
    );
\bias[3]_i_1726\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \notcollision_reg_i_6__6_n_0\,
      O => \bias[3]_i_1726_n_0\
    );
\bias[3]_i_1732\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_1062\(12),
      I2 => \bias_reg[3]_i_1062\(11),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \sprite_x_reg[15]_2\(3)
    );
\bias[3]_i_1733\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_1062\(10),
      I2 => \bias_reg[3]_i_1062\(9),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \sprite_x_reg[15]_2\(2)
    );
\bias[3]_i_1734\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_1062\(8),
      I2 => \bias_reg[3]_i_1062\(7),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \sprite_x_reg[15]_2\(1)
    );
\bias[3]_i_1735\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_1062\(6),
      I2 => \bias_reg[3]_i_1062\(5),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \sprite_x_reg[15]_2\(0)
    );
\bias[3]_i_2414\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \bias_reg[3]_i_1062\(4),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => \bias_reg[3]_i_1062\(3),
      O => \sprite_x_reg[7]_0\(3)
    );
\bias[3]_i_2415\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_1727\(0),
      I2 => \^sprite_x_reg[15]_0\(4),
      I3 => \bias_reg[3]_i_1062\(2),
      O => \sprite_x_reg[7]_0\(2)
    );
\bias[3]_i_2416\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1062\(1),
      I2 => \^sprite_x_reg[15]_0\(2),
      I3 => \bias_reg[3]_i_2401_0\,
      O => \sprite_x_reg[7]_0\(1)
    );
\bias[3]_i_2417\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      I1 => \bias_reg[3]_i_2401\,
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \bias_reg[3]_i_1062\(0),
      O => \sprite_x_reg[7]_0\(0)
    );
\bias[3]_i_2883\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1062\(1),
      I2 => \bias_reg[3]_i_2401_0\,
      I3 => \^sprite_x_reg[15]_0\(2),
      O => \sprite_x_reg[2]_0\(1)
    );
\bias[3]_i_2884\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      I1 => \bias_reg[3]_i_2401\,
      I2 => \bias_reg[3]_i_1062\(0),
      I3 => \^sprite_x_reg[15]_0\(0),
      O => \sprite_x_reg[2]_0\(0)
    );
\bias[3]_i_2887\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1062\(1),
      I2 => \^sprite_x_reg[15]_0\(2),
      I3 => \bias_reg[3]_i_2401_0\,
      O => \sprite_x_reg[2]_1\(1)
    );
\bias[3]_i_2888\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      I1 => \bias_reg[3]_i_2401\,
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \bias_reg[3]_i_1062\(0),
      O => \sprite_x_reg[2]_1\(0)
    );
\bias[3]_i_916\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \^score_stage2_e8\,
      I1 => score_stage2_e7,
      I2 => score_stage2_e6,
      I3 => \bias[3]_i_577\,
      I4 => \bias[3]_i_577_0\,
      O => cnt_reg_1
    );
\bias_reg[3]_i_1061\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias[3]_i_612\(0),
      CO(3 downto 1) => \NLW_bias_reg[3]_i_1061_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_x_reg[15]_4\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \notcollision_reg_i_6__6_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1061_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_1726_n_0\
    );
\cnt_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \^score_stage2_e8\,
      I1 => notcollision2,
      I2 => cnt_reg_2(0),
      I3 => sw(0),
      I4 => cnt_reg_3(0),
      O => \cnt_i_1__11_n_0\
    );
cnt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \cnt_i_1__11_n_0\,
      Q => \^score_stage2_e8\,
      R => '0'
    );
\notcollision_i_13__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \notcollision_reg_i_3__11\(15),
      I2 => \notcollision_reg_i_3__11\(14),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \sprite_x_reg[15]_1\(3)
    );
\notcollision_i_14__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \notcollision_reg_i_3__11\(13),
      I2 => \notcollision_reg_i_3__11\(12),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \sprite_x_reg[15]_1\(2)
    );
\notcollision_i_15__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \notcollision_reg_i_3__11\(11),
      I2 => \notcollision_reg_i_3__11\(10),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \sprite_x_reg[15]_1\(1)
    );
\notcollision_i_16__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \notcollision_reg_i_3__11\(9),
      I2 => \notcollision_reg_i_3__11\(8),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \sprite_x_reg[15]_1\(0)
    );
\notcollision_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \^notcollision_11\,
      I1 => notcollision2,
      I2 => cnt_reg_2(0),
      I3 => sw(0),
      I4 => cnt_reg_3(0),
      O => \notcollision_i_1__11_n_0\
    );
\notcollision_i_36__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \notcollision_reg_i_3__11\(7),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => \notcollision_reg_i_3__11\(6),
      O => \sprite_x_reg[7]_1\(3)
    );
\notcollision_i_37__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \notcollision_reg_i_3__11\(4),
      I2 => \notcollision_reg_i_3__11\(5),
      I3 => \^sprite_x_reg[15]_0\(4),
      O => \sprite_x_reg[7]_1\(2)
    );
\notcollision_i_38__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \notcollision_reg_i_3__11\(2),
      I2 => \^sprite_x_reg[15]_0\(2),
      I3 => \notcollision_reg_i_3__11\(3),
      O => \sprite_x_reg[7]_1\(1)
    );
\notcollision_i_39__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      I1 => \notcollision_reg_i_3__11\(0),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \notcollision_reg_i_3__11\(1),
      O => \sprite_x_reg[7]_1\(0)
    );
\notcollision_i_48__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \notcollision_reg_i_3__11\(2),
      I2 => \notcollision_reg_i_3__11\(3),
      I3 => \^sprite_x_reg[15]_0\(2),
      O => \notcollision_i_48__11_n_0\
    );
\notcollision_i_49__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      I1 => \notcollision_reg_i_3__11\(0),
      I2 => \notcollision_reg_i_3__11\(1),
      I3 => \^sprite_x_reg[15]_0\(0),
      O => \notcollision_i_49__11_n_0\
    );
\notcollision_i_51__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \notcollision_reg_i_3__11\(4),
      I2 => \^sprite_x_reg[6]_0\(0),
      I3 => \notcollision_reg_i_3__11\(5),
      O => \notcollision_i_51__11_n_0\
    );
\notcollision_i_52__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \notcollision_reg_i_3__11\(2),
      I2 => \^sprite_x_reg[15]_0\(2),
      I3 => \notcollision_reg_i_3__11\(3),
      O => \notcollision_i_52__11_n_0\
    );
\notcollision_i_53__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      I1 => \notcollision_reg_i_3__11\(0),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \notcollision_reg_i_3__11\(1),
      O => \notcollision_i_53__11_n_0\
    );
\notcollision_i_55__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      O => \notcollision_i_55__11_n_0\
    );
\notcollision_i_7__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \notcollision_reg_i_6__6_n_0\,
      O => \notcollision_i_7__11_n_0\
    );
notcollision_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \notcollision_i_1__11_n_0\,
      Q => \^notcollision_11\,
      R => '0'
    );
\notcollision_reg_i_22__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[6]_1\(0),
      CO(2) => \notcollision_reg_i_22__6_n_1\,
      CO(1) => \notcollision_reg_i_22__6_n_2\,
      CO(0) => \notcollision_reg_i_22__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \notcollision_reg_i_5__11\(1 downto 0),
      DI(1) => \notcollision_i_48__11_n_0\,
      DI(0) => \notcollision_i_49__11_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_22__6_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_reg_i_5__11_0\(0),
      S(2) => \notcollision_i_51__11_n_0\,
      S(1) => \notcollision_i_52__11_n_0\,
      S(0) => \notcollision_i_53__11_n_0\
    );
\notcollision_reg_i_2__11\: unisim.vcomponents.CARRY4
     port map (
      CI => notcollision_reg_0(0),
      CO(3 downto 1) => \NLW_notcollision_reg_i_2__11_CO_UNCONNECTED\(3 downto 1),
      CO(0) => notcollision2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \notcollision_reg_i_6__6_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_2__11_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \notcollision_i_7__11_n_0\
    );
\notcollision_reg_i_31__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_54__11_n_0\,
      CO(3) => \notcollision_reg_i_31__6_n_0\,
      CO(2) => \notcollision_reg_i_31__6_n_1\,
      CO(1) => \notcollision_reg_i_31__6_n_2\,
      CO(0) => \notcollision_reg_i_31__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sprite_x_reg[12]_0\(3 downto 0),
      S(3 downto 0) => \^sprite_x_reg[15]_0\(11 downto 8)
    );
\notcollision_reg_i_54__11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_54__11_n_0\,
      CO(2) => \notcollision_reg_i_54__11_n_1\,
      CO(1) => \notcollision_reg_i_54__11_n_2\,
      CO(0) => \notcollision_reg_i_54__11_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^sprite_x_reg[15]_0\(5),
      DI(0) => '0',
      O(3 downto 0) => \^sprite_x_reg[6]_0\(3 downto 0),
      S(3 downto 2) => \^sprite_x_reg[15]_0\(7 downto 6),
      S(1) => \notcollision_i_55__11_n_0\,
      S(0) => \^sprite_x_reg[15]_0\(4)
    );
\notcollision_reg_i_6__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_31__6_n_0\,
      CO(3) => \notcollision_reg_i_6__6_n_0\,
      CO(2) => \NLW_notcollision_reg_i_6__6_CO_UNCONNECTED\(2),
      CO(1) => \notcollision_reg_i_6__6_n_2\,
      CO(0) => \notcollision_reg_i_6__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_notcollision_reg_i_6__6_O_UNCONNECTED\(3),
      O(2 downto 0) => \sprite_x_reg[15]_3\(2 downto 0),
      S(3) => '1',
      S(2 downto 0) => \^sprite_x_reg[15]_0\(14 downto 12)
    );
\shoot_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF008080FF000000"
    )
        port map (
      I0 => \shoot_i_2__5_n_0\,
      I1 => \shoot_i_3__5_n_0\,
      I2 => \shoot_i_4__5_n_0\,
      I3 => \^shoot_signal_stage2_e8\,
      I4 => \shoot_i_5__5_n_0\,
      I5 => \^notcollision_11\,
      O => \shoot_i_1__5_n_0\
    );
\shoot_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \^sprite_x_reg[15]_0\(12),
      I4 => \^sprite_x_reg[15]_0\(14),
      I5 => \^sprite_x_reg[15]_0\(13),
      O => \shoot_i_2__5_n_0\
    );
\shoot_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \^sprite_x_reg[15]_0\(1),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \^sprite_x_reg[0]_0\(0),
      I4 => \shoot_i_6__5_n_0\,
      O => \shoot_i_3__5_n_0\
    );
\shoot_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \^sprite_x_reg[15]_0\(3),
      O => \shoot_i_4__5_n_0\
    );
\shoot_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sprite_x_direction_i_2__11_n_0\,
      I1 => \sprite_x_direction_i_3__11_n_0\,
      O => \shoot_i_5__5_n_0\
    );
\shoot_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \^sprite_x_reg[15]_0\(7),
      I2 => \^sprite_x_reg[15]_0\(6),
      I3 => \^sprite_x_reg[15]_0\(4),
      O => \shoot_i_6__5_n_0\
    );
shoot_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \shoot_i_1__5_n_0\,
      Q => \^shoot_signal_stage2_e8\,
      R => '0'
    );
\sprite_x[0]_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(2),
      O => \sprite_x[0]_i_2__11_n_0\
    );
\sprite_x[0]_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x[0]_i_3__11_n_0\
    );
\sprite_x[0]_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(0),
      O => \sprite_x[0]_i_4__11_n_0\
    );
\sprite_x[0]_i_5__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      O => \sprite_x[0]_i_5__11_n_0\
    );
\sprite_x[12]_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(14),
      O => \sprite_x[12]_i_2__11_n_0\
    );
\sprite_x[12]_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(13),
      O => \sprite_x[12]_i_3__11_n_0\
    );
\sprite_x[12]_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(12),
      O => \sprite_x[12]_i_4__11_n_0\
    );
\sprite_x[12]_i_5__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(11),
      O => \sprite_x[12]_i_5__11_n_0\
    );
\sprite_x[4]_i_2__18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      O => \sprite_x_reg[4]_0\(2)
    );
\sprite_x[4]_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(6),
      O => \sprite_x[4]_i_2__19_n_0\
    );
\sprite_x[4]_i_3__18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      O => \sprite_x_reg[4]_0\(1)
    );
\sprite_x[4]_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(5),
      O => \sprite_x[4]_i_3__19_n_0\
    );
\sprite_x[4]_i_4__19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x_reg[4]_0\(0)
    );
\sprite_x[4]_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(4),
      O => \sprite_x[4]_i_4__20_n_0\
    );
\sprite_x[4]_i_5__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(3),
      O => \sprite_x[4]_i_5__12_n_0\
    );
\sprite_x[8]_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(10),
      O => \sprite_x[8]_i_2__11_n_0\
    );
\sprite_x[8]_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(9),
      O => \sprite_x[8]_i_3__12_n_0\
    );
\sprite_x[8]_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(8),
      O => \sprite_x[8]_i_4__11_n_0\
    );
\sprite_x[8]_i_5__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(7),
      O => \sprite_x[8]_i_5__12_n_0\
    );
\sprite_x_direction_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \sprite_x_direction_i_2__11_n_0\,
      I2 => \sprite_x_direction_i_3__11_n_0\,
      O => \sprite_x_direction_i_1__11_n_0\
    );
\sprite_x_direction_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \sprite_x_direction_i_4__11_n_0\,
      I1 => \^sprite_x_reg[15]_0\(3),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => \^sprite_x_reg[15]_0\(1),
      I4 => \^sprite_x_reg[15]_0\(2),
      I5 => \sprite_x_direction_i_5__11_n_0\,
      O => \sprite_x_direction_i_2__11_n_0\
    );
\sprite_x_direction_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \sprite_x_direction_i_6__11_n_0\,
      I1 => \^sprite_x_reg[15]_0\(5),
      I2 => \^sprite_x_reg[15]_0\(3),
      I3 => \^sprite_x_reg[15]_0\(1),
      I4 => \^sprite_x_reg[15]_0\(2),
      I5 => \sprite_x_direction_i_7__11_n_0\,
      O => \sprite_x_direction_i_3__11_n_0\
    );
\sprite_x_direction_i_4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \^sprite_x_reg[0]_0\(0),
      O => \sprite_x_direction_i_4__11_n_0\
    );
\sprite_x_direction_i_5__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \sprite_x_direction_i_8__10_n_0\,
      I1 => \^sprite_x_reg[15]_0\(7),
      I2 => \^sprite_x_reg[15]_0\(8),
      I3 => \^sprite_x_reg[15]_0\(9),
      I4 => \^sprite_x_reg[15]_0\(10),
      O => \sprite_x_direction_i_5__11_n_0\
    );
\sprite_x_direction_i_6__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \^sprite_x_reg[15]_0\(6),
      I2 => \^sprite_x_reg[0]_0\(0),
      I3 => \^sprite_x_reg[15]_0\(0),
      O => \sprite_x_direction_i_6__11_n_0\
    );
\sprite_x_direction_i_7__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \sprite_x_direction_i_8__10_n_0\,
      I1 => \^sprite_x_reg[15]_0\(8),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \^sprite_x_reg[15]_0\(9),
      I4 => \^sprite_x_reg[15]_0\(10),
      O => \sprite_x_direction_i_7__11_n_0\
    );
\sprite_x_direction_i_8__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \^sprite_x_reg[15]_0\(13),
      I2 => \^sprite_x_reg[15]_0\(12),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \sprite_x_direction_i_8__10_n_0\
    );
sprite_x_direction_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_direction_i_1__11_n_0\,
      Q => sprite_x_direction,
      R => '0'
    );
\sprite_x_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__11_n_7\,
      Q => \^sprite_x_reg[0]_0\(0),
      R => '0'
    );
\sprite_x_reg[0]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[0]_i_1__11_n_0\,
      CO(2) => \sprite_x_reg[0]_i_1__11_n_1\,
      CO(1) => \sprite_x_reg[0]_i_1__11_n_2\,
      CO(0) => \sprite_x_reg[0]_i_1__11_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => '1',
      O(3) => \sprite_x_reg[0]_i_1__11_n_4\,
      O(2) => \sprite_x_reg[0]_i_1__11_n_5\,
      O(1) => \sprite_x_reg[0]_i_1__11_n_6\,
      O(0) => \sprite_x_reg[0]_i_1__11_n_7\,
      S(3) => \sprite_x[0]_i_2__11_n_0\,
      S(2) => \sprite_x[0]_i_3__11_n_0\,
      S(1) => \sprite_x[0]_i_4__11_n_0\,
      S(0) => \sprite_x[0]_i_5__11_n_0\
    );
\sprite_x_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__11_n_5\,
      Q => \^sprite_x_reg[15]_0\(9),
      R => '0'
    );
\sprite_x_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__11_n_4\,
      Q => \^sprite_x_reg[15]_0\(10),
      R => '0'
    );
\sprite_x_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__11_n_7\,
      Q => \^sprite_x_reg[15]_0\(11),
      R => '0'
    );
\sprite_x_reg[12]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[8]_i_1__11_n_0\,
      CO(3) => \NLW_sprite_x_reg[12]_i_1__11_CO_UNCONNECTED\(3),
      CO(2) => \sprite_x_reg[12]_i_1__11_n_1\,
      CO(1) => \sprite_x_reg[12]_i_1__11_n_2\,
      CO(0) => \sprite_x_reg[12]_i_1__11_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[12]_i_1__11_n_4\,
      O(2) => \sprite_x_reg[12]_i_1__11_n_5\,
      O(1) => \sprite_x_reg[12]_i_1__11_n_6\,
      O(0) => \sprite_x_reg[12]_i_1__11_n_7\,
      S(3) => \sprite_x[12]_i_2__11_n_0\,
      S(2) => \sprite_x[12]_i_3__11_n_0\,
      S(1) => \sprite_x[12]_i_4__11_n_0\,
      S(0) => \sprite_x[12]_i_5__11_n_0\
    );
\sprite_x_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__11_n_6\,
      Q => \^sprite_x_reg[15]_0\(12),
      R => '0'
    );
\sprite_x_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__11_n_5\,
      Q => \^sprite_x_reg[15]_0\(13),
      R => '0'
    );
\sprite_x_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__11_n_4\,
      Q => \^sprite_x_reg[15]_0\(14),
      R => '0'
    );
\sprite_x_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__11_n_6\,
      Q => \^sprite_x_reg[15]_0\(0),
      R => '0'
    );
\sprite_x_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__11_n_5\,
      Q => \^sprite_x_reg[15]_0\(1),
      R => '0'
    );
\sprite_x_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__11_n_4\,
      Q => \^sprite_x_reg[15]_0\(2),
      R => '0'
    );
\sprite_x_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__11_n_7\,
      Q => \^sprite_x_reg[15]_0\(3),
      R => '0'
    );
\sprite_x_reg[4]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[0]_i_1__11_n_0\,
      CO(3) => \sprite_x_reg[4]_i_1__11_n_0\,
      CO(2) => \sprite_x_reg[4]_i_1__11_n_1\,
      CO(1) => \sprite_x_reg[4]_i_1__11_n_2\,
      CO(0) => \sprite_x_reg[4]_i_1__11_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[4]_i_1__11_n_4\,
      O(2) => \sprite_x_reg[4]_i_1__11_n_5\,
      O(1) => \sprite_x_reg[4]_i_1__11_n_6\,
      O(0) => \sprite_x_reg[4]_i_1__11_n_7\,
      S(3) => \sprite_x[4]_i_2__19_n_0\,
      S(2) => \sprite_x[4]_i_3__19_n_0\,
      S(1) => \sprite_x[4]_i_4__20_n_0\,
      S(0) => \sprite_x[4]_i_5__12_n_0\
    );
\sprite_x_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__11_n_6\,
      Q => \^sprite_x_reg[15]_0\(4),
      R => '0'
    );
\sprite_x_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__11_n_5\,
      Q => \^sprite_x_reg[15]_0\(5),
      R => '0'
    );
\sprite_x_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__11_n_4\,
      Q => \^sprite_x_reg[15]_0\(6),
      R => '0'
    );
\sprite_x_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__11_n_7\,
      Q => \^sprite_x_reg[15]_0\(7),
      R => '0'
    );
\sprite_x_reg[8]_i_1__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[4]_i_1__11_n_0\,
      CO(3) => \sprite_x_reg[8]_i_1__11_n_0\,
      CO(2) => \sprite_x_reg[8]_i_1__11_n_1\,
      CO(1) => \sprite_x_reg[8]_i_1__11_n_2\,
      CO(0) => \sprite_x_reg[8]_i_1__11_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[8]_i_1__11_n_4\,
      O(2) => \sprite_x_reg[8]_i_1__11_n_5\,
      O(1) => \sprite_x_reg[8]_i_1__11_n_6\,
      O(0) => \sprite_x_reg[8]_i_1__11_n_7\,
      S(3) => \sprite_x[8]_i_2__11_n_0\,
      S(2) => \sprite_x[8]_i_3__12_n_0\,
      S(1) => \sprite_x[8]_i_4__11_n_0\,
      S(0) => \sprite_x[8]_i_5__12_n_0\
    );
\sprite_x_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__11_n_6\,
      Q => \^sprite_x_reg[15]_0\(8),
      R => '0'
    );
\sprite_y[3]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^shoot_signal_stage2_e8\,
      I1 => sprite_shoot_y_stage2_e8(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e9 is
  port (
    \sprite_x_reg[0]_0\ : out STD_LOGIC;
    \sprite_x_reg[1]_0\ : out STD_LOGIC;
    \sprite_x_reg[2]_0\ : out STD_LOGIC;
    \sprite_x_reg[3]_0\ : out STD_LOGIC;
    \sprite_x_reg[4]_0\ : out STD_LOGIC;
    \sprite_x_reg[8]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    notcollision_12 : out STD_LOGIC;
    score_stage2_e9 : out STD_LOGIC;
    \sprite_x_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[12]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_0 : out STD_LOGIC;
    v_sync : in STD_LOGIC;
    \bias_reg[3]_i_1602\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1027\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \notcollision_reg_i_3__12\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[3]_i_2280\ : in STD_LOGIC;
    \bias_reg[3]_i_2280_0\ : in STD_LOGIC;
    \notcollision_reg_i_5__12\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \notcollision_reg_i_5__12_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    notcollision_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[3]_i_603\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sw : in STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    score_stage3_e1 : in STD_LOGIC;
    score_stage3_e2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e9 : entity is "sprite_compositor_stage2_e9";
end design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e9;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e9 is
  signal \bias[3]_i_1601_n_0\ : STD_LOGIC;
  signal \cnt_i_1__12_n_0\ : STD_LOGIC;
  signal notcollision2 : STD_LOGIC;
  signal \^notcollision_12\ : STD_LOGIC;
  signal \notcollision_i_1__12_n_0\ : STD_LOGIC;
  signal \notcollision_i_48__12_n_0\ : STD_LOGIC;
  signal \notcollision_i_49__12_n_0\ : STD_LOGIC;
  signal \notcollision_i_51__12_n_0\ : STD_LOGIC;
  signal \notcollision_i_52__12_n_0\ : STD_LOGIC;
  signal \notcollision_i_53__12_n_0\ : STD_LOGIC;
  signal \notcollision_i_55__12_n_0\ : STD_LOGIC;
  signal \notcollision_i_7__12_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_22__7_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_22__7_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_22__7_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_31__7_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_31__7_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_31__7_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_31__7_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_54__12_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_54__12_n_1\ : STD_LOGIC;
  signal \notcollision_reg_i_54__12_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_54__12_n_3\ : STD_LOGIC;
  signal \notcollision_reg_i_6__7_n_0\ : STD_LOGIC;
  signal \notcollision_reg_i_6__7_n_2\ : STD_LOGIC;
  signal \notcollision_reg_i_6__7_n_3\ : STD_LOGIC;
  signal \^score_stage2_e9\ : STD_LOGIC;
  signal \sprite_x[0]_i_2__12_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_3__12_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_4__12_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_5__12_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_2__12_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_3__12_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_4__12_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_5__12_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_2__20_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_3__20_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_4__21_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_5__13_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_2__12_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_3__13_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_4__12_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_5__13_n_0\ : STD_LOGIC;
  signal sprite_x_direction : STD_LOGIC;
  signal \sprite_x_direction_i_1__12_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_2__12_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_3__12_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_4__12_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_5__12_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_6__12_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_7__12_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_8__11_n_0\ : STD_LOGIC;
  signal \^sprite_x_reg[0]_0\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__12_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__12_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__12_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__12_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__12_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__12_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__12_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[12]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sprite_x_reg[12]_i_1__12_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__12_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__12_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__12_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__12_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__12_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__12_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sprite_x_reg[1]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[2]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[3]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[4]_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__12_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__12_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__12_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__12_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__12_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__12_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__12_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__12_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sprite_x_reg[6]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_x_reg[8]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sprite_x_reg[8]_i_1__12_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__12_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__12_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__12_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__12_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__12_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__12_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__12_n_7\ : STD_LOGIC;
  signal \NLW_bias_reg[3]_i_1026_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_1026_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_22__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_2__12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_notcollision_reg_i_2__12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg_i_6__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_notcollision_reg_i_6__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sprite_x_reg[12]_i_1__12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1026\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_22__7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg_i_2__12\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sprite_x_direction_i_3__12\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_5__12\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_7__12\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_8__11\ : label is "soft_lutpair215";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sprite_x_reg[0]_i_1__12\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[12]_i_1__12\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[4]_i_1__12\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[8]_i_1__12\ : label is 11;
begin
  notcollision_12 <= \^notcollision_12\;
  score_stage2_e9 <= \^score_stage2_e9\;
  \sprite_x_reg[0]_0\ <= \^sprite_x_reg[0]_0\;
  \sprite_x_reg[12]_0\(3 downto 0) <= \^sprite_x_reg[12]_0\(3 downto 0);
  \sprite_x_reg[15]_0\(2 downto 0) <= \^sprite_x_reg[15]_0\(2 downto 0);
  \sprite_x_reg[1]_0\ <= \^sprite_x_reg[1]_0\;
  \sprite_x_reg[2]_0\ <= \^sprite_x_reg[2]_0\;
  \sprite_x_reg[3]_0\ <= \^sprite_x_reg[3]_0\;
  \sprite_x_reg[4]_0\ <= \^sprite_x_reg[4]_0\;
  \sprite_x_reg[6]_0\(0) <= \^sprite_x_reg[6]_0\(0);
  \sprite_x_reg[6]_1\(3 downto 0) <= \^sprite_x_reg[6]_1\(3 downto 0);
  \sprite_x_reg[8]_0\(2 downto 0) <= \^sprite_x_reg[8]_0\(2 downto 0);
\bias[3]_i_1601\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \notcollision_reg_i_6__7_n_0\,
      O => \bias[3]_i_1601_n_0\
    );
\bias[3]_i_1607\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_1027\(12),
      I2 => \bias_reg[3]_i_1027\(11),
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x_reg[15]_2\(3)
    );
\bias[3]_i_1608\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \bias_reg[3]_i_1027\(10),
      I2 => \bias_reg[3]_i_1027\(9),
      I3 => \^sprite_x_reg[12]_0\(3),
      O => \sprite_x_reg[15]_2\(2)
    );
\bias[3]_i_1609\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(2),
      I1 => \bias_reg[3]_i_1027\(8),
      I2 => \bias_reg[3]_i_1027\(7),
      I3 => \^sprite_x_reg[12]_0\(1),
      O => \sprite_x_reg[15]_2\(1)
    );
\bias[3]_i_1610\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(0),
      I1 => \bias_reg[3]_i_1027\(6),
      I2 => \bias_reg[3]_i_1027\(5),
      I3 => \^sprite_x_reg[8]_0\(2),
      O => \sprite_x_reg[15]_2\(0)
    );
\bias[3]_i_2293\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[8]_0\(1),
      I1 => \bias_reg[3]_i_1027\(4),
      I2 => \^sprite_x_reg[6]_0\(0),
      I3 => \bias_reg[3]_i_1027\(3),
      O => \sprite_x_reg[7]_0\(3)
    );
\bias[3]_i_2294\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[4]_0\,
      I1 => \bias_reg[3]_i_1602\(0),
      I2 => \^sprite_x_reg[8]_0\(0),
      I3 => \bias_reg[3]_i_1027\(2),
      O => \sprite_x_reg[7]_0\(2)
    );
\bias[3]_i_2295\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \bias_reg[3]_i_1027\(1),
      I2 => \^sprite_x_reg[3]_0\,
      I3 => \bias_reg[3]_i_2280_0\,
      O => \sprite_x_reg[7]_0\(1)
    );
\bias[3]_i_2296\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \bias_reg[3]_i_2280\,
      I2 => \^sprite_x_reg[1]_0\,
      I3 => \bias_reg[3]_i_1027\(0),
      O => \sprite_x_reg[7]_0\(0)
    );
\bias[3]_i_2839\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \bias_reg[3]_i_1027\(1),
      I2 => \bias_reg[3]_i_2280_0\,
      I3 => \^sprite_x_reg[3]_0\,
      O => \sprite_x_reg[2]_1\(1)
    );
\bias[3]_i_2840\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \bias_reg[3]_i_2280\,
      I2 => \bias_reg[3]_i_1027\(0),
      I3 => \^sprite_x_reg[1]_0\,
      O => \sprite_x_reg[2]_1\(0)
    );
\bias[3]_i_2843\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \bias_reg[3]_i_1027\(1),
      I2 => \^sprite_x_reg[3]_0\,
      I3 => \bias_reg[3]_i_2280_0\,
      O => \sprite_x_reg[2]_2\(1)
    );
\bias[3]_i_2844\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \bias_reg[3]_i_2280\,
      I2 => \^sprite_x_reg[1]_0\,
      I3 => \bias_reg[3]_i_1027\(0),
      O => \sprite_x_reg[2]_2\(0)
    );
\bias[3]_i_962\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^score_stage2_e9\,
      I1 => score_stage3_e1,
      I2 => score_stage3_e2,
      O => cnt_reg_0
    );
\bias_reg[3]_i_1026\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias[3]_i_603\(0),
      CO(3 downto 1) => \NLW_bias_reg[3]_i_1026_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_x_reg[15]_4\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \notcollision_reg_i_6__7_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1026_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_1601_n_0\
    );
\cnt_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \^score_stage2_e9\,
      I1 => notcollision2,
      I2 => cnt_reg_1(0),
      I3 => sw(0),
      I4 => cnt_reg_2(0),
      O => \cnt_i_1__12_n_0\
    );
cnt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \cnt_i_1__12_n_0\,
      Q => \^score_stage2_e9\,
      R => '0'
    );
\notcollision_i_13__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \notcollision_reg_i_3__12\(15),
      I2 => \notcollision_reg_i_3__12\(14),
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x_reg[15]_1\(3)
    );
\notcollision_i_14__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \notcollision_reg_i_3__12\(13),
      I2 => \notcollision_reg_i_3__12\(12),
      I3 => \^sprite_x_reg[12]_0\(3),
      O => \sprite_x_reg[15]_1\(2)
    );
\notcollision_i_15__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(2),
      I1 => \notcollision_reg_i_3__12\(11),
      I2 => \notcollision_reg_i_3__12\(10),
      I3 => \^sprite_x_reg[12]_0\(1),
      O => \sprite_x_reg[15]_1\(1)
    );
\notcollision_i_16__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(0),
      I1 => \notcollision_reg_i_3__12\(9),
      I2 => \notcollision_reg_i_3__12\(8),
      I3 => \^sprite_x_reg[8]_0\(2),
      O => \sprite_x_reg[15]_1\(0)
    );
\notcollision_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \^notcollision_12\,
      I1 => notcollision2,
      I2 => cnt_reg_1(0),
      I3 => sw(0),
      I4 => cnt_reg_2(0),
      O => \notcollision_i_1__12_n_0\
    );
\notcollision_i_36__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[8]_0\(1),
      I1 => \notcollision_reg_i_3__12\(7),
      I2 => \^sprite_x_reg[6]_0\(0),
      I3 => \notcollision_reg_i_3__12\(6),
      O => \sprite_x_reg[7]_1\(3)
    );
\notcollision_i_37__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[4]_0\,
      I1 => \notcollision_reg_i_3__12\(4),
      I2 => \notcollision_reg_i_3__12\(5),
      I3 => \^sprite_x_reg[8]_0\(0),
      O => \sprite_x_reg[7]_1\(2)
    );
\notcollision_i_38__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \notcollision_reg_i_3__12\(2),
      I2 => \^sprite_x_reg[3]_0\,
      I3 => \notcollision_reg_i_3__12\(3),
      O => \sprite_x_reg[7]_1\(1)
    );
\notcollision_i_39__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \notcollision_reg_i_3__12\(0),
      I2 => \^sprite_x_reg[1]_0\,
      I3 => \notcollision_reg_i_3__12\(1),
      O => \sprite_x_reg[7]_1\(0)
    );
\notcollision_i_48__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \notcollision_reg_i_3__12\(2),
      I2 => \notcollision_reg_i_3__12\(3),
      I3 => \^sprite_x_reg[3]_0\,
      O => \notcollision_i_48__12_n_0\
    );
\notcollision_i_49__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \notcollision_reg_i_3__12\(0),
      I2 => \notcollision_reg_i_3__12\(1),
      I3 => \^sprite_x_reg[1]_0\,
      O => \notcollision_i_49__12_n_0\
    );
\notcollision_i_51__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[4]_0\,
      I1 => \notcollision_reg_i_3__12\(4),
      I2 => \^sprite_x_reg[6]_1\(0),
      I3 => \notcollision_reg_i_3__12\(5),
      O => \notcollision_i_51__12_n_0\
    );
\notcollision_i_52__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \notcollision_reg_i_3__12\(2),
      I2 => \^sprite_x_reg[3]_0\,
      I3 => \notcollision_reg_i_3__12\(3),
      O => \notcollision_i_52__12_n_0\
    );
\notcollision_i_53__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \notcollision_reg_i_3__12\(0),
      I2 => \^sprite_x_reg[1]_0\,
      I3 => \notcollision_reg_i_3__12\(1),
      O => \notcollision_i_53__12_n_0\
    );
\notcollision_i_55__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[6]_0\(0),
      O => \notcollision_i_55__12_n_0\
    );
\notcollision_i_7__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \notcollision_reg_i_6__7_n_0\,
      O => \notcollision_i_7__12_n_0\
    );
notcollision_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \notcollision_i_1__12_n_0\,
      Q => \^notcollision_12\,
      R => '0'
    );
\notcollision_reg_i_22__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[6]_2\(0),
      CO(2) => \notcollision_reg_i_22__7_n_1\,
      CO(1) => \notcollision_reg_i_22__7_n_2\,
      CO(0) => \notcollision_reg_i_22__7_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \notcollision_reg_i_5__12\(1 downto 0),
      DI(1) => \notcollision_i_48__12_n_0\,
      DI(0) => \notcollision_i_49__12_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_22__7_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_reg_i_5__12_0\(0),
      S(2) => \notcollision_i_51__12_n_0\,
      S(1) => \notcollision_i_52__12_n_0\,
      S(0) => \notcollision_i_53__12_n_0\
    );
\notcollision_reg_i_2__12\: unisim.vcomponents.CARRY4
     port map (
      CI => notcollision_reg_0(0),
      CO(3 downto 1) => \NLW_notcollision_reg_i_2__12_CO_UNCONNECTED\(3 downto 1),
      CO(0) => notcollision2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \notcollision_reg_i_6__7_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg_i_2__12_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \notcollision_i_7__12_n_0\
    );
\notcollision_reg_i_31__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_54__12_n_0\,
      CO(3) => \notcollision_reg_i_31__7_n_0\,
      CO(2) => \notcollision_reg_i_31__7_n_1\,
      CO(1) => \notcollision_reg_i_31__7_n_2\,
      CO(0) => \notcollision_reg_i_31__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sprite_x_reg[12]_1\(3 downto 0),
      S(3 downto 0) => \^sprite_x_reg[12]_0\(3 downto 0)
    );
\notcollision_reg_i_54__12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg_i_54__12_n_0\,
      CO(2) => \notcollision_reg_i_54__12_n_1\,
      CO(1) => \notcollision_reg_i_54__12_n_2\,
      CO(0) => \notcollision_reg_i_54__12_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^sprite_x_reg[6]_0\(0),
      DI(0) => '0',
      O(3 downto 0) => \^sprite_x_reg[6]_1\(3 downto 0),
      S(3 downto 2) => \^sprite_x_reg[8]_0\(2 downto 1),
      S(1) => \notcollision_i_55__12_n_0\,
      S(0) => \^sprite_x_reg[8]_0\(0)
    );
\notcollision_reg_i_6__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg_i_31__7_n_0\,
      CO(3) => \notcollision_reg_i_6__7_n_0\,
      CO(2) => \NLW_notcollision_reg_i_6__7_CO_UNCONNECTED\(2),
      CO(1) => \notcollision_reg_i_6__7_n_2\,
      CO(0) => \notcollision_reg_i_6__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_notcollision_reg_i_6__7_O_UNCONNECTED\(3),
      O(2 downto 0) => \sprite_x_reg[15]_3\(2 downto 0),
      S(3) => '1',
      S(2 downto 0) => \^sprite_x_reg[15]_0\(2 downto 0)
    );
\sprite_x[0]_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[3]_0\,
      O => \sprite_x[0]_i_2__12_n_0\
    );
\sprite_x[0]_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[2]_0\,
      O => \sprite_x[0]_i_3__12_n_0\
    );
\sprite_x[0]_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[1]_0\,
      O => \sprite_x[0]_i_4__12_n_0\
    );
\sprite_x[0]_i_5__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      O => \sprite_x[0]_i_5__12_n_0\
    );
\sprite_x[12]_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(2),
      O => \sprite_x[12]_i_2__12_n_0\
    );
\sprite_x[12]_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x[12]_i_3__12_n_0\
    );
\sprite_x[12]_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(0),
      O => \sprite_x[12]_i_4__12_n_0\
    );
\sprite_x[12]_i_5__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(3),
      O => \sprite_x[12]_i_5__12_n_0\
    );
\sprite_x[4]_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[8]_0\(1),
      O => \sprite_x[4]_i_2__20_n_0\
    );
\sprite_x[4]_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[6]_0\(0),
      O => \sprite_x[4]_i_3__20_n_0\
    );
\sprite_x[4]_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[8]_0\(0),
      O => \sprite_x[4]_i_4__21_n_0\
    );
\sprite_x[4]_i_5__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[4]_0\,
      O => \sprite_x[4]_i_5__13_n_0\
    );
\sprite_x[8]_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(2),
      O => \sprite_x[8]_i_2__12_n_0\
    );
\sprite_x[8]_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(1),
      O => \sprite_x[8]_i_3__13_n_0\
    );
\sprite_x[8]_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(0),
      O => \sprite_x[8]_i_4__12_n_0\
    );
\sprite_x[8]_i_5__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[8]_0\(2),
      O => \sprite_x[8]_i_5__13_n_0\
    );
\sprite_x_direction_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAEAAAEAAAEAAA"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \sprite_x_direction_i_2__12_n_0\,
      I2 => \sprite_x_direction_i_3__12_n_0\,
      I3 => \sprite_x_direction_i_4__12_n_0\,
      I4 => \sprite_x_direction_i_5__12_n_0\,
      I5 => \sprite_x_direction_i_6__12_n_0\,
      O => \sprite_x_direction_i_1__12_n_0\
    );
\sprite_x_direction_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \^sprite_x_reg[3]_0\,
      I1 => \^sprite_x_reg[2]_0\,
      I2 => \^sprite_x_reg[6]_0\(0),
      I3 => \^sprite_x_reg[4]_0\,
      I4 => \sprite_x_direction_i_7__12_n_0\,
      O => \sprite_x_direction_i_2__12_n_0\
    );
\sprite_x_direction_i_3__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(2),
      I1 => \^sprite_x_reg[12]_0\(1),
      I2 => \^sprite_x_reg[12]_0\(0),
      I3 => \^sprite_x_reg[8]_0\(2),
      O => \sprite_x_direction_i_3__12_n_0\
    );
\sprite_x_direction_i_4__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \^sprite_x_reg[15]_0\(1),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \^sprite_x_reg[12]_0\(3),
      O => \sprite_x_direction_i_4__12_n_0\
    );
\sprite_x_direction_i_5__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(2),
      I1 => \^sprite_x_reg[12]_0\(1),
      I2 => \^sprite_x_reg[8]_0\(2),
      I3 => \^sprite_x_reg[12]_0\(0),
      O => \sprite_x_direction_i_5__12_n_0\
    );
\sprite_x_direction_i_6__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \^sprite_x_reg[3]_0\,
      I1 => \^sprite_x_reg[2]_0\,
      I2 => \^sprite_x_reg[6]_0\(0),
      I3 => \^sprite_x_reg[4]_0\,
      I4 => \sprite_x_direction_i_8__11_n_0\,
      O => \sprite_x_direction_i_6__12_n_0\
    );
\sprite_x_direction_i_7__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^sprite_x_reg[8]_0\(0),
      I1 => \^sprite_x_reg[8]_0\(1),
      I2 => \^sprite_x_reg[0]_0\,
      I3 => \^sprite_x_reg[1]_0\,
      O => \sprite_x_direction_i_7__12_n_0\
    );
\sprite_x_direction_i_8__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^sprite_x_reg[8]_0\(1),
      I1 => \^sprite_x_reg[8]_0\(0),
      I2 => \^sprite_x_reg[1]_0\,
      I3 => \^sprite_x_reg[0]_0\,
      O => \sprite_x_direction_i_8__11_n_0\
    );
sprite_x_direction_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_direction_i_1__12_n_0\,
      Q => sprite_x_direction,
      R => '0'
    );
\sprite_x_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__12_n_7\,
      Q => \^sprite_x_reg[0]_0\,
      R => '0'
    );
\sprite_x_reg[0]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[0]_i_1__12_n_0\,
      CO(2) => \sprite_x_reg[0]_i_1__12_n_1\,
      CO(1) => \sprite_x_reg[0]_i_1__12_n_2\,
      CO(0) => \sprite_x_reg[0]_i_1__12_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => '1',
      O(3) => \sprite_x_reg[0]_i_1__12_n_4\,
      O(2) => \sprite_x_reg[0]_i_1__12_n_5\,
      O(1) => \sprite_x_reg[0]_i_1__12_n_6\,
      O(0) => \sprite_x_reg[0]_i_1__12_n_7\,
      S(3) => \sprite_x[0]_i_2__12_n_0\,
      S(2) => \sprite_x[0]_i_3__12_n_0\,
      S(1) => \sprite_x[0]_i_4__12_n_0\,
      S(0) => \sprite_x[0]_i_5__12_n_0\
    );
\sprite_x_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__12_n_5\,
      Q => \^sprite_x_reg[12]_0\(1),
      R => '0'
    );
\sprite_x_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__12_n_4\,
      Q => \^sprite_x_reg[12]_0\(2),
      R => '0'
    );
\sprite_x_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__12_n_7\,
      Q => \^sprite_x_reg[12]_0\(3),
      R => '0'
    );
\sprite_x_reg[12]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[8]_i_1__12_n_0\,
      CO(3) => \NLW_sprite_x_reg[12]_i_1__12_CO_UNCONNECTED\(3),
      CO(2) => \sprite_x_reg[12]_i_1__12_n_1\,
      CO(1) => \sprite_x_reg[12]_i_1__12_n_2\,
      CO(0) => \sprite_x_reg[12]_i_1__12_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[12]_i_1__12_n_4\,
      O(2) => \sprite_x_reg[12]_i_1__12_n_5\,
      O(1) => \sprite_x_reg[12]_i_1__12_n_6\,
      O(0) => \sprite_x_reg[12]_i_1__12_n_7\,
      S(3) => \sprite_x[12]_i_2__12_n_0\,
      S(2) => \sprite_x[12]_i_3__12_n_0\,
      S(1) => \sprite_x[12]_i_4__12_n_0\,
      S(0) => \sprite_x[12]_i_5__12_n_0\
    );
\sprite_x_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__12_n_6\,
      Q => \^sprite_x_reg[15]_0\(0),
      R => '0'
    );
\sprite_x_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__12_n_5\,
      Q => \^sprite_x_reg[15]_0\(1),
      R => '0'
    );
\sprite_x_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__12_n_4\,
      Q => \^sprite_x_reg[15]_0\(2),
      R => '0'
    );
\sprite_x_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__12_n_6\,
      Q => \^sprite_x_reg[1]_0\,
      R => '0'
    );
\sprite_x_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__12_n_5\,
      Q => \^sprite_x_reg[2]_0\,
      R => '0'
    );
\sprite_x_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__12_n_4\,
      Q => \^sprite_x_reg[3]_0\,
      R => '0'
    );
\sprite_x_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__12_n_7\,
      Q => \^sprite_x_reg[4]_0\,
      R => '0'
    );
\sprite_x_reg[4]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[0]_i_1__12_n_0\,
      CO(3) => \sprite_x_reg[4]_i_1__12_n_0\,
      CO(2) => \sprite_x_reg[4]_i_1__12_n_1\,
      CO(1) => \sprite_x_reg[4]_i_1__12_n_2\,
      CO(0) => \sprite_x_reg[4]_i_1__12_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[4]_i_1__12_n_4\,
      O(2) => \sprite_x_reg[4]_i_1__12_n_5\,
      O(1) => \sprite_x_reg[4]_i_1__12_n_6\,
      O(0) => \sprite_x_reg[4]_i_1__12_n_7\,
      S(3) => \sprite_x[4]_i_2__20_n_0\,
      S(2) => \sprite_x[4]_i_3__20_n_0\,
      S(1) => \sprite_x[4]_i_4__21_n_0\,
      S(0) => \sprite_x[4]_i_5__13_n_0\
    );
\sprite_x_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__12_n_6\,
      Q => \^sprite_x_reg[8]_0\(0),
      R => '0'
    );
\sprite_x_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__12_n_5\,
      Q => \^sprite_x_reg[6]_0\(0),
      R => '0'
    );
\sprite_x_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__12_n_4\,
      Q => \^sprite_x_reg[8]_0\(1),
      R => '0'
    );
\sprite_x_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__12_n_7\,
      Q => \^sprite_x_reg[8]_0\(2),
      R => '0'
    );
\sprite_x_reg[8]_i_1__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[4]_i_1__12_n_0\,
      CO(3) => \sprite_x_reg[8]_i_1__12_n_0\,
      CO(2) => \sprite_x_reg[8]_i_1__12_n_1\,
      CO(1) => \sprite_x_reg[8]_i_1__12_n_2\,
      CO(0) => \sprite_x_reg[8]_i_1__12_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[8]_i_1__12_n_4\,
      O(2) => \sprite_x_reg[8]_i_1__12_n_5\,
      O(1) => \sprite_x_reg[8]_i_1__12_n_6\,
      O(0) => \sprite_x_reg[8]_i_1__12_n_7\,
      S(3) => \sprite_x[8]_i_2__12_n_0\,
      S(2) => \sprite_x[8]_i_3__13_n_0\,
      S(1) => \sprite_x[8]_i_4__12_n_0\,
      S(0) => \sprite_x[8]_i_5__13_n_0\
    );
\sprite_x_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__12_n_6\,
      Q => \^sprite_x_reg[12]_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_sprite_compositor_stage3_e1 is
  port (
    \sprite_x_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    score_stage3_e1 : out STD_LOGIC;
    shoot_signal_stage3_e1 : out STD_LOGIC;
    \notcollision_reg[1]_0\ : out STD_LOGIC;
    \sprite_x_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[13]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[15]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[7]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_1 : out STD_LOGIC;
    v_sync : in STD_LOGIC;
    \notcollision_reg[1]_1\ : in STD_LOGIC;
    \notcollision_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sw : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_1655\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1037\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \notcollision_reg[1]_i_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[3]_i_2351\ : in STD_LOGIC;
    \bias_reg[3]_i_2351_0\ : in STD_LOGIC;
    \notcollision_reg[1]_i_15\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \notcollision_reg[1]_i_15_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[3]_i_605\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sprite_shoot_y_stage3_e1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    score_e4 : in STD_LOGIC;
    score_e2 : in STD_LOGIC;
    score_e3 : in STD_LOGIC;
    \bias[3]_i_522\ : in STD_LOGIC;
    score_stage2_e9 : in STD_LOGIC;
    score_stage3_e2 : in STD_LOGIC;
    score_e1 : in STD_LOGIC;
    \bias[3]_i_917\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_sprite_compositor_stage3_e1 : entity is "sprite_compositor_stage3_e1";
end design_1_HDMI_TOP_0_0_sprite_compositor_stage3_e1;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_sprite_compositor_stage3_e1 is
  signal \bias[3]_i_1665_n_0\ : STD_LOGIC;
  signal \cnt_i_1__13_n_0\ : STD_LOGIC;
  signal cnt_i_2_n_0 : STD_LOGIC;
  signal \^cnt_reg_1\ : STD_LOGIC;
  signal notcollision4 : STD_LOGIC;
  signal \notcollision[0]_i_1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_17_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_49_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_50_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_52_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_53_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_54_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_56_n_0\ : STD_LOGIC;
  signal notcollision_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \notcollision_reg[1]_i_16_n_0\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_16_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_16_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_31_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_31_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_31_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_40_n_0\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_40_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_40_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_40_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_55_n_0\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_55_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_55_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_55_n_3\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \^score_stage3_e1\ : STD_LOGIC;
  signal \shoot_i_1__6_n_0\ : STD_LOGIC;
  signal \shoot_i_2__6_n_0\ : STD_LOGIC;
  signal \shoot_i_3__6_n_0\ : STD_LOGIC;
  signal \shoot_i_4__6_n_0\ : STD_LOGIC;
  signal \^shoot_signal_stage3_e1\ : STD_LOGIC;
  signal \sprite_x[0]_i_2__13_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_3__13_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_4__13_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_5__13_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_2__13_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_3__13_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_4__13_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_5__13_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_2__22_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_3__22_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_4__23_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_5__14_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_2__13_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_3__14_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_4__13_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_5__14_n_0\ : STD_LOGIC;
  signal sprite_x_direction : STD_LOGIC;
  signal \sprite_x_direction_i_1__13_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_3__13_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_4__13_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_5__13_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_6__13_n_0\ : STD_LOGIC;
  signal \^sprite_x_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sprite_x_reg[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__13_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__13_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__13_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__13_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__13_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__13_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__13_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__13_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__13_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__13_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__13_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__13_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__13_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__13_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \sprite_x_reg[4]_i_1__13_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__13_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__13_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__13_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__13_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__13_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__13_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__13_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[6]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sprite_x_reg[8]_i_1__13_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__13_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__13_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__13_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__13_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__13_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__13_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__13_n_7\ : STD_LOGIC;
  signal \NLW_bias_reg[3]_i_1038_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_1038_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_notcollision_reg[1]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_notcollision_reg[1]_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_notcollision_reg[1]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_x_reg[12]_i_1__13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1038\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_31\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_4\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \shoot_i_2__6\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \shoot_i_3__6\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \shoot_i_4__6\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_2__13\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_3__13\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_5__13\ : label is "soft_lutpair218";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sprite_x_reg[0]_i_1__13\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[12]_i_1__13\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[4]_i_1__13\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[8]_i_1__13\ : label is 11;
begin
  cnt_reg_1 <= \^cnt_reg_1\;
  score_stage3_e1 <= \^score_stage3_e1\;
  shoot_signal_stage3_e1 <= \^shoot_signal_stage3_e1\;
  \sprite_x_reg[0]_0\(0) <= \^sprite_x_reg[0]_0\(0);
  \sprite_x_reg[15]_0\(14 downto 0) <= \^sprite_x_reg[15]_0\(14 downto 0);
  \sprite_x_reg[6]_0\(3 downto 0) <= \^sprite_x_reg[6]_0\(3 downto 0);
\bias[3]_i_1020\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \bias_reg[3]_i_1037\(2),
      O => \sprite_x_reg[5]_0\(0)
    );
\bias[3]_i_1035\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFF"
    )
        port map (
      I0 => notcollision_reg(1),
      I1 => notcollision_reg(0),
      I2 => sw(0),
      I3 => sw(1),
      O => \notcollision_reg[1]_0\
    );
\bias[3]_i_1656\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \bias_reg[3]_i_1037\(12),
      I2 => \bias_reg[3]_i_1037\(11),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \sprite_x_reg[15]_2\(3)
    );
\bias[3]_i_1657\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \bias_reg[3]_i_1037\(10),
      I2 => \bias_reg[3]_i_1037\(9),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \sprite_x_reg[15]_2\(2)
    );
\bias[3]_i_1658\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \bias_reg[3]_i_1037\(8),
      I2 => \bias_reg[3]_i_1037\(7),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \sprite_x_reg[15]_2\(1)
    );
\bias[3]_i_1659\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \bias_reg[3]_i_1037\(6),
      I2 => \bias_reg[3]_i_1037\(5),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \sprite_x_reg[15]_2\(0)
    );
\bias[3]_i_1665\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \notcollision_reg[1]_i_16_n_0\,
      O => \bias[3]_i_1665_n_0\
    );
\bias[3]_i_2343\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \bias_reg[3]_i_1037\(4),
      I2 => \bias_reg[3]_i_1037\(3),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \sprite_x_reg[7]_0\(1)
    );
\bias[3]_i_2344\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \bias_reg[3]_i_1655\(0),
      I2 => \bias_reg[3]_i_1037\(2),
      I3 => \^sprite_x_reg[15]_0\(4),
      O => \sprite_x_reg[7]_0\(0)
    );
\bias[3]_i_2864\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \bias_reg[3]_i_1037\(1),
      I2 => \bias_reg[3]_i_2351_0\,
      I3 => \^sprite_x_reg[15]_0\(2),
      O => \sprite_x_reg[2]_0\(1)
    );
\bias[3]_i_2865\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      I1 => \bias_reg[3]_i_2351\,
      I2 => \bias_reg[3]_i_1037\(0),
      I3 => \^sprite_x_reg[15]_0\(0),
      O => \sprite_x_reg[2]_0\(0)
    );
\bias[3]_i_556\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^cnt_reg_1\,
      I1 => score_e4,
      I2 => score_e2,
      I3 => score_e3,
      I4 => \bias[3]_i_522\,
      O => cnt_reg_0(0)
    );
\bias[3]_i_919\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^score_stage3_e1\,
      I1 => score_stage2_e9,
      I2 => score_stage3_e2,
      I3 => score_e1,
      I4 => \bias[3]_i_917\,
      O => \^cnt_reg_1\
    );
\bias_reg[3]_i_1038\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias[3]_i_605\(0),
      CO(3 downto 1) => \NLW_bias_reg[3]_i_1038_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_x_reg[15]_4\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \notcollision_reg[1]_i_16_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1038_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_1665_n_0\
    );
\cnt_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^score_stage3_e1\,
      I1 => cnt_i_2_n_0,
      O => \cnt_i_1__13_n_0\
    );
cnt_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0703030303030303"
    )
        port map (
      I0 => \notcollision_reg[1]_1\,
      I1 => notcollision_reg(0),
      I2 => notcollision_reg(1),
      I3 => \notcollision_reg[0]_0\(0),
      I4 => notcollision4,
      I5 => \notcollision_reg[0]_1\(0),
      O => cnt_i_2_n_0
    );
cnt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \cnt_i_1__13_n_0\,
      Q => \^score_stage3_e1\,
      R => '0'
    );
\notcollision[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00007F7F8000"
    )
        port map (
      I0 => \notcollision_reg[0]_1\(0),
      I1 => notcollision4,
      I2 => \notcollision_reg[0]_0\(0),
      I3 => notcollision_reg(1),
      I4 => notcollision_reg(0),
      I5 => \notcollision_reg[1]_1\,
      O => \notcollision[0]_i_1_n_0\
    );
\notcollision[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0F0F0F0F0F0F0F0"
    )
        port map (
      I0 => notcollision_reg(0),
      I1 => \notcollision_reg[1]_1\,
      I2 => notcollision_reg(1),
      I3 => \notcollision_reg[0]_0\(0),
      I4 => notcollision4,
      I5 => \notcollision_reg[0]_1\(0),
      O => \notcollision[1]_i_1_n_0\
    );
\notcollision[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \notcollision_reg[1]_i_3\(13),
      I2 => \^sprite_x_reg[15]_0\(11),
      I3 => \notcollision_reg[1]_i_3\(12),
      O => \sprite_x_reg[13]_0\(2)
    );
\notcollision[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \notcollision_reg[1]_i_3\(11),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \notcollision_reg[1]_i_3\(10),
      O => \sprite_x_reg[13]_0\(1)
    );
\notcollision[1]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \notcollision_reg[1]_i_3\(9),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \notcollision_reg[1]_i_3\(8),
      O => \sprite_x_reg[13]_0\(0)
    );
\notcollision[1]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \notcollision_reg[1]_i_16_n_0\,
      O => \notcollision[1]_i_17_n_0\
    );
\notcollision[1]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \notcollision_reg[1]_i_3\(7),
      I2 => \^sprite_x_reg[15]_0\(5),
      I3 => \notcollision_reg[1]_i_3\(6),
      O => \sprite_x_reg[7]_1\(3)
    );
\notcollision[1]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \notcollision_reg[1]_i_3\(5),
      I2 => \^sprite_x_reg[15]_0\(3),
      I3 => \notcollision_reg[1]_i_3\(4),
      O => \sprite_x_reg[7]_1\(2)
    );
\notcollision[1]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \notcollision_reg[1]_i_3\(2),
      I2 => \notcollision_reg[1]_i_3\(3),
      I3 => \^sprite_x_reg[15]_0\(2),
      O => \sprite_x_reg[7]_1\(1)
    );
\notcollision[1]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      I1 => \notcollision_reg[1]_i_3\(0),
      I2 => \notcollision_reg[1]_i_3\(1),
      I3 => \^sprite_x_reg[15]_0\(0),
      O => \sprite_x_reg[7]_1\(0)
    );
\notcollision[1]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \notcollision_reg[1]_i_3\(2),
      I2 => \notcollision_reg[1]_i_3\(3),
      I3 => \^sprite_x_reg[15]_0\(2),
      O => \notcollision[1]_i_49_n_0\
    );
\notcollision[1]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      I1 => \notcollision_reg[1]_i_3\(0),
      I2 => \notcollision_reg[1]_i_3\(1),
      I3 => \^sprite_x_reg[15]_0\(0),
      O => \notcollision[1]_i_50_n_0\
    );
\notcollision[1]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \notcollision_reg[1]_i_3\(4),
      I2 => \^sprite_x_reg[6]_0\(0),
      I3 => \notcollision_reg[1]_i_3\(5),
      O => \notcollision[1]_i_52_n_0\
    );
\notcollision[1]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \notcollision_reg[1]_i_3\(2),
      I2 => \notcollision_reg[1]_i_3\(3),
      I3 => \^sprite_x_reg[15]_0\(2),
      O => \notcollision[1]_i_53_n_0\
    );
\notcollision[1]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      I1 => \notcollision_reg[1]_i_3\(0),
      I2 => \notcollision_reg[1]_i_3\(1),
      I3 => \^sprite_x_reg[15]_0\(0),
      O => \notcollision[1]_i_54_n_0\
    );
\notcollision[1]_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      O => \notcollision[1]_i_56_n_0\
    );
\notcollision[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \notcollision_reg[1]_i_3\(15),
      I2 => \notcollision_reg[1]_i_3\(14),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \sprite_x_reg[15]_1\(0)
    );
\notcollision_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \notcollision[0]_i_1_n_0\,
      Q => notcollision_reg(0),
      R => '0'
    );
\notcollision_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \notcollision[1]_i_1_n_0\,
      Q => notcollision_reg(1),
      R => '0'
    );
\notcollision_reg[1]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg[1]_i_40_n_0\,
      CO(3) => \notcollision_reg[1]_i_16_n_0\,
      CO(2) => \NLW_notcollision_reg[1]_i_16_CO_UNCONNECTED\(2),
      CO(1) => \notcollision_reg[1]_i_16_n_2\,
      CO(0) => \notcollision_reg[1]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_notcollision_reg[1]_i_16_O_UNCONNECTED\(3),
      O(2 downto 0) => \sprite_x_reg[15]_3\(2 downto 0),
      S(3) => '1',
      S(2 downto 0) => \^sprite_x_reg[15]_0\(14 downto 12)
    );
\notcollision_reg[1]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[7]_2\(0),
      CO(2) => \notcollision_reg[1]_i_31_n_1\,
      CO(1) => \notcollision_reg[1]_i_31_n_2\,
      CO(0) => \notcollision_reg[1]_i_31_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \notcollision_reg[1]_i_15\(1 downto 0),
      DI(1) => \notcollision[1]_i_49_n_0\,
      DI(0) => \notcollision[1]_i_50_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_31_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_reg[1]_i_15_0\(0),
      S(2) => \notcollision[1]_i_52_n_0\,
      S(1) => \notcollision[1]_i_53_n_0\,
      S(0) => \notcollision[1]_i_54_n_0\
    );
\notcollision_reg[1]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg[1]_2\(0),
      CO(3 downto 1) => \NLW_notcollision_reg[1]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => notcollision4,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \notcollision_reg[1]_i_16_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \notcollision[1]_i_17_n_0\
    );
\notcollision_reg[1]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg[1]_i_55_n_0\,
      CO(3) => \notcollision_reg[1]_i_40_n_0\,
      CO(2) => \notcollision_reg[1]_i_40_n_1\,
      CO(1) => \notcollision_reg[1]_i_40_n_2\,
      CO(0) => \notcollision_reg[1]_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sprite_x_reg[12]_0\(3 downto 0),
      S(3 downto 0) => \^sprite_x_reg[15]_0\(11 downto 8)
    );
\notcollision_reg[1]_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg[1]_i_55_n_0\,
      CO(2) => \notcollision_reg[1]_i_55_n_1\,
      CO(1) => \notcollision_reg[1]_i_55_n_2\,
      CO(0) => \notcollision_reg[1]_i_55_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^sprite_x_reg[15]_0\(5),
      DI(0) => '0',
      O(3 downto 0) => \^sprite_x_reg[6]_0\(3 downto 0),
      S(3 downto 2) => \^sprite_x_reg[15]_0\(7 downto 6),
      S(1) => \notcollision[1]_i_56_n_0\,
      S(0) => \^sprite_x_reg[15]_0\(4)
    );
\shoot_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF001F00000010"
    )
        port map (
      I0 => \shoot_i_2__6_n_0\,
      I1 => cnt_i_2_n_0,
      I2 => \shoot_i_3__6_n_0\,
      I3 => \shoot_i_4__6_n_0\,
      I4 => \sprite_x_direction_i_3__13_n_0\,
      I5 => \^shoot_signal_stage3_e1\,
      O => \shoot_i_1__6_n_0\
    );
\shoot_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \^sprite_x_reg[15]_0\(5),
      I2 => \^sprite_x_reg[15]_0\(4),
      I3 => \^sprite_x_reg[15]_0\(2),
      O => \shoot_i_2__6_n_0\
    );
\shoot_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \^sprite_x_reg[15]_0\(2),
      I2 => \^sprite_x_reg[15]_0\(8),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \shoot_i_3__6_n_0\
    );
\shoot_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      I1 => \^sprite_x_reg[0]_0\(0),
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \sprite_x_direction_i_4__13_n_0\,
      O => \shoot_i_4__6_n_0\
    );
shoot_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \shoot_i_1__6_n_0\,
      Q => \^shoot_signal_stage3_e1\,
      R => '0'
    );
\sprite_x[0]_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(2),
      O => \sprite_x[0]_i_2__13_n_0\
    );
\sprite_x[0]_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x[0]_i_3__13_n_0\
    );
\sprite_x[0]_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(0),
      O => \sprite_x[0]_i_4__13_n_0\
    );
\sprite_x[0]_i_5__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      O => \sprite_x[0]_i_5__13_n_0\
    );
\sprite_x[12]_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => sprite_x_direction,
      O => \sprite_x[12]_i_2__13_n_0\
    );
\sprite_x[12]_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(13),
      O => \sprite_x[12]_i_3__13_n_0\
    );
\sprite_x[12]_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(12),
      O => \sprite_x[12]_i_4__13_n_0\
    );
\sprite_x[12]_i_5__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(11),
      O => \sprite_x[12]_i_5__13_n_0\
    );
\sprite_x[4]_i_2__21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      O => \sprite_x_reg[4]_0\(2)
    );
\sprite_x[4]_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(6),
      O => \sprite_x[4]_i_2__22_n_0\
    );
\sprite_x[4]_i_3__21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      O => \sprite_x_reg[4]_0\(1)
    );
\sprite_x[4]_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(5),
      O => \sprite_x[4]_i_3__22_n_0\
    );
\sprite_x[4]_i_4__22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x_reg[4]_0\(0)
    );
\sprite_x[4]_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(4),
      O => \sprite_x[4]_i_4__23_n_0\
    );
\sprite_x[4]_i_5__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(3),
      O => \sprite_x[4]_i_5__14_n_0\
    );
\sprite_x[8]_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(10),
      O => \sprite_x[8]_i_2__13_n_0\
    );
\sprite_x[8]_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(9),
      O => \sprite_x[8]_i_3__14_n_0\
    );
\sprite_x[8]_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(8),
      O => \sprite_x[8]_i_4__13_n_0\
    );
\sprite_x[8]_i_5__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(7),
      O => \sprite_x[8]_i_5__14_n_0\
    );
\sprite_x_direction_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => p_0_in,
      I2 => \sprite_x_direction_i_3__13_n_0\,
      O => \sprite_x_direction_i_1__13_n_0\
    );
\sprite_x_direction_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \shoot_i_4__6_n_0\,
      I1 => \^sprite_x_reg[15]_0\(5),
      I2 => \^sprite_x_reg[15]_0\(8),
      I3 => \^sprite_x_reg[15]_0\(2),
      I4 => \^sprite_x_reg[15]_0\(4),
      O => p_0_in
    );
\sprite_x_direction_i_3__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \sprite_x_direction_i_4__13_n_0\,
      I1 => \sprite_x_direction_i_5__13_n_0\,
      I2 => \^sprite_x_reg[15]_0\(7),
      I3 => \^sprite_x_reg[0]_0\(0),
      I4 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x_direction_i_3__13_n_0\
    );
\sprite_x_direction_i_4__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \^sprite_x_reg[15]_0\(12),
      I2 => \^sprite_x_reg[15]_0\(3),
      I3 => \sprite_x_direction_i_6__13_n_0\,
      O => \sprite_x_direction_i_4__13_n_0\
    );
\sprite_x_direction_i_5__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \^sprite_x_reg[15]_0\(2),
      I2 => \^sprite_x_reg[15]_0\(8),
      I3 => \^sprite_x_reg[15]_0\(5),
      O => \sprite_x_direction_i_5__13_n_0\
    );
\sprite_x_direction_i_6__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \^sprite_x_reg[15]_0\(0),
      I2 => \^sprite_x_reg[15]_0\(14),
      I3 => \^sprite_x_reg[15]_0\(13),
      I4 => \^sprite_x_reg[15]_0\(9),
      I5 => \^sprite_x_reg[15]_0\(10),
      O => \sprite_x_direction_i_6__13_n_0\
    );
sprite_x_direction_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_direction_i_1__13_n_0\,
      Q => sprite_x_direction,
      R => '0'
    );
\sprite_x_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__13_n_7\,
      Q => \^sprite_x_reg[0]_0\(0),
      R => '0'
    );
\sprite_x_reg[0]_i_1__13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[0]_i_1__13_n_0\,
      CO(2) => \sprite_x_reg[0]_i_1__13_n_1\,
      CO(1) => \sprite_x_reg[0]_i_1__13_n_2\,
      CO(0) => \sprite_x_reg[0]_i_1__13_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => '1',
      O(3) => \sprite_x_reg[0]_i_1__13_n_4\,
      O(2) => \sprite_x_reg[0]_i_1__13_n_5\,
      O(1) => \sprite_x_reg[0]_i_1__13_n_6\,
      O(0) => \sprite_x_reg[0]_i_1__13_n_7\,
      S(3) => \sprite_x[0]_i_2__13_n_0\,
      S(2) => \sprite_x[0]_i_3__13_n_0\,
      S(1) => \sprite_x[0]_i_4__13_n_0\,
      S(0) => \sprite_x[0]_i_5__13_n_0\
    );
\sprite_x_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__13_n_5\,
      Q => \^sprite_x_reg[15]_0\(9),
      R => '0'
    );
\sprite_x_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__13_n_4\,
      Q => \^sprite_x_reg[15]_0\(10),
      R => '0'
    );
\sprite_x_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__13_n_7\,
      Q => \^sprite_x_reg[15]_0\(11),
      R => '0'
    );
\sprite_x_reg[12]_i_1__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[8]_i_1__13_n_0\,
      CO(3) => \NLW_sprite_x_reg[12]_i_1__13_CO_UNCONNECTED\(3),
      CO(2) => \sprite_x_reg[12]_i_1__13_n_1\,
      CO(1) => \sprite_x_reg[12]_i_1__13_n_2\,
      CO(0) => \sprite_x_reg[12]_i_1__13_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[12]_i_1__13_n_4\,
      O(2) => \sprite_x_reg[12]_i_1__13_n_5\,
      O(1) => \sprite_x_reg[12]_i_1__13_n_6\,
      O(0) => \sprite_x_reg[12]_i_1__13_n_7\,
      S(3) => \sprite_x[12]_i_2__13_n_0\,
      S(2) => \sprite_x[12]_i_3__13_n_0\,
      S(1) => \sprite_x[12]_i_4__13_n_0\,
      S(0) => \sprite_x[12]_i_5__13_n_0\
    );
\sprite_x_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__13_n_6\,
      Q => \^sprite_x_reg[15]_0\(12),
      R => '0'
    );
\sprite_x_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__13_n_5\,
      Q => \^sprite_x_reg[15]_0\(13),
      R => '0'
    );
\sprite_x_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__13_n_4\,
      Q => \^sprite_x_reg[15]_0\(14),
      R => '0'
    );
\sprite_x_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__13_n_6\,
      Q => \^sprite_x_reg[15]_0\(0),
      R => '0'
    );
\sprite_x_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__13_n_5\,
      Q => \^sprite_x_reg[15]_0\(1),
      R => '0'
    );
\sprite_x_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__13_n_4\,
      Q => \^sprite_x_reg[15]_0\(2),
      R => '0'
    );
\sprite_x_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__13_n_7\,
      Q => \^sprite_x_reg[15]_0\(3),
      R => '0'
    );
\sprite_x_reg[4]_i_1__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[0]_i_1__13_n_0\,
      CO(3) => \sprite_x_reg[4]_i_1__13_n_0\,
      CO(2) => \sprite_x_reg[4]_i_1__13_n_1\,
      CO(1) => \sprite_x_reg[4]_i_1__13_n_2\,
      CO(0) => \sprite_x_reg[4]_i_1__13_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[4]_i_1__13_n_4\,
      O(2) => \sprite_x_reg[4]_i_1__13_n_5\,
      O(1) => \sprite_x_reg[4]_i_1__13_n_6\,
      O(0) => \sprite_x_reg[4]_i_1__13_n_7\,
      S(3) => \sprite_x[4]_i_2__22_n_0\,
      S(2) => \sprite_x[4]_i_3__22_n_0\,
      S(1) => \sprite_x[4]_i_4__23_n_0\,
      S(0) => \sprite_x[4]_i_5__14_n_0\
    );
\sprite_x_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__13_n_6\,
      Q => \^sprite_x_reg[15]_0\(4),
      R => '0'
    );
\sprite_x_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__13_n_5\,
      Q => \^sprite_x_reg[15]_0\(5),
      R => '0'
    );
\sprite_x_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__13_n_4\,
      Q => \^sprite_x_reg[15]_0\(6),
      R => '0'
    );
\sprite_x_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__13_n_7\,
      Q => \^sprite_x_reg[15]_0\(7),
      R => '0'
    );
\sprite_x_reg[8]_i_1__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[4]_i_1__13_n_0\,
      CO(3) => \sprite_x_reg[8]_i_1__13_n_0\,
      CO(2) => \sprite_x_reg[8]_i_1__13_n_1\,
      CO(1) => \sprite_x_reg[8]_i_1__13_n_2\,
      CO(0) => \sprite_x_reg[8]_i_1__13_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[8]_i_1__13_n_4\,
      O(2) => \sprite_x_reg[8]_i_1__13_n_5\,
      O(1) => \sprite_x_reg[8]_i_1__13_n_6\,
      O(0) => \sprite_x_reg[8]_i_1__13_n_7\,
      S(3) => \sprite_x[8]_i_2__13_n_0\,
      S(2) => \sprite_x[8]_i_3__14_n_0\,
      S(1) => \sprite_x[8]_i_4__13_n_0\,
      S(0) => \sprite_x[8]_i_5__14_n_0\
    );
\sprite_x_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__13_n_6\,
      Q => \^sprite_x_reg[15]_0\(8),
      R => '0'
    );
\sprite_y[3]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^shoot_signal_stage3_e1\,
      I1 => sprite_shoot_y_stage3_e1(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_sprite_compositor_stage3_e2 is
  port (
    \sprite_x_reg[0]_0\ : out STD_LOGIC;
    \sprite_x_reg[1]_0\ : out STD_LOGIC;
    \sprite_x_reg[2]_0\ : out STD_LOGIC;
    \sprite_x_reg[3]_0\ : out STD_LOGIC;
    \sprite_x_reg[4]_0\ : out STD_LOGIC;
    \sprite_x_reg[8]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    score_stage3_e2 : out STD_LOGIC;
    \notcollision_reg[1]_0\ : out STD_LOGIC;
    \sprite_x_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[13]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[15]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[2]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[12]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[7]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v_sync : in STD_LOGIC;
    \notcollision_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg[1]_1\ : in STD_LOGIC;
    sw : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_1630\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1032\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \notcollision_reg[1]_i_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[3]_i_2322\ : in STD_LOGIC;
    \bias_reg[3]_i_2322_0\ : in STD_LOGIC;
    \notcollision_reg[1]_i_14\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \notcollision_reg[1]_i_14_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[3]_i_604\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_sprite_compositor_stage3_e2 : entity is "sprite_compositor_stage3_e2";
end design_1_HDMI_TOP_0_0_sprite_compositor_stage3_e2;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_sprite_compositor_stage3_e2 is
  signal \bias[3]_i_1640_n_0\ : STD_LOGIC;
  signal \cnt_i_1__14_n_0\ : STD_LOGIC;
  signal notcollision : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal notcollision4 : STD_LOGIC;
  signal \notcollision[1]_i_16_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_48__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_49__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_51__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_52__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_53__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_55_n_0\ : STD_LOGIC;
  signal notcollision_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \notcollision_reg[1]_i_15__0_n_0\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_15__0_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_15__0_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_30_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_30_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_30_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_39_n_0\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_39_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_39_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_39_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_54_n_0\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_54_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_54_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_54_n_3\ : STD_LOGIC;
  signal \^score_stage3_e2\ : STD_LOGIC;
  signal \sprite_x[0]_i_2__14_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_3__14_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_4__14_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_5__14_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_2__14_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_3__14_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_4__14_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_5__14_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_2__23_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_3__23_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_4__24_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_5__15_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_2__14_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_3__15_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_4__14_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_5__15_n_0\ : STD_LOGIC;
  signal sprite_x_direction : STD_LOGIC;
  signal \sprite_x_direction_i_1__14_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_2__14_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_3__14_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_4__14_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_5__14_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_6__14_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_7__13_n_0\ : STD_LOGIC;
  signal \^sprite_x_reg[0]_0\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__14_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__14_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__14_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__14_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__14_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__14_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__14_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[12]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sprite_x_reg[12]_i_1__14_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__14_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__14_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__14_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__14_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__14_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__14_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sprite_x_reg[1]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[2]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[3]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[4]_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__14_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__14_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__14_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__14_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__14_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__14_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__14_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__14_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sprite_x_reg[6]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_x_reg[8]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sprite_x_reg[8]_i_1__14_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__14_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__14_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__14_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__14_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__14_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__14_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__14_n_7\ : STD_LOGIC;
  signal \NLW_bias_reg[3]_i_1033_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[3]_i_1033_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_15__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_notcollision_reg[1]_i_15__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_notcollision_reg[1]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_notcollision_reg[1]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_x_reg[12]_i_1__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bias_reg[3]_i_1033\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_30\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_3__0\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sprite_x_reg[0]_i_1__14\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[12]_i_1__14\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[4]_i_1__14\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[8]_i_1__14\ : label is 11;
begin
  score_stage3_e2 <= \^score_stage3_e2\;
  \sprite_x_reg[0]_0\ <= \^sprite_x_reg[0]_0\;
  \sprite_x_reg[12]_0\(3 downto 0) <= \^sprite_x_reg[12]_0\(3 downto 0);
  \sprite_x_reg[15]_0\(2 downto 0) <= \^sprite_x_reg[15]_0\(2 downto 0);
  \sprite_x_reg[1]_0\ <= \^sprite_x_reg[1]_0\;
  \sprite_x_reg[2]_0\ <= \^sprite_x_reg[2]_0\;
  \sprite_x_reg[3]_0\ <= \^sprite_x_reg[3]_0\;
  \sprite_x_reg[4]_0\ <= \^sprite_x_reg[4]_0\;
  \sprite_x_reg[6]_0\(0) <= \^sprite_x_reg[6]_0\(0);
  \sprite_x_reg[6]_1\(3 downto 0) <= \^sprite_x_reg[6]_1\(3 downto 0);
  \sprite_x_reg[8]_0\(2 downto 0) <= \^sprite_x_reg[8]_0\(2 downto 0);
\bias[3]_i_1011\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sprite_x_reg[8]_0\(0),
      I1 => \bias_reg[3]_i_1032\(2),
      O => \sprite_x_reg[5]_0\(0)
    );
\bias[3]_i_1030\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFF"
    )
        port map (
      I0 => notcollision_reg(1),
      I1 => notcollision_reg(0),
      I2 => sw(0),
      I3 => sw(1),
      O => \notcollision_reg[1]_0\
    );
\bias[3]_i_1631\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \bias_reg[3]_i_1032\(12),
      I2 => \bias_reg[3]_i_1032\(11),
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x_reg[15]_2\(3)
    );
\bias[3]_i_1632\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \bias_reg[3]_i_1032\(10),
      I2 => \bias_reg[3]_i_1032\(9),
      I3 => \^sprite_x_reg[12]_0\(3),
      O => \sprite_x_reg[15]_2\(2)
    );
\bias[3]_i_1633\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(2),
      I1 => \bias_reg[3]_i_1032\(8),
      I2 => \bias_reg[3]_i_1032\(7),
      I3 => \^sprite_x_reg[12]_0\(1),
      O => \sprite_x_reg[15]_2\(1)
    );
\bias[3]_i_1634\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(0),
      I1 => \bias_reg[3]_i_1032\(6),
      I2 => \bias_reg[3]_i_1032\(5),
      I3 => \^sprite_x_reg[8]_0\(2),
      O => \sprite_x_reg[15]_2\(0)
    );
\bias[3]_i_1640\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \notcollision_reg[1]_i_15__0_n_0\,
      O => \bias[3]_i_1640_n_0\
    );
\bias[3]_i_2314\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_x_reg[8]_0\(1),
      I1 => \bias_reg[3]_i_1032\(4),
      I2 => \bias_reg[3]_i_1032\(3),
      I3 => \^sprite_x_reg[6]_0\(0),
      O => \sprite_x_reg[7]_0\(1)
    );
\bias[3]_i_2315\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^sprite_x_reg[4]_0\,
      I1 => \bias_reg[3]_i_1630\(0),
      I2 => \bias_reg[3]_i_1032\(2),
      I3 => \^sprite_x_reg[8]_0\(0),
      O => \sprite_x_reg[7]_0\(0)
    );
\bias[3]_i_2853\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \bias_reg[3]_i_1032\(1),
      I2 => \bias_reg[3]_i_2322_0\,
      I3 => \^sprite_x_reg[3]_0\,
      O => \sprite_x_reg[2]_1\(1)
    );
\bias[3]_i_2854\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \bias_reg[3]_i_2322\,
      I2 => \bias_reg[3]_i_1032\(0),
      I3 => \^sprite_x_reg[1]_0\,
      O => \sprite_x_reg[2]_1\(0)
    );
\bias_reg[3]_i_1033\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias[3]_i_604\(0),
      CO(3 downto 1) => \NLW_bias_reg[3]_i_1033_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_x_reg[15]_4\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \notcollision_reg[1]_i_15__0_n_0\,
      O(3 downto 0) => \NLW_bias_reg[3]_i_1033_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[3]_i_1640_n_0\
    );
\cnt_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^score_stage3_e2\,
      I1 => notcollision(0),
      I2 => notcollision_reg(1),
      O => \cnt_i_1__14_n_0\
    );
cnt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \cnt_i_1__14_n_0\,
      Q => \^score_stage3_e2\,
      R => '0'
    );
\notcollision[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00007F7F8000"
    )
        port map (
      I0 => \notcollision_reg[0]_0\(0),
      I1 => notcollision4,
      I2 => \notcollision_reg[0]_1\(0),
      I3 => notcollision_reg(1),
      I4 => notcollision_reg(0),
      I5 => \notcollision_reg[1]_1\,
      O => notcollision(0)
    );
\notcollision[1]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \notcollision_reg[1]_i_2\(13),
      I2 => \^sprite_x_reg[12]_0\(3),
      I3 => \notcollision_reg[1]_i_2\(12),
      O => \sprite_x_reg[13]_0\(2)
    );
\notcollision[1]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(2),
      I1 => \notcollision_reg[1]_i_2\(11),
      I2 => \^sprite_x_reg[12]_0\(1),
      I3 => \notcollision_reg[1]_i_2\(10),
      O => \sprite_x_reg[13]_0\(1)
    );
\notcollision[1]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(0),
      I1 => \notcollision_reg[1]_i_2\(9),
      I2 => \^sprite_x_reg[8]_0\(2),
      I3 => \notcollision_reg[1]_i_2\(8),
      O => \sprite_x_reg[13]_0\(0)
    );
\notcollision[1]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \notcollision_reg[1]_i_15__0_n_0\,
      O => \notcollision[1]_i_16_n_0\
    );
\notcollision[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0F0F0F0F0F0F0F0"
    )
        port map (
      I0 => notcollision_reg(0),
      I1 => \notcollision_reg[1]_1\,
      I2 => notcollision_reg(1),
      I3 => \notcollision_reg[0]_1\(0),
      I4 => notcollision4,
      I5 => \notcollision_reg[0]_0\(0),
      O => notcollision(1)
    );
\notcollision[1]_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[8]_0\(1),
      I1 => \notcollision_reg[1]_i_2\(7),
      I2 => \^sprite_x_reg[6]_0\(0),
      I3 => \notcollision_reg[1]_i_2\(6),
      O => \sprite_x_reg[7]_1\(3)
    );
\notcollision[1]_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[8]_0\(0),
      I1 => \notcollision_reg[1]_i_2\(5),
      I2 => \^sprite_x_reg[4]_0\,
      I3 => \notcollision_reg[1]_i_2\(4),
      O => \sprite_x_reg[7]_1\(2)
    );
\notcollision[1]_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \notcollision_reg[1]_i_2\(2),
      I2 => \notcollision_reg[1]_i_2\(3),
      I3 => \^sprite_x_reg[3]_0\,
      O => \sprite_x_reg[7]_1\(1)
    );
\notcollision[1]_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \notcollision_reg[1]_i_2\(0),
      I2 => \notcollision_reg[1]_i_2\(1),
      I3 => \^sprite_x_reg[1]_0\,
      O => \sprite_x_reg[7]_1\(0)
    );
\notcollision[1]_i_48__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \notcollision_reg[1]_i_2\(2),
      I2 => \notcollision_reg[1]_i_2\(3),
      I3 => \^sprite_x_reg[3]_0\,
      O => \notcollision[1]_i_48__0_n_0\
    );
\notcollision[1]_i_49__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \notcollision_reg[1]_i_2\(0),
      I2 => \notcollision_reg[1]_i_2\(1),
      I3 => \^sprite_x_reg[1]_0\,
      O => \notcollision[1]_i_49__0_n_0\
    );
\notcollision[1]_i_51__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[4]_0\,
      I1 => \notcollision_reg[1]_i_2\(4),
      I2 => \^sprite_x_reg[6]_1\(0),
      I3 => \notcollision_reg[1]_i_2\(5),
      O => \notcollision[1]_i_51__0_n_0\
    );
\notcollision[1]_i_52__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \notcollision_reg[1]_i_2\(2),
      I2 => \notcollision_reg[1]_i_2\(3),
      I3 => \^sprite_x_reg[3]_0\,
      O => \notcollision[1]_i_52__0_n_0\
    );
\notcollision[1]_i_53__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \notcollision_reg[1]_i_2\(0),
      I2 => \notcollision_reg[1]_i_2\(1),
      I3 => \^sprite_x_reg[1]_0\,
      O => \notcollision[1]_i_53__0_n_0\
    );
\notcollision[1]_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[6]_0\(0),
      O => \notcollision[1]_i_55_n_0\
    );
\notcollision[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \notcollision_reg[1]_i_2\(15),
      I2 => \notcollision_reg[1]_i_2\(14),
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x_reg[15]_1\(0)
    );
\notcollision_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => notcollision(0),
      Q => notcollision_reg(0),
      R => '0'
    );
\notcollision_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => notcollision(1),
      Q => notcollision_reg(1),
      R => '0'
    );
\notcollision_reg[1]_i_15__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg[1]_i_39_n_0\,
      CO(3) => \notcollision_reg[1]_i_15__0_n_0\,
      CO(2) => \NLW_notcollision_reg[1]_i_15__0_CO_UNCONNECTED\(2),
      CO(1) => \notcollision_reg[1]_i_15__0_n_2\,
      CO(0) => \notcollision_reg[1]_i_15__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_notcollision_reg[1]_i_15__0_O_UNCONNECTED\(3),
      O(2 downto 0) => \sprite_x_reg[15]_3\(2 downto 0),
      S(3) => '1',
      S(2 downto 0) => \^sprite_x_reg[15]_0\(2 downto 0)
    );
\notcollision_reg[1]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[7]_2\(0),
      CO(2) => \notcollision_reg[1]_i_30_n_1\,
      CO(1) => \notcollision_reg[1]_i_30_n_2\,
      CO(0) => \notcollision_reg[1]_i_30_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \notcollision_reg[1]_i_14\(1 downto 0),
      DI(1) => \notcollision[1]_i_48__0_n_0\,
      DI(0) => \notcollision[1]_i_49__0_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_reg[1]_i_14_0\(0),
      S(2) => \notcollision[1]_i_51__0_n_0\,
      S(1) => \notcollision[1]_i_52__0_n_0\,
      S(0) => \notcollision[1]_i_53__0_n_0\
    );
\notcollision_reg[1]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg[1]_i_54_n_0\,
      CO(3) => \notcollision_reg[1]_i_39_n_0\,
      CO(2) => \notcollision_reg[1]_i_39_n_1\,
      CO(1) => \notcollision_reg[1]_i_39_n_2\,
      CO(0) => \notcollision_reg[1]_i_39_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sprite_x_reg[12]_1\(3 downto 0),
      S(3 downto 0) => \^sprite_x_reg[12]_0\(3 downto 0)
    );
\notcollision_reg[1]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg[1]_2\(0),
      CO(3 downto 1) => \NLW_notcollision_reg[1]_i_3__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => notcollision4,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \notcollision_reg[1]_i_15__0_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \notcollision[1]_i_16_n_0\
    );
\notcollision_reg[1]_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg[1]_i_54_n_0\,
      CO(2) => \notcollision_reg[1]_i_54_n_1\,
      CO(1) => \notcollision_reg[1]_i_54_n_2\,
      CO(0) => \notcollision_reg[1]_i_54_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^sprite_x_reg[6]_0\(0),
      DI(0) => '0',
      O(3 downto 0) => \^sprite_x_reg[6]_1\(3 downto 0),
      S(3 downto 2) => \^sprite_x_reg[8]_0\(2 downto 1),
      S(1) => \notcollision[1]_i_55_n_0\,
      S(0) => \^sprite_x_reg[8]_0\(0)
    );
\sprite_x[0]_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[3]_0\,
      O => \sprite_x[0]_i_2__14_n_0\
    );
\sprite_x[0]_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[2]_0\,
      O => \sprite_x[0]_i_3__14_n_0\
    );
\sprite_x[0]_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[1]_0\,
      O => \sprite_x[0]_i_4__14_n_0\
    );
\sprite_x[0]_i_5__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      O => \sprite_x[0]_i_5__14_n_0\
    );
\sprite_x[12]_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => sprite_x_direction,
      O => \sprite_x[12]_i_2__14_n_0\
    );
\sprite_x[12]_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x[12]_i_3__14_n_0\
    );
\sprite_x[12]_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(0),
      O => \sprite_x[12]_i_4__14_n_0\
    );
\sprite_x[12]_i_5__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(3),
      O => \sprite_x[12]_i_5__14_n_0\
    );
\sprite_x[4]_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[8]_0\(1),
      O => \sprite_x[4]_i_2__23_n_0\
    );
\sprite_x[4]_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[6]_0\(0),
      O => \sprite_x[4]_i_3__23_n_0\
    );
\sprite_x[4]_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[8]_0\(0),
      O => \sprite_x[4]_i_4__24_n_0\
    );
\sprite_x[4]_i_5__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[4]_0\,
      O => \sprite_x[4]_i_5__15_n_0\
    );
\sprite_x[8]_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(2),
      O => \sprite_x[8]_i_2__14_n_0\
    );
\sprite_x[8]_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(1),
      O => \sprite_x[8]_i_3__15_n_0\
    );
\sprite_x[8]_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(0),
      O => \sprite_x[8]_i_4__14_n_0\
    );
\sprite_x[8]_i_5__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[8]_0\(2),
      O => \sprite_x[8]_i_5__15_n_0\
    );
\sprite_x_direction_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0AA"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \sprite_x_direction_i_2__14_n_0\,
      I2 => \sprite_x_direction_i_3__14_n_0\,
      I3 => \sprite_x_direction_i_4__14_n_0\,
      O => \sprite_x_direction_i_1__14_n_0\
    );
\sprite_x_direction_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^sprite_x_reg[8]_0\(0),
      I1 => \^sprite_x_reg[12]_0\(0),
      I2 => \^sprite_x_reg[1]_0\,
      I3 => \^sprite_x_reg[8]_0\(2),
      I4 => \sprite_x_direction_i_5__14_n_0\,
      O => \sprite_x_direction_i_2__14_n_0\
    );
\sprite_x_direction_i_3__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \^sprite_x_reg[12]_0\(0),
      I2 => \^sprite_x_reg[4]_0\,
      I3 => \^sprite_x_reg[6]_0\(0),
      I4 => \sprite_x_direction_i_6__14_n_0\,
      O => \sprite_x_direction_i_3__14_n_0\
    );
\sprite_x_direction_i_4__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(1),
      I1 => \^sprite_x_reg[12]_0\(3),
      I2 => \^sprite_x_reg[15]_0\(2),
      I3 => \^sprite_x_reg[15]_0\(0),
      I4 => \sprite_x_direction_i_7__13_n_0\,
      O => \sprite_x_direction_i_4__14_n_0\
    );
\sprite_x_direction_i_5__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^sprite_x_reg[6]_0\(0),
      I1 => \^sprite_x_reg[4]_0\,
      I2 => \^sprite_x_reg[8]_0\(1),
      I3 => \^sprite_x_reg[0]_0\,
      O => \sprite_x_direction_i_5__14_n_0\
    );
\sprite_x_direction_i_6__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^sprite_x_reg[8]_0\(2),
      I1 => \^sprite_x_reg[1]_0\,
      I2 => \^sprite_x_reg[8]_0\(0),
      I3 => \^sprite_x_reg[8]_0\(1),
      O => \sprite_x_direction_i_6__14_n_0\
    );
\sprite_x_direction_i_7__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^sprite_x_reg[3]_0\,
      I1 => \^sprite_x_reg[2]_0\,
      I2 => \^sprite_x_reg[15]_0\(1),
      I3 => \^sprite_x_reg[12]_0\(2),
      O => \sprite_x_direction_i_7__13_n_0\
    );
sprite_x_direction_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_direction_i_1__14_n_0\,
      Q => sprite_x_direction,
      R => '0'
    );
\sprite_x_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__14_n_7\,
      Q => \^sprite_x_reg[0]_0\,
      R => '0'
    );
\sprite_x_reg[0]_i_1__14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[0]_i_1__14_n_0\,
      CO(2) => \sprite_x_reg[0]_i_1__14_n_1\,
      CO(1) => \sprite_x_reg[0]_i_1__14_n_2\,
      CO(0) => \sprite_x_reg[0]_i_1__14_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => '1',
      O(3) => \sprite_x_reg[0]_i_1__14_n_4\,
      O(2) => \sprite_x_reg[0]_i_1__14_n_5\,
      O(1) => \sprite_x_reg[0]_i_1__14_n_6\,
      O(0) => \sprite_x_reg[0]_i_1__14_n_7\,
      S(3) => \sprite_x[0]_i_2__14_n_0\,
      S(2) => \sprite_x[0]_i_3__14_n_0\,
      S(1) => \sprite_x[0]_i_4__14_n_0\,
      S(0) => \sprite_x[0]_i_5__14_n_0\
    );
\sprite_x_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__14_n_5\,
      Q => \^sprite_x_reg[12]_0\(1),
      R => '0'
    );
\sprite_x_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__14_n_4\,
      Q => \^sprite_x_reg[12]_0\(2),
      R => '0'
    );
\sprite_x_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__14_n_7\,
      Q => \^sprite_x_reg[12]_0\(3),
      R => '0'
    );
\sprite_x_reg[12]_i_1__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[8]_i_1__14_n_0\,
      CO(3) => \NLW_sprite_x_reg[12]_i_1__14_CO_UNCONNECTED\(3),
      CO(2) => \sprite_x_reg[12]_i_1__14_n_1\,
      CO(1) => \sprite_x_reg[12]_i_1__14_n_2\,
      CO(0) => \sprite_x_reg[12]_i_1__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[12]_i_1__14_n_4\,
      O(2) => \sprite_x_reg[12]_i_1__14_n_5\,
      O(1) => \sprite_x_reg[12]_i_1__14_n_6\,
      O(0) => \sprite_x_reg[12]_i_1__14_n_7\,
      S(3) => \sprite_x[12]_i_2__14_n_0\,
      S(2) => \sprite_x[12]_i_3__14_n_0\,
      S(1) => \sprite_x[12]_i_4__14_n_0\,
      S(0) => \sprite_x[12]_i_5__14_n_0\
    );
\sprite_x_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__14_n_6\,
      Q => \^sprite_x_reg[15]_0\(0),
      R => '0'
    );
\sprite_x_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__14_n_5\,
      Q => \^sprite_x_reg[15]_0\(1),
      R => '0'
    );
\sprite_x_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__14_n_4\,
      Q => \^sprite_x_reg[15]_0\(2),
      R => '0'
    );
\sprite_x_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__14_n_6\,
      Q => \^sprite_x_reg[1]_0\,
      R => '0'
    );
\sprite_x_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__14_n_5\,
      Q => \^sprite_x_reg[2]_0\,
      R => '0'
    );
\sprite_x_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__14_n_4\,
      Q => \^sprite_x_reg[3]_0\,
      R => '0'
    );
\sprite_x_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__14_n_7\,
      Q => \^sprite_x_reg[4]_0\,
      R => '0'
    );
\sprite_x_reg[4]_i_1__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[0]_i_1__14_n_0\,
      CO(3) => \sprite_x_reg[4]_i_1__14_n_0\,
      CO(2) => \sprite_x_reg[4]_i_1__14_n_1\,
      CO(1) => \sprite_x_reg[4]_i_1__14_n_2\,
      CO(0) => \sprite_x_reg[4]_i_1__14_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[4]_i_1__14_n_4\,
      O(2) => \sprite_x_reg[4]_i_1__14_n_5\,
      O(1) => \sprite_x_reg[4]_i_1__14_n_6\,
      O(0) => \sprite_x_reg[4]_i_1__14_n_7\,
      S(3) => \sprite_x[4]_i_2__23_n_0\,
      S(2) => \sprite_x[4]_i_3__23_n_0\,
      S(1) => \sprite_x[4]_i_4__24_n_0\,
      S(0) => \sprite_x[4]_i_5__15_n_0\
    );
\sprite_x_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__14_n_6\,
      Q => \^sprite_x_reg[8]_0\(0),
      R => '0'
    );
\sprite_x_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__14_n_5\,
      Q => \^sprite_x_reg[6]_0\(0),
      R => '0'
    );
\sprite_x_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__14_n_4\,
      Q => \^sprite_x_reg[8]_0\(1),
      R => '0'
    );
\sprite_x_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__14_n_7\,
      Q => \^sprite_x_reg[8]_0\(2),
      R => '0'
    );
\sprite_x_reg[8]_i_1__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[4]_i_1__14_n_0\,
      CO(3) => \sprite_x_reg[8]_i_1__14_n_0\,
      CO(2) => \sprite_x_reg[8]_i_1__14_n_1\,
      CO(1) => \sprite_x_reg[8]_i_1__14_n_2\,
      CO(0) => \sprite_x_reg[8]_i_1__14_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[8]_i_1__14_n_4\,
      O(2) => \sprite_x_reg[8]_i_1__14_n_5\,
      O(1) => \sprite_x_reg[8]_i_1__14_n_6\,
      O(0) => \sprite_x_reg[8]_i_1__14_n_7\,
      S(3) => \sprite_x[8]_i_2__14_n_0\,
      S(2) => \sprite_x[8]_i_3__15_n_0\,
      S(1) => \sprite_x[8]_i_4__14_n_0\,
      S(0) => \sprite_x[8]_i_5__15_n_0\
    );
\sprite_x_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__14_n_6\,
      Q => \^sprite_x_reg[12]_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_sprite_compositor_stage3_e3 is
  port (
    \sprite_x_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    score_stage3_e3 : out STD_LOGIC;
    shoot_signal_stage3_e3 : out STD_LOGIC;
    \sprite_x_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sw_1_sp_1 : out STD_LOGIC;
    \sprite_x_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_0 : out STD_LOGIC;
    v_sync : in STD_LOGIC;
    \notcollision_reg[1]_0\ : in STD_LOGIC;
    \notcollision_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sw : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[4]_i_189_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \notcollision_reg[1]_i_3__1_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \bias_reg[4]_i_312\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[4]_i_416\ : in STD_LOGIC;
    \bias[4]_i_33__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[4]_i_33__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg[1]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[4]_i_88_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[4]_i_88_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[4]_i_88_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sprite_shoot_y_stage3_e3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    score_stage3_e4 : in STD_LOGIC;
    score_stage3_e5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_sprite_compositor_stage3_e3 : entity is "sprite_compositor_stage3_e3";
end design_1_HDMI_TOP_0_0_sprite_compositor_stage3_e3;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_sprite_compositor_stage3_e3 is
  signal \bias[4]_i_186_n_0\ : STD_LOGIC;
  signal \bias[4]_i_306_n_0\ : STD_LOGIC;
  signal \bias[4]_i_313_n_0\ : STD_LOGIC;
  signal \bias[4]_i_314_n_0\ : STD_LOGIC;
  signal \bias[4]_i_315_n_0\ : STD_LOGIC;
  signal \bias[4]_i_316_n_0\ : STD_LOGIC;
  signal \bias[4]_i_317_n_0\ : STD_LOGIC;
  signal \bias[4]_i_318_n_0\ : STD_LOGIC;
  signal \bias[4]_i_320_n_0\ : STD_LOGIC;
  signal \bias_reg[4]_i_189_n_1\ : STD_LOGIC;
  signal \bias_reg[4]_i_189_n_2\ : STD_LOGIC;
  signal \bias_reg[4]_i_189_n_3\ : STD_LOGIC;
  signal \cnt_i_1__15_n_0\ : STD_LOGIC;
  signal \cnt_i_2__0_n_0\ : STD_LOGIC;
  signal notcollision4 : STD_LOGIC;
  signal notcollision5 : STD_LOGIC;
  signal \notcollision[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_11__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_12__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_13__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_14__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_15_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_16__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_18_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_21_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_55__0_n_0\ : STD_LOGIC;
  signal notcollision_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \notcollision_reg[1]_i_20_n_0\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_20_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_20_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_3__1_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_3__1_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_3__1_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_45_n_0\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_45_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_45_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_45_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_54__0_n_0\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_54__0_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_54__0_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_54__0_n_3\ : STD_LOGIC;
  signal \^score_stage3_e3\ : STD_LOGIC;
  signal shoot3_out : STD_LOGIC;
  signal \shoot_i_1__7_n_0\ : STD_LOGIC;
  signal \shoot_i_2__7_n_0\ : STD_LOGIC;
  signal \shoot_i_3__7_n_0\ : STD_LOGIC;
  signal \shoot_i_4__7_n_0\ : STD_LOGIC;
  signal \shoot_i_6__6_n_0\ : STD_LOGIC;
  signal \shoot_i_7__0_n_0\ : STD_LOGIC;
  signal shoot_i_8_n_0 : STD_LOGIC;
  signal \^shoot_signal_stage3_e3\ : STD_LOGIC;
  signal sprite_hit_x3 : STD_LOGIC;
  signal sprite_hit_x35_in : STD_LOGIC;
  signal \sprite_x[0]_i_2__15_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_3__15_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_4__15_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_5__15_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_2__15_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_3__15_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_4__15_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_5__15_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_2__25_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_3__25_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_4__26_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_5__16_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_2__15_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_3__16_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_4__15_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_5__16_n_0\ : STD_LOGIC;
  signal sprite_x_direction : STD_LOGIC;
  signal \sprite_x_direction_i_1__15_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_2__15_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_3__15_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_4__15_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_5__15_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_6__15_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_7__14_n_0\ : STD_LOGIC;
  signal \^sprite_x_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sprite_x_reg[0]_i_1__15_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__15_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__15_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__15_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__15_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__15_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__15_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__15_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__15_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__15_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__15_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__15_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__15_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__15_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__15_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \sprite_x_reg[4]_i_1__15_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__15_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__15_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__15_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__15_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__15_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__15_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__15_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[6]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sprite_x_reg[8]_i_1__15_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__15_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__15_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__15_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__15_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__15_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__15_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__15_n_7\ : STD_LOGIC;
  signal sw_1_sn_1 : STD_LOGIC;
  signal \NLW_bias_reg[4]_i_187_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[4]_i_187_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bias_reg[4]_i_189_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_notcollision_reg[1]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_notcollision_reg[1]_i_3__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_4__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_notcollision_reg[1]_i_4__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_x_reg[12]_i_1__15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bias[4]_i_186\ : label is "soft_lutpair221";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bias_reg[4]_i_187\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \bias_reg[4]_i_189\ : label is 11;
  attribute SOFT_HLUTNM of \cnt_i_1__15\ : label is "soft_lutpair221";
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_3__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_4__1\ : label is 11;
  attribute SOFT_HLUTNM of \shoot_i_3__7\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \shoot_i_6__6\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_4__15\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_6__15\ : label is "soft_lutpair220";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sprite_x_reg[0]_i_1__15\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[12]_i_1__15\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[4]_i_1__15\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[8]_i_1__15\ : label is 11;
begin
  score_stage3_e3 <= \^score_stage3_e3\;
  shoot_signal_stage3_e3 <= \^shoot_signal_stage3_e3\;
  \sprite_x_reg[0]_0\(0) <= \^sprite_x_reg[0]_0\(0);
  \sprite_x_reg[15]_0\(14 downto 0) <= \^sprite_x_reg[15]_0\(14 downto 0);
  \sprite_x_reg[6]_0\(3 downto 0) <= \^sprite_x_reg[6]_0\(3 downto 0);
  sw_1_sp_1 <= sw_1_sn_1;
\bias[3]_i_1396\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^score_stage3_e3\,
      I1 => score_stage3_e4,
      I2 => score_stage3_e5,
      O => cnt_reg_0
    );
\bias[4]_i_186\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => notcollision_reg(0),
      I1 => notcollision_reg(1),
      O => \bias[4]_i_186_n_0\
    );
\bias[4]_i_306\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \notcollision_reg[1]_i_20_n_0\,
      O => \bias[4]_i_306_n_0\
    );
\bias[4]_i_313\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \bias_reg[4]_i_189_0\(8),
      I2 => \bias_reg[4]_i_189_0\(9),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \bias[4]_i_313_n_0\
    );
\bias[4]_i_314\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \bias_reg[4]_i_189_0\(6),
      I2 => \bias_reg[4]_i_189_0\(7),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \bias[4]_i_314_n_0\
    );
\bias[4]_i_315\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \bias_reg[4]_i_189_0\(4),
      I2 => \bias_reg[4]_i_189_0\(5),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \bias[4]_i_315_n_0\
    );
\bias[4]_i_316\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \bias_reg[4]_i_189_0\(2),
      I2 => \bias_reg[4]_i_189_0\(3),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \bias[4]_i_316_n_0\
    );
\bias[4]_i_317\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \^sprite_x_reg[15]_0\(13),
      I2 => \bias_reg[4]_i_189_0\(9),
      I3 => \bias_reg[4]_i_189_0\(8),
      O => \bias[4]_i_317_n_0\
    );
\bias[4]_i_318\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \^sprite_x_reg[15]_0\(11),
      I2 => \bias_reg[4]_i_189_0\(7),
      I3 => \bias_reg[4]_i_189_0\(6),
      O => \bias[4]_i_318_n_0\
    );
\bias[4]_i_320\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \^sprite_x_reg[15]_0\(7),
      I2 => \bias_reg[4]_i_189_0\(3),
      I3 => \bias_reg[4]_i_189_0\(2),
      O => \bias[4]_i_320_n_0\
    );
\bias[4]_i_435\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(4),
      I1 => \bias_reg[4]_i_189_0\(1),
      I2 => \bias_reg[4]_i_312\(0),
      I3 => \^sprite_x_reg[15]_0\(3),
      O => \sprite_x_reg[5]_0\(0)
    );
\bias[4]_i_517\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      I1 => \bias_reg[4]_i_416\,
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \bias_reg[4]_i_189_0\(0),
      O => \sprite_x_reg[0]_2\(0)
    );
\bias[4]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \notcollision_reg[1]_0\,
      I1 => \bias[4]_i_186_n_0\,
      I2 => sprite_hit_x3,
      I3 => \bias[4]_i_33__0\(0),
      I4 => sprite_hit_x35_in,
      I5 => \bias[4]_i_33__0_0\(0),
      O => sw_1_sn_1
    );
\bias_reg[4]_i_187\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias[4]_i_88_0\(0),
      CO(3 downto 1) => \NLW_bias_reg[4]_i_187_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sprite_hit_x3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \notcollision_reg[1]_i_20_n_0\,
      O(3 downto 0) => \NLW_bias_reg[4]_i_187_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[4]_i_306_n_0\
    );
\bias_reg[4]_i_189\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias[4]_i_88_1\(0),
      CO(3) => sprite_hit_x35_in,
      CO(2) => \bias_reg[4]_i_189_n_1\,
      CO(1) => \bias_reg[4]_i_189_n_2\,
      CO(0) => \bias_reg[4]_i_189_n_3\,
      CYINIT => '0',
      DI(3) => \bias[4]_i_313_n_0\,
      DI(2) => \bias[4]_i_314_n_0\,
      DI(1) => \bias[4]_i_315_n_0\,
      DI(0) => \bias[4]_i_316_n_0\,
      O(3 downto 0) => \NLW_bias_reg[4]_i_189_O_UNCONNECTED\(3 downto 0),
      S(3) => \bias[4]_i_317_n_0\,
      S(2) => \bias[4]_i_318_n_0\,
      S(1) => \bias[4]_i_88_2\(0),
      S(0) => \bias[4]_i_320_n_0\
    );
\cnt_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDCF"
    )
        port map (
      I0 => notcollision_reg(0),
      I1 => \^score_stage3_e3\,
      I2 => notcollision_reg(1),
      I3 => \cnt_i_2__0_n_0\,
      O => \cnt_i_1__15_n_0\
    );
\cnt_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \notcollision_reg[0]_0\(0),
      I1 => sw(1),
      I2 => sw(0),
      I3 => notcollision5,
      I4 => notcollision4,
      O => \cnt_i_2__0_n_0\
    );
cnt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \cnt_i_1__15_n_0\,
      Q => \^score_stage3_e3\,
      R => '0'
    );
\notcollision[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800F7FF0000"
    )
        port map (
      I0 => notcollision4,
      I1 => notcollision5,
      I2 => \notcollision_reg[1]_0\,
      I3 => \notcollision_reg[0]_0\(0),
      I4 => notcollision_reg(0),
      I5 => notcollision_reg(1),
      O => \notcollision[0]_i_1__1_n_0\
    );
\notcollision[1]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \notcollision_reg[1]_i_3__1_0\(10),
      I2 => \notcollision_reg[1]_i_3__1_0\(11),
      I3 => \^sprite_x_reg[15]_0\(13),
      O => \notcollision[1]_i_11__1_n_0\
    );
\notcollision[1]_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \notcollision_reg[1]_i_3__1_0\(8),
      I2 => \notcollision_reg[1]_i_3__1_0\(9),
      I3 => \^sprite_x_reg[15]_0\(11),
      O => \notcollision[1]_i_12__1_n_0\
    );
\notcollision[1]_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(10),
      I1 => \notcollision_reg[1]_i_3__1_0\(6),
      I2 => \notcollision_reg[1]_i_3__1_0\(7),
      I3 => \^sprite_x_reg[15]_0\(9),
      O => \notcollision[1]_i_13__1_n_0\
    );
\notcollision[1]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \notcollision_reg[1]_i_3__1_0\(4),
      I2 => \notcollision_reg[1]_i_3__1_0\(5),
      I3 => \^sprite_x_reg[15]_0\(7),
      O => \notcollision[1]_i_14__0_n_0\
    );
\notcollision[1]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(14),
      I1 => \^sprite_x_reg[15]_0\(13),
      I2 => \notcollision_reg[1]_i_3__1_0\(11),
      I3 => \notcollision_reg[1]_i_3__1_0\(10),
      O => \notcollision[1]_i_15_n_0\
    );
\notcollision[1]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(12),
      I1 => \^sprite_x_reg[15]_0\(11),
      I2 => \notcollision_reg[1]_i_3__1_0\(9),
      I3 => \notcollision_reg[1]_i_3__1_0\(8),
      O => \notcollision[1]_i_16__0_n_0\
    );
\notcollision[1]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \^sprite_x_reg[15]_0\(7),
      I2 => \notcollision_reg[1]_i_3__1_0\(5),
      I3 => \notcollision_reg[1]_i_3__1_0\(4),
      O => \notcollision[1]_i_18_n_0\
    );
\notcollision[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF00000000"
    )
        port map (
      I0 => notcollision_reg(0),
      I1 => \notcollision_reg[0]_0\(0),
      I2 => \notcollision_reg[1]_0\,
      I3 => notcollision5,
      I4 => notcollision4,
      I5 => notcollision_reg(1),
      O => \notcollision[1]_i_1__1_n_0\
    );
\notcollision[1]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \notcollision_reg[1]_i_20_n_0\,
      O => \notcollision[1]_i_21_n_0\
    );
\notcollision[1]_i_33__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \notcollision_reg[1]_i_3__1_0\(2),
      I2 => \notcollision_reg[1]_i_3__1_0\(3),
      I3 => \^sprite_x_reg[15]_0\(4),
      O => \sprite_x_reg[4]_2\(0)
    );
\notcollision[1]_i_49__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      I1 => \notcollision_reg[1]_i_3__1_0\(0),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \notcollision_reg[1]_i_3__1_0\(1),
      O => \sprite_x_reg[0]_1\(0)
    );
\notcollision[1]_i_51__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      I1 => \notcollision_reg[1]_i_3__1_0\(2),
      I2 => \^sprite_x_reg[6]_0\(0),
      I3 => \notcollision_reg[1]_i_3__1_0\(3),
      O => \sprite_x_reg[4]_1\(0)
    );
\notcollision[1]_i_55__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      O => \notcollision[1]_i_55__0_n_0\
    );
\notcollision_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \notcollision[0]_i_1__1_n_0\,
      Q => notcollision_reg(0),
      R => '0'
    );
\notcollision_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \notcollision[1]_i_1__1_n_0\,
      Q => notcollision_reg(1),
      R => '0'
    );
\notcollision_reg[1]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg[1]_i_45_n_0\,
      CO(3) => \notcollision_reg[1]_i_20_n_0\,
      CO(2) => \NLW_notcollision_reg[1]_i_20_CO_UNCONNECTED\(2),
      CO(1) => \notcollision_reg[1]_i_20_n_2\,
      CO(0) => \notcollision_reg[1]_i_20_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_notcollision_reg[1]_i_20_O_UNCONNECTED\(3),
      O(2 downto 0) => \sprite_x_reg[15]_1\(2 downto 0),
      S(3) => '1',
      S(2 downto 0) => \^sprite_x_reg[15]_0\(14 downto 12)
    );
\notcollision_reg[1]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg[1]_1\(0),
      CO(3) => notcollision5,
      CO(2) => \notcollision_reg[1]_i_3__1_n_1\,
      CO(1) => \notcollision_reg[1]_i_3__1_n_2\,
      CO(0) => \notcollision_reg[1]_i_3__1_n_3\,
      CYINIT => '0',
      DI(3) => \notcollision[1]_i_11__1_n_0\,
      DI(2) => \notcollision[1]_i_12__1_n_0\,
      DI(1) => \notcollision[1]_i_13__1_n_0\,
      DI(0) => \notcollision[1]_i_14__0_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_3__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision[1]_i_15_n_0\,
      S(2) => \notcollision[1]_i_16__0_n_0\,
      S(1) => \notcollision_reg[1]_2\(0),
      S(0) => \notcollision[1]_i_18_n_0\
    );
\notcollision_reg[1]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg[1]_i_54__0_n_0\,
      CO(3) => \notcollision_reg[1]_i_45_n_0\,
      CO(2) => \notcollision_reg[1]_i_45_n_1\,
      CO(1) => \notcollision_reg[1]_i_45_n_2\,
      CO(0) => \notcollision_reg[1]_i_45_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sprite_x_reg[12]_0\(3 downto 0),
      S(3 downto 0) => \^sprite_x_reg[15]_0\(11 downto 8)
    );
\notcollision_reg[1]_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg[1]_3\(0),
      CO(3 downto 1) => \NLW_notcollision_reg[1]_i_4__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => notcollision4,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \notcollision_reg[1]_i_20_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_4__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \notcollision[1]_i_21_n_0\
    );
\notcollision_reg[1]_i_54__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg[1]_i_54__0_n_0\,
      CO(2) => \notcollision_reg[1]_i_54__0_n_1\,
      CO(1) => \notcollision_reg[1]_i_54__0_n_2\,
      CO(0) => \notcollision_reg[1]_i_54__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^sprite_x_reg[15]_0\(5),
      DI(0) => '0',
      O(3 downto 0) => \^sprite_x_reg[6]_0\(3 downto 0),
      S(3 downto 2) => \^sprite_x_reg[15]_0\(7 downto 6),
      S(1) => \notcollision[1]_i_55__0_n_0\,
      S(0) => \^sprite_x_reg[15]_0\(4)
    );
\shoot_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000000"
    )
        port map (
      I0 => \shoot_i_2__7_n_0\,
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => \shoot_i_3__7_n_0\,
      I3 => \shoot_i_4__7_n_0\,
      I4 => shoot3_out,
      I5 => \^shoot_signal_stage3_e3\,
      O => \shoot_i_1__7_n_0\
    );
\shoot_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(9),
      I1 => \^sprite_x_reg[15]_0\(10),
      O => \shoot_i_2__7_n_0\
    );
\shoot_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(5),
      I1 => \^sprite_x_reg[15]_0\(13),
      I2 => \^sprite_x_reg[15]_0\(14),
      I3 => \^sprite_x_reg[15]_0\(12),
      I4 => \^sprite_x_reg[15]_0\(11),
      O => \shoot_i_3__7_n_0\
    );
\shoot_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010001000000"
    )
        port map (
      I0 => \shoot_i_6__6_n_0\,
      I1 => \^sprite_x_reg[0]_0\(0),
      I2 => \^sprite_x_reg[15]_0\(0),
      I3 => \shoot_i_7__0_n_0\,
      I4 => notcollision_reg(1),
      I5 => shoot_i_8_n_0,
      O => \shoot_i_4__7_n_0\
    );
\shoot_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFCFEFC"
    )
        port map (
      I0 => \sprite_x_direction_i_4__15_n_0\,
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => \sprite_x_direction_i_2__15_n_0\,
      I3 => \^sprite_x_reg[15]_0\(4),
      I4 => \^sprite_x_reg[15]_0\(9),
      I5 => \sprite_x_direction_i_7__14_n_0\,
      O => shoot3_out
    );
\shoot_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(6),
      I1 => \^sprite_x_reg[15]_0\(3),
      I2 => \^sprite_x_reg[15]_0\(1),
      I3 => \^sprite_x_reg[15]_0\(2),
      O => \shoot_i_6__6_n_0\
    );
\shoot_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(8),
      I1 => \^sprite_x_reg[15]_0\(7),
      O => \shoot_i_7__0_n_0\
    );
shoot_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
        port map (
      I0 => notcollision4,
      I1 => notcollision5,
      I2 => sw(0),
      I3 => sw(1),
      I4 => \notcollision_reg[0]_0\(0),
      I5 => notcollision_reg(0),
      O => shoot_i_8_n_0
    );
shoot_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \shoot_i_1__7_n_0\,
      Q => \^shoot_signal_stage3_e3\,
      R => '0'
    );
\sprite_x[0]_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(2),
      O => \sprite_x[0]_i_2__15_n_0\
    );
\sprite_x[0]_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x[0]_i_3__15_n_0\
    );
\sprite_x[0]_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(0),
      O => \sprite_x[0]_i_4__15_n_0\
    );
\sprite_x[0]_i_5__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      O => \sprite_x[0]_i_5__15_n_0\
    );
\sprite_x[12]_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(14),
      O => \sprite_x[12]_i_2__15_n_0\
    );
\sprite_x[12]_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(13),
      O => \sprite_x[12]_i_3__15_n_0\
    );
\sprite_x[12]_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(12),
      O => \sprite_x[12]_i_4__15_n_0\
    );
\sprite_x[12]_i_5__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(11),
      O => \sprite_x[12]_i_5__15_n_0\
    );
\sprite_x[4]_i_2__24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(3),
      O => \sprite_x_reg[4]_0\(2)
    );
\sprite_x[4]_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(6),
      O => \sprite_x[4]_i_2__25_n_0\
    );
\sprite_x[4]_i_3__24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      O => \sprite_x_reg[4]_0\(1)
    );
\sprite_x[4]_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(5),
      O => \sprite_x[4]_i_3__25_n_0\
    );
\sprite_x[4]_i_4__25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x_reg[4]_0\(0)
    );
\sprite_x[4]_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(4),
      O => \sprite_x[4]_i_4__26_n_0\
    );
\sprite_x[4]_i_5__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(3),
      O => \sprite_x[4]_i_5__16_n_0\
    );
\sprite_x[8]_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(10),
      O => \sprite_x[8]_i_2__15_n_0\
    );
\sprite_x[8]_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(9),
      O => \sprite_x[8]_i_3__16_n_0\
    );
\sprite_x[8]_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(8),
      O => \sprite_x[8]_i_4__15_n_0\
    );
\sprite_x[8]_i_5__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(7),
      O => \sprite_x[8]_i_5__16_n_0\
    );
\sprite_x_direction_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFB0000"
    )
        port map (
      I0 => \sprite_x_direction_i_2__15_n_0\,
      I1 => \^sprite_x_reg[15]_0\(4),
      I2 => \^sprite_x_reg[15]_0\(9),
      I3 => \^sprite_x_reg[15]_0\(10),
      I4 => \sprite_x_direction_i_3__15_n_0\,
      I5 => \sprite_x_direction_i_4__15_n_0\,
      O => \sprite_x_direction_i_1__15_n_0\
    );
\sprite_x_direction_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \^sprite_x_reg[15]_0\(7),
      I2 => \^sprite_x_reg[15]_0\(8),
      I3 => \sprite_x_direction_i_5__15_n_0\,
      I4 => \sprite_x_direction_i_6__15_n_0\,
      I5 => \^sprite_x_reg[15]_0\(5),
      O => \sprite_x_direction_i_2__15_n_0\
    );
\sprite_x_direction_i_3__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \sprite_x_direction_i_2__15_n_0\,
      I1 => \^sprite_x_reg[15]_0\(10),
      I2 => \^sprite_x_reg[15]_0\(4),
      I3 => \sprite_x_direction_i_7__14_n_0\,
      I4 => sprite_x_direction,
      O => \sprite_x_direction_i_3__15_n_0\
    );
\sprite_x_direction_i_4__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \^sprite_x_reg[15]_0\(1),
      I2 => \^sprite_x_reg[15]_0\(3),
      I3 => \^sprite_x_reg[15]_0\(6),
      I4 => \^sprite_x_reg[0]_0\(0),
      O => \sprite_x_direction_i_4__15_n_0\
    );
\sprite_x_direction_i_5__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(11),
      I1 => \^sprite_x_reg[15]_0\(12),
      O => \sprite_x_direction_i_5__15_n_0\
    );
\sprite_x_direction_i_6__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(13),
      I1 => \^sprite_x_reg[15]_0\(14),
      O => \sprite_x_direction_i_6__15_n_0\
    );
\sprite_x_direction_i_7__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \^sprite_x_reg[15]_0\(1),
      I2 => \^sprite_x_reg[15]_0\(6),
      I3 => \^sprite_x_reg[15]_0\(9),
      I4 => \^sprite_x_reg[0]_0\(0),
      I5 => \^sprite_x_reg[15]_0\(3),
      O => \sprite_x_direction_i_7__14_n_0\
    );
sprite_x_direction_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_direction_i_1__15_n_0\,
      Q => sprite_x_direction,
      R => '0'
    );
\sprite_x_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__15_n_7\,
      Q => \^sprite_x_reg[0]_0\(0),
      R => '0'
    );
\sprite_x_reg[0]_i_1__15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[0]_i_1__15_n_0\,
      CO(2) => \sprite_x_reg[0]_i_1__15_n_1\,
      CO(1) => \sprite_x_reg[0]_i_1__15_n_2\,
      CO(0) => \sprite_x_reg[0]_i_1__15_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => '1',
      O(3) => \sprite_x_reg[0]_i_1__15_n_4\,
      O(2) => \sprite_x_reg[0]_i_1__15_n_5\,
      O(1) => \sprite_x_reg[0]_i_1__15_n_6\,
      O(0) => \sprite_x_reg[0]_i_1__15_n_7\,
      S(3) => \sprite_x[0]_i_2__15_n_0\,
      S(2) => \sprite_x[0]_i_3__15_n_0\,
      S(1) => \sprite_x[0]_i_4__15_n_0\,
      S(0) => \sprite_x[0]_i_5__15_n_0\
    );
\sprite_x_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__15_n_5\,
      Q => \^sprite_x_reg[15]_0\(9),
      R => '0'
    );
\sprite_x_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__15_n_4\,
      Q => \^sprite_x_reg[15]_0\(10),
      R => '0'
    );
\sprite_x_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__15_n_7\,
      Q => \^sprite_x_reg[15]_0\(11),
      R => '0'
    );
\sprite_x_reg[12]_i_1__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[8]_i_1__15_n_0\,
      CO(3) => \NLW_sprite_x_reg[12]_i_1__15_CO_UNCONNECTED\(3),
      CO(2) => \sprite_x_reg[12]_i_1__15_n_1\,
      CO(1) => \sprite_x_reg[12]_i_1__15_n_2\,
      CO(0) => \sprite_x_reg[12]_i_1__15_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[12]_i_1__15_n_4\,
      O(2) => \sprite_x_reg[12]_i_1__15_n_5\,
      O(1) => \sprite_x_reg[12]_i_1__15_n_6\,
      O(0) => \sprite_x_reg[12]_i_1__15_n_7\,
      S(3) => \sprite_x[12]_i_2__15_n_0\,
      S(2) => \sprite_x[12]_i_3__15_n_0\,
      S(1) => \sprite_x[12]_i_4__15_n_0\,
      S(0) => \sprite_x[12]_i_5__15_n_0\
    );
\sprite_x_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__15_n_6\,
      Q => \^sprite_x_reg[15]_0\(12),
      R => '0'
    );
\sprite_x_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__15_n_5\,
      Q => \^sprite_x_reg[15]_0\(13),
      R => '0'
    );
\sprite_x_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__15_n_4\,
      Q => \^sprite_x_reg[15]_0\(14),
      R => '0'
    );
\sprite_x_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__15_n_6\,
      Q => \^sprite_x_reg[15]_0\(0),
      R => '0'
    );
\sprite_x_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__15_n_5\,
      Q => \^sprite_x_reg[15]_0\(1),
      R => '0'
    );
\sprite_x_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__15_n_4\,
      Q => \^sprite_x_reg[15]_0\(2),
      R => '0'
    );
\sprite_x_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__15_n_7\,
      Q => \^sprite_x_reg[15]_0\(3),
      R => '0'
    );
\sprite_x_reg[4]_i_1__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[0]_i_1__15_n_0\,
      CO(3) => \sprite_x_reg[4]_i_1__15_n_0\,
      CO(2) => \sprite_x_reg[4]_i_1__15_n_1\,
      CO(1) => \sprite_x_reg[4]_i_1__15_n_2\,
      CO(0) => \sprite_x_reg[4]_i_1__15_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[4]_i_1__15_n_4\,
      O(2) => \sprite_x_reg[4]_i_1__15_n_5\,
      O(1) => \sprite_x_reg[4]_i_1__15_n_6\,
      O(0) => \sprite_x_reg[4]_i_1__15_n_7\,
      S(3) => \sprite_x[4]_i_2__25_n_0\,
      S(2) => \sprite_x[4]_i_3__25_n_0\,
      S(1) => \sprite_x[4]_i_4__26_n_0\,
      S(0) => \sprite_x[4]_i_5__16_n_0\
    );
\sprite_x_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__15_n_6\,
      Q => \^sprite_x_reg[15]_0\(4),
      R => '0'
    );
\sprite_x_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__15_n_5\,
      Q => \^sprite_x_reg[15]_0\(5),
      R => '0'
    );
\sprite_x_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__15_n_4\,
      Q => \^sprite_x_reg[15]_0\(6),
      R => '0'
    );
\sprite_x_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__15_n_7\,
      Q => \^sprite_x_reg[15]_0\(7),
      R => '0'
    );
\sprite_x_reg[8]_i_1__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[4]_i_1__15_n_0\,
      CO(3) => \sprite_x_reg[8]_i_1__15_n_0\,
      CO(2) => \sprite_x_reg[8]_i_1__15_n_1\,
      CO(1) => \sprite_x_reg[8]_i_1__15_n_2\,
      CO(0) => \sprite_x_reg[8]_i_1__15_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[8]_i_1__15_n_4\,
      O(2) => \sprite_x_reg[8]_i_1__15_n_5\,
      O(1) => \sprite_x_reg[8]_i_1__15_n_6\,
      O(0) => \sprite_x_reg[8]_i_1__15_n_7\,
      S(3) => \sprite_x[8]_i_2__15_n_0\,
      S(2) => \sprite_x[8]_i_3__16_n_0\,
      S(1) => \sprite_x[8]_i_4__15_n_0\,
      S(0) => \sprite_x[8]_i_5__16_n_0\
    );
\sprite_x_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__15_n_6\,
      Q => \^sprite_x_reg[15]_0\(8),
      R => '0'
    );
\sprite_y[3]_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^shoot_signal_stage3_e3\,
      I1 => sprite_shoot_y_stage3_e3(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_sprite_compositor_stage3_e4 is
  port (
    \sprite_x_reg[0]_0\ : out STD_LOGIC;
    \sprite_x_reg[1]_0\ : out STD_LOGIC;
    \sprite_x_reg[2]_0\ : out STD_LOGIC;
    \sprite_x_reg[3]_0\ : out STD_LOGIC;
    \sprite_x_reg[4]_0\ : out STD_LOGIC;
    \sprite_x_reg[8]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    score_stage3_e4 : out STD_LOGIC;
    \sprite_x_reg[15]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[15]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[2]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[2]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \notcollision_reg[0]_0\ : out STD_LOGIC;
    \sprite_x_reg[12]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[15]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v_sync : in STD_LOGIC;
    cnt_reg_0 : in STD_LOGIC;
    \notcollision_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg[1]_0\ : in STD_LOGIC;
    \notcollision_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[4]_i_203\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \notcollision_reg[1]_i_3__2\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \bias_reg[4]_i_362\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[4]_i_474\ : in STD_LOGIC;
    \bias_reg[4]_i_474_0\ : in STD_LOGIC;
    \notcollision_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[4]_i_94\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_sprite_compositor_stage3_e4 : entity is "sprite_compositor_stage3_e4";
end design_1_HDMI_TOP_0_0_sprite_compositor_stage3_e4;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_sprite_compositor_stage3_e4 is
  signal \bias[4]_i_356_n_0\ : STD_LOGIC;
  signal \cnt_i_1__16_n_0\ : STD_LOGIC;
  signal notcollision : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \notcollision[1]_i_21__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_55__1_n_0\ : STD_LOGIC;
  signal notcollision_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \notcollision_reg[1]_i_20__0_n_0\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_20__0_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_20__0_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_45__0_n_0\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_45__0_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_45__0_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_45__0_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_54__1_n_0\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_54__1_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_54__1_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_54__1_n_3\ : STD_LOGIC;
  signal \^score_stage3_e4\ : STD_LOGIC;
  signal \sprite_x[0]_i_2__16_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_3__16_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_4__16_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_5__16_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_2__16_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_3__16_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_4__16_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_5__16_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_2__26_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_3__26_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_4__27_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_5__17_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_2__16_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_3__17_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_4__16_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_5__17_n_0\ : STD_LOGIC;
  signal sprite_x_direction : STD_LOGIC;
  signal \sprite_x_direction_i_1__16_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_2__16_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_3__16_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_4__16_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_5__16_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_6__16_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_7__15_n_0\ : STD_LOGIC;
  signal \^sprite_x_reg[0]_0\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__16_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__16_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__16_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__16_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__16_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__16_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__16_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__16_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[12]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sprite_x_reg[12]_i_1__16_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__16_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__16_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__16_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__16_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__16_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__16_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sprite_x_reg[15]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sprite_x_reg[1]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[2]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[3]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[4]_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__16_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__16_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__16_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__16_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__16_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__16_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__16_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__16_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sprite_x_reg[6]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_x_reg[8]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sprite_x_reg[8]_i_1__16_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__16_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__16_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__16_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__16_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__16_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__16_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__16_n_7\ : STD_LOGIC;
  signal \NLW_bias_reg[4]_i_201_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[4]_i_201_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_20__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_notcollision_reg[1]_i_20__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_notcollision_reg[1]_i_4__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_notcollision_reg[1]_i_4__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_x_reg[12]_i_1__16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bias[4]_i_200\ : label is "soft_lutpair222";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bias_reg[4]_i_201\ : label is 11;
  attribute SOFT_HLUTNM of \cnt_i_1__16\ : label is "soft_lutpair222";
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_4__2\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sprite_x_reg[0]_i_1__16\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[12]_i_1__16\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[4]_i_1__16\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[8]_i_1__16\ : label is 11;
begin
  score_stage3_e4 <= \^score_stage3_e4\;
  \sprite_x_reg[0]_0\ <= \^sprite_x_reg[0]_0\;
  \sprite_x_reg[12]_0\(3 downto 0) <= \^sprite_x_reg[12]_0\(3 downto 0);
  \sprite_x_reg[15]_0\(2 downto 0) <= \^sprite_x_reg[15]_0\(2 downto 0);
  \sprite_x_reg[15]_1\(0) <= \^sprite_x_reg[15]_1\(0);
  \sprite_x_reg[1]_0\ <= \^sprite_x_reg[1]_0\;
  \sprite_x_reg[2]_0\ <= \^sprite_x_reg[2]_0\;
  \sprite_x_reg[3]_0\ <= \^sprite_x_reg[3]_0\;
  \sprite_x_reg[4]_0\ <= \^sprite_x_reg[4]_0\;
  \sprite_x_reg[6]_0\(0) <= \^sprite_x_reg[6]_0\(0);
  \sprite_x_reg[6]_1\(3 downto 0) <= \^sprite_x_reg[6]_1\(3 downto 0);
  \sprite_x_reg[8]_0\(2 downto 0) <= \^sprite_x_reg[8]_0\(2 downto 0);
\bias[4]_i_200\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => notcollision_reg(0),
      I1 => notcollision_reg(1),
      O => \notcollision_reg[0]_0\
    );
\bias[4]_i_356\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \notcollision_reg[1]_i_20__0_n_0\,
      O => \bias[4]_i_356_n_0\
    );
\bias[4]_i_363\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \bias_reg[4]_i_203\(9),
      I2 => \bias_reg[4]_i_203\(10),
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x_reg[15]_2\(2)
    );
\bias[4]_i_364\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \bias_reg[4]_i_203\(7),
      I2 => \bias_reg[4]_i_203\(8),
      I3 => \^sprite_x_reg[12]_0\(3),
      O => \sprite_x_reg[15]_2\(1)
    );
\bias[4]_i_365\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(2),
      I1 => \bias_reg[4]_i_203\(5),
      I2 => \bias_reg[4]_i_203\(6),
      I3 => \^sprite_x_reg[12]_0\(1),
      O => \sprite_x_reg[15]_2\(0)
    );
\bias[4]_i_488\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^sprite_x_reg[8]_0\(1),
      I1 => \bias_reg[4]_i_203\(3),
      I2 => \bias_reg[4]_i_203\(4),
      I3 => \^sprite_x_reg[6]_0\(0),
      O => \sprite_x_reg[7]_0\(0)
    );
\bias[4]_i_493\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[8]_0\(0),
      I1 => \bias_reg[4]_i_203\(2),
      I2 => \bias_reg[4]_i_362\(0),
      I3 => \^sprite_x_reg[4]_0\,
      O => \sprite_x_reg[5]_0\(0)
    );
\bias[4]_i_538\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \bias_reg[4]_i_203\(1),
      I2 => \^sprite_x_reg[3]_0\,
      I3 => \bias_reg[4]_i_474_0\,
      O => \sprite_x_reg[2]_2\(1)
    );
\bias[4]_i_539\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \bias_reg[4]_i_474\,
      I2 => \^sprite_x_reg[1]_0\,
      I3 => \bias_reg[4]_i_203\(0),
      O => \sprite_x_reg[2]_2\(0)
    );
\bias_reg[4]_i_201\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias[4]_i_94\(0),
      CO(3 downto 1) => \NLW_bias_reg[4]_i_201_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_x_reg[15]_5\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \notcollision_reg[1]_i_20__0_n_0\,
      O(3 downto 0) => \NLW_bias_reg[4]_i_201_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[4]_i_356_n_0\
    );
\cnt_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDCF"
    )
        port map (
      I0 => notcollision_reg(0),
      I1 => \^score_stage3_e4\,
      I2 => notcollision_reg(1),
      I3 => cnt_reg_0,
      O => \cnt_i_1__16_n_0\
    );
cnt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \cnt_i_1__16_n_0\,
      Q => \^score_stage3_e4\,
      R => '0'
    );
\notcollision[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800F7FF0000"
    )
        port map (
      I0 => \^sprite_x_reg[15]_1\(0),
      I1 => \notcollision_reg[0]_1\(0),
      I2 => \notcollision_reg[1]_0\,
      I3 => \notcollision_reg[0]_2\(0),
      I4 => notcollision_reg(0),
      I5 => notcollision_reg(1),
      O => notcollision(0)
    );
\notcollision[1]_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(2),
      I1 => \notcollision_reg[1]_i_3__2\(12),
      I2 => \notcollision_reg[1]_i_3__2\(13),
      I3 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x_reg[15]_3\(2)
    );
\notcollision[1]_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^sprite_x_reg[15]_0\(0),
      I1 => \notcollision_reg[1]_i_3__2\(10),
      I2 => \notcollision_reg[1]_i_3__2\(11),
      I3 => \^sprite_x_reg[12]_0\(3),
      O => \sprite_x_reg[15]_3\(1)
    );
\notcollision[1]_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(2),
      I1 => \notcollision_reg[1]_i_3__2\(8),
      I2 => \notcollision_reg[1]_i_3__2\(9),
      I3 => \^sprite_x_reg[12]_0\(1),
      O => \sprite_x_reg[15]_3\(0)
    );
\notcollision[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF00000000"
    )
        port map (
      I0 => notcollision_reg(0),
      I1 => \notcollision_reg[0]_2\(0),
      I2 => \notcollision_reg[1]_0\,
      I3 => \notcollision_reg[0]_1\(0),
      I4 => \^sprite_x_reg[15]_1\(0),
      I5 => notcollision_reg(1),
      O => notcollision(1)
    );
\notcollision[1]_i_21__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \notcollision_reg[1]_i_20__0_n_0\,
      O => \notcollision[1]_i_21__0_n_0\
    );
\notcollision[1]_i_28__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^sprite_x_reg[8]_0\(1),
      I1 => \notcollision_reg[1]_i_3__2\(6),
      I2 => \notcollision_reg[1]_i_3__2\(7),
      I3 => \^sprite_x_reg[6]_0\(0),
      O => \sprite_x_reg[7]_1\(0)
    );
\notcollision[1]_i_33__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[4]_0\,
      I1 => \notcollision_reg[1]_i_3__2\(4),
      I2 => \notcollision_reg[1]_i_3__2\(5),
      I3 => \^sprite_x_reg[8]_0\(0),
      O => \sprite_x_reg[4]_2\(0)
    );
\notcollision[1]_i_48__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^sprite_x_reg[2]_0\,
      I1 => \notcollision_reg[1]_i_3__2\(2),
      I2 => \^sprite_x_reg[3]_0\,
      I3 => \notcollision_reg[1]_i_3__2\(3),
      O => \sprite_x_reg[2]_1\(1)
    );
\notcollision[1]_i_49__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      I1 => \notcollision_reg[1]_i_3__2\(0),
      I2 => \^sprite_x_reg[1]_0\,
      I3 => \notcollision_reg[1]_i_3__2\(1),
      O => \sprite_x_reg[2]_1\(0)
    );
\notcollision[1]_i_51__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[4]_0\,
      I1 => \notcollision_reg[1]_i_3__2\(4),
      I2 => \^sprite_x_reg[6]_1\(0),
      I3 => \notcollision_reg[1]_i_3__2\(5),
      O => \sprite_x_reg[4]_1\(0)
    );
\notcollision[1]_i_55__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[6]_0\(0),
      O => \notcollision[1]_i_55__1_n_0\
    );
\notcollision_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => notcollision(0),
      Q => notcollision_reg(0),
      R => '0'
    );
\notcollision_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => notcollision(1),
      Q => notcollision_reg(1),
      R => '0'
    );
\notcollision_reg[1]_i_20__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg[1]_i_45__0_n_0\,
      CO(3) => \notcollision_reg[1]_i_20__0_n_0\,
      CO(2) => \NLW_notcollision_reg[1]_i_20__0_CO_UNCONNECTED\(2),
      CO(1) => \notcollision_reg[1]_i_20__0_n_2\,
      CO(0) => \notcollision_reg[1]_i_20__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_notcollision_reg[1]_i_20__0_O_UNCONNECTED\(3),
      O(2 downto 0) => \sprite_x_reg[15]_4\(2 downto 0),
      S(3) => '1',
      S(2 downto 0) => \^sprite_x_reg[15]_0\(2 downto 0)
    );
\notcollision_reg[1]_i_45__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg[1]_i_54__1_n_0\,
      CO(3) => \notcollision_reg[1]_i_45__0_n_0\,
      CO(2) => \notcollision_reg[1]_i_45__0_n_1\,
      CO(1) => \notcollision_reg[1]_i_45__0_n_2\,
      CO(0) => \notcollision_reg[1]_i_45__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sprite_x_reg[12]_1\(3 downto 0),
      S(3 downto 0) => \^sprite_x_reg[12]_0\(3 downto 0)
    );
\notcollision_reg[1]_i_4__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg[0]_3\(0),
      CO(3 downto 1) => \NLW_notcollision_reg[1]_i_4__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^sprite_x_reg[15]_1\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \notcollision_reg[1]_i_20__0_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_4__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \notcollision[1]_i_21__0_n_0\
    );
\notcollision_reg[1]_i_54__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg[1]_i_54__1_n_0\,
      CO(2) => \notcollision_reg[1]_i_54__1_n_1\,
      CO(1) => \notcollision_reg[1]_i_54__1_n_2\,
      CO(0) => \notcollision_reg[1]_i_54__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^sprite_x_reg[6]_0\(0),
      DI(0) => '0',
      O(3 downto 0) => \^sprite_x_reg[6]_1\(3 downto 0),
      S(3 downto 2) => \^sprite_x_reg[8]_0\(2 downto 1),
      S(1) => \notcollision[1]_i_55__1_n_0\,
      S(0) => \^sprite_x_reg[8]_0\(0)
    );
\sprite_x[0]_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[3]_0\,
      O => \sprite_x[0]_i_2__16_n_0\
    );
\sprite_x[0]_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[2]_0\,
      O => \sprite_x[0]_i_3__16_n_0\
    );
\sprite_x[0]_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[1]_0\,
      O => \sprite_x[0]_i_4__16_n_0\
    );
\sprite_x[0]_i_5__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\,
      O => \sprite_x[0]_i_5__16_n_0\
    );
\sprite_x[12]_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(2),
      O => \sprite_x[12]_i_2__16_n_0\
    );
\sprite_x[12]_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(1),
      O => \sprite_x[12]_i_3__16_n_0\
    );
\sprite_x[12]_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[15]_0\(0),
      O => \sprite_x[12]_i_4__16_n_0\
    );
\sprite_x[12]_i_5__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(3),
      O => \sprite_x[12]_i_5__16_n_0\
    );
\sprite_x[4]_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[8]_0\(1),
      O => \sprite_x[4]_i_2__26_n_0\
    );
\sprite_x[4]_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[6]_0\(0),
      O => \sprite_x[4]_i_3__26_n_0\
    );
\sprite_x[4]_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[8]_0\(0),
      O => \sprite_x[4]_i_4__27_n_0\
    );
\sprite_x[4]_i_5__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[4]_0\,
      O => \sprite_x[4]_i_5__17_n_0\
    );
\sprite_x[8]_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(2),
      O => \sprite_x[8]_i_2__16_n_0\
    );
\sprite_x[8]_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(1),
      O => \sprite_x[8]_i_3__17_n_0\
    );
\sprite_x[8]_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[12]_0\(0),
      O => \sprite_x[8]_i_4__16_n_0\
    );
\sprite_x[8]_i_5__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^sprite_x_reg[8]_0\(2),
      O => \sprite_x[8]_i_5__17_n_0\
    );
\sprite_x_direction_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAAFEAA"
    )
        port map (
      I0 => \sprite_x_direction_i_2__16_n_0\,
      I1 => \^sprite_x_reg[12]_0\(1),
      I2 => \^sprite_x_reg[12]_0\(2),
      I3 => \sprite_x_direction_i_3__16_n_0\,
      I4 => \sprite_x_direction_i_4__16_n_0\,
      I5 => \sprite_x_direction_i_5__16_n_0\,
      O => \sprite_x_direction_i_1__16_n_0\
    );
\sprite_x_direction_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700FF00FF00FF00"
    )
        port map (
      I0 => \^sprite_x_reg[4]_0\,
      I1 => \^sprite_x_reg[1]_0\,
      I2 => \^sprite_x_reg[0]_0\,
      I3 => \sprite_x_direction_i_3__16_n_0\,
      I4 => \^sprite_x_reg[2]_0\,
      I5 => \^sprite_x_reg[3]_0\,
      O => \sprite_x_direction_i_2__16_n_0\
    );
\sprite_x_direction_i_3__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => \sprite_x_direction_i_6__16_n_0\,
      I1 => \sprite_x_direction_i_7__15_n_0\,
      I2 => \sprite_x_direction_i_4__16_n_0\,
      I3 => sprite_x_direction,
      O => \sprite_x_direction_i_3__16_n_0\
    );
\sprite_x_direction_i_4__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^sprite_x_reg[12]_0\(0),
      I1 => \^sprite_x_reg[15]_0\(1),
      I2 => \^sprite_x_reg[15]_0\(2),
      I3 => \^sprite_x_reg[15]_0\(0),
      I4 => \^sprite_x_reg[12]_0\(3),
      O => \sprite_x_direction_i_4__16_n_0\
    );
\sprite_x_direction_i_5__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0D0"
    )
        port map (
      I0 => \^sprite_x_reg[8]_0\(2),
      I1 => \^sprite_x_reg[8]_0\(0),
      I2 => \sprite_x_direction_i_3__16_n_0\,
      I3 => \^sprite_x_reg[6]_0\(0),
      I4 => \^sprite_x_reg[8]_0\(1),
      O => \sprite_x_direction_i_5__16_n_0\
    );
\sprite_x_direction_i_6__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \^sprite_x_reg[8]_0\(1),
      I1 => \^sprite_x_reg[8]_0\(2),
      I2 => \^sprite_x_reg[0]_0\,
      I3 => \^sprite_x_reg[8]_0\(0),
      I4 => \^sprite_x_reg[12]_0\(2),
      I5 => \^sprite_x_reg[12]_0\(1),
      O => \sprite_x_direction_i_6__16_n_0\
    );
\sprite_x_direction_i_7__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^sprite_x_reg[6]_0\(0),
      I1 => \^sprite_x_reg[4]_0\,
      I2 => \^sprite_x_reg[3]_0\,
      I3 => \^sprite_x_reg[1]_0\,
      I4 => \^sprite_x_reg[2]_0\,
      O => \sprite_x_direction_i_7__15_n_0\
    );
sprite_x_direction_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_direction_i_1__16_n_0\,
      Q => sprite_x_direction,
      R => '0'
    );
\sprite_x_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__16_n_7\,
      Q => \^sprite_x_reg[0]_0\,
      R => '0'
    );
\sprite_x_reg[0]_i_1__16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[0]_i_1__16_n_0\,
      CO(2) => \sprite_x_reg[0]_i_1__16_n_1\,
      CO(1) => \sprite_x_reg[0]_i_1__16_n_2\,
      CO(0) => \sprite_x_reg[0]_i_1__16_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => '1',
      O(3) => \sprite_x_reg[0]_i_1__16_n_4\,
      O(2) => \sprite_x_reg[0]_i_1__16_n_5\,
      O(1) => \sprite_x_reg[0]_i_1__16_n_6\,
      O(0) => \sprite_x_reg[0]_i_1__16_n_7\,
      S(3) => \sprite_x[0]_i_2__16_n_0\,
      S(2) => \sprite_x[0]_i_3__16_n_0\,
      S(1) => \sprite_x[0]_i_4__16_n_0\,
      S(0) => \sprite_x[0]_i_5__16_n_0\
    );
\sprite_x_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__16_n_5\,
      Q => \^sprite_x_reg[12]_0\(1),
      R => '0'
    );
\sprite_x_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__16_n_4\,
      Q => \^sprite_x_reg[12]_0\(2),
      R => '0'
    );
\sprite_x_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__16_n_7\,
      Q => \^sprite_x_reg[12]_0\(3),
      R => '0'
    );
\sprite_x_reg[12]_i_1__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[8]_i_1__16_n_0\,
      CO(3) => \NLW_sprite_x_reg[12]_i_1__16_CO_UNCONNECTED\(3),
      CO(2) => \sprite_x_reg[12]_i_1__16_n_1\,
      CO(1) => \sprite_x_reg[12]_i_1__16_n_2\,
      CO(0) => \sprite_x_reg[12]_i_1__16_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[12]_i_1__16_n_4\,
      O(2) => \sprite_x_reg[12]_i_1__16_n_5\,
      O(1) => \sprite_x_reg[12]_i_1__16_n_6\,
      O(0) => \sprite_x_reg[12]_i_1__16_n_7\,
      S(3) => \sprite_x[12]_i_2__16_n_0\,
      S(2) => \sprite_x[12]_i_3__16_n_0\,
      S(1) => \sprite_x[12]_i_4__16_n_0\,
      S(0) => \sprite_x[12]_i_5__16_n_0\
    );
\sprite_x_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__16_n_6\,
      Q => \^sprite_x_reg[15]_0\(0),
      R => '0'
    );
\sprite_x_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__16_n_5\,
      Q => \^sprite_x_reg[15]_0\(1),
      R => '0'
    );
\sprite_x_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__16_n_4\,
      Q => \^sprite_x_reg[15]_0\(2),
      R => '0'
    );
\sprite_x_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__16_n_6\,
      Q => \^sprite_x_reg[1]_0\,
      R => '0'
    );
\sprite_x_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__16_n_5\,
      Q => \^sprite_x_reg[2]_0\,
      R => '0'
    );
\sprite_x_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__16_n_4\,
      Q => \^sprite_x_reg[3]_0\,
      R => '0'
    );
\sprite_x_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__16_n_7\,
      Q => \^sprite_x_reg[4]_0\,
      R => '0'
    );
\sprite_x_reg[4]_i_1__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[0]_i_1__16_n_0\,
      CO(3) => \sprite_x_reg[4]_i_1__16_n_0\,
      CO(2) => \sprite_x_reg[4]_i_1__16_n_1\,
      CO(1) => \sprite_x_reg[4]_i_1__16_n_2\,
      CO(0) => \sprite_x_reg[4]_i_1__16_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[4]_i_1__16_n_4\,
      O(2) => \sprite_x_reg[4]_i_1__16_n_5\,
      O(1) => \sprite_x_reg[4]_i_1__16_n_6\,
      O(0) => \sprite_x_reg[4]_i_1__16_n_7\,
      S(3) => \sprite_x[4]_i_2__26_n_0\,
      S(2) => \sprite_x[4]_i_3__26_n_0\,
      S(1) => \sprite_x[4]_i_4__27_n_0\,
      S(0) => \sprite_x[4]_i_5__17_n_0\
    );
\sprite_x_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__16_n_6\,
      Q => \^sprite_x_reg[8]_0\(0),
      R => '0'
    );
\sprite_x_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__16_n_5\,
      Q => \^sprite_x_reg[6]_0\(0),
      R => '0'
    );
\sprite_x_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__16_n_4\,
      Q => \^sprite_x_reg[8]_0\(1),
      R => '0'
    );
\sprite_x_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__16_n_7\,
      Q => \^sprite_x_reg[8]_0\(2),
      R => '0'
    );
\sprite_x_reg[8]_i_1__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[4]_i_1__16_n_0\,
      CO(3) => \sprite_x_reg[8]_i_1__16_n_0\,
      CO(2) => \sprite_x_reg[8]_i_1__16_n_1\,
      CO(1) => \sprite_x_reg[8]_i_1__16_n_2\,
      CO(0) => \sprite_x_reg[8]_i_1__16_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[8]_i_1__16_n_4\,
      O(2) => \sprite_x_reg[8]_i_1__16_n_5\,
      O(1) => \sprite_x_reg[8]_i_1__16_n_6\,
      O(0) => \sprite_x_reg[8]_i_1__16_n_7\,
      S(3) => \sprite_x[8]_i_2__16_n_0\,
      S(2) => \sprite_x[8]_i_3__17_n_0\,
      S(1) => \sprite_x[8]_i_4__16_n_0\,
      S(0) => \sprite_x[8]_i_5__17_n_0\
    );
\sprite_x_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__16_n_6\,
      Q => \^sprite_x_reg[12]_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_sprite_compositor_stage3_e5 is
  port (
    \sprite_x_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    shoot_x : out STD_LOGIC_VECTOR ( 14 downto 0 );
    score_stage3_e5 : out STD_LOGIC;
    shoot_signal_stage3_e5 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \notcollision_reg[1]_0\ : out STD_LOGIC;
    \sprite_x_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[13]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[7]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_reg_0 : out STD_LOGIC;
    cnt_reg_1 : out STD_LOGIC;
    v_sync : in STD_LOGIC;
    \notcollision_reg[1]_1\ : in STD_LOGIC;
    \notcollision_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sw : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[4]_i_335\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[4]_i_193\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \notcollision_reg[1]_i_2__2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[4]_i_458\ : in STD_LOGIC;
    \bias_reg[4]_i_458_0\ : in STD_LOGIC;
    \notcollision_reg[1]_i_14__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \notcollision_reg[1]_i_14__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[4]_i_208\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sprite_shoot_y_stage3_e5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    score_stage3_e4 : in STD_LOGIC;
    score_stage3_e3 : in STD_LOGIC;
    \bias[3]_i_558\ : in STD_LOGIC;
    \bias[3]_i_558_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_sprite_compositor_stage3_e5 : entity is "sprite_compositor_stage3_e5";
end design_1_HDMI_TOP_0_0_sprite_compositor_stage3_e5;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_sprite_compositor_stage3_e5 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bias[4]_i_345_n_0\ : STD_LOGIC;
  signal \cnt_i_1__17_n_0\ : STD_LOGIC;
  signal \cnt_i_2__2_n_0\ : STD_LOGIC;
  signal notcollision4 : STD_LOGIC;
  signal \notcollision[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_16__2_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_48__3_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_49__3_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_51__3_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_52__3_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_53__3_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_55__2_n_0\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_15__1_n_0\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_15__1_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_15__1_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_30__0_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_30__0_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_30__0_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_39__0_n_0\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_39__0_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_39__0_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_39__0_n_3\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_54__2_n_0\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_54__2_n_1\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_54__2_n_2\ : STD_LOGIC;
  signal \notcollision_reg[1]_i_54__2_n_3\ : STD_LOGIC;
  signal \^score_stage3_e5\ : STD_LOGIC;
  signal \shoot_i_1__8_n_0\ : STD_LOGIC;
  signal \shoot_i_2__8_n_0\ : STD_LOGIC;
  signal \shoot_i_3__8_n_0\ : STD_LOGIC;
  signal \^shoot_signal_stage3_e5\ : STD_LOGIC;
  signal \^shoot_x\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \sprite_x[0]_i_2__17_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_3__17_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_4__17_n_0\ : STD_LOGIC;
  signal \sprite_x[0]_i_5__17_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_2__17_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_3__17_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_4__17_n_0\ : STD_LOGIC;
  signal \sprite_x[12]_i_5__17_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_2__28_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_3__28_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_4__29_n_0\ : STD_LOGIC;
  signal \sprite_x[4]_i_5__18_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_2__17_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_3__18_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_4__17_n_0\ : STD_LOGIC;
  signal \sprite_x[8]_i_5__18_n_0\ : STD_LOGIC;
  signal sprite_x_direction : STD_LOGIC;
  signal \sprite_x_direction_i_1__17_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_2__17_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_3__17_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_4__17_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_5__17_n_0\ : STD_LOGIC;
  signal \sprite_x_direction_i_6__17_n_0\ : STD_LOGIC;
  signal \^sprite_x_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sprite_x_reg[0]_i_1__17_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__17_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__17_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__17_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__17_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__17_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__17_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[0]_i_1__17_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__17_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__17_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__17_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__17_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__17_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__17_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[12]_i_1__17_n_7\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__17_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__17_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__17_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__17_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__17_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__17_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__17_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[4]_i_1__17_n_7\ : STD_LOGIC;
  signal \^sprite_x_reg[6]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sprite_x_reg[8]_i_1__17_n_0\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__17_n_1\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__17_n_2\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__17_n_3\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__17_n_4\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__17_n_5\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__17_n_6\ : STD_LOGIC;
  signal \sprite_x_reg[8]_i_1__17_n_7\ : STD_LOGIC;
  signal \NLW_bias_reg[4]_i_194_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bias_reg[4]_i_194_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_15__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_notcollision_reg[1]_i_15__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_notcollision_reg[1]_i_30__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_notcollision_reg[1]_i_3__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_notcollision_reg[1]_i_3__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sprite_x_reg[12]_i_1__17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bias[3]_i_1397\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \bias[3]_i_575\ : label is "soft_lutpair224";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \bias_reg[4]_i_194\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_30__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \notcollision_reg[1]_i_3__3\ : label is 11;
  attribute SOFT_HLUTNM of \shoot_i_2__8\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \sprite_x_direction_i_3__17\ : label is "soft_lutpair223";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sprite_x_reg[0]_i_1__17\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[12]_i_1__17\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[4]_i_1__17\ : label is 11;
  attribute ADDER_THRESHOLD of \sprite_x_reg[8]_i_1__17\ : label is 11;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  score_stage3_e5 <= \^score_stage3_e5\;
  shoot_signal_stage3_e5 <= \^shoot_signal_stage3_e5\;
  shoot_x(14 downto 0) <= \^shoot_x\(14 downto 0);
  \sprite_x_reg[0]_0\(0) <= \^sprite_x_reg[0]_0\(0);
  \sprite_x_reg[6]_0\(3 downto 0) <= \^sprite_x_reg[6]_0\(3 downto 0);
\bias[3]_i_1397\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^score_stage3_e5\,
      I1 => score_stage3_e3,
      I2 => score_stage3_e4,
      O => cnt_reg_1
    );
\bias[3]_i_575\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \^score_stage3_e5\,
      I1 => score_stage3_e4,
      I2 => score_stage3_e3,
      I3 => \bias[3]_i_558\,
      I4 => \bias[3]_i_558_0\,
      O => cnt_reg_0
    );
\bias[4]_i_171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^shoot_x\(4),
      I1 => \bias_reg[4]_i_193\(2),
      O => \sprite_x_reg[5]_0\(0)
    );
\bias[4]_i_191\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => sw(0),
      I3 => sw(1),
      O => \notcollision_reg[1]_0\
    );
\bias[4]_i_336\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^shoot_x\(14),
      I1 => \bias_reg[4]_i_193\(12),
      I2 => \bias_reg[4]_i_193\(11),
      I3 => \^shoot_x\(13),
      O => \sprite_x_reg[15]_1\(3)
    );
\bias[4]_i_337\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^shoot_x\(12),
      I1 => \bias_reg[4]_i_193\(10),
      I2 => \bias_reg[4]_i_193\(9),
      I3 => \^shoot_x\(11),
      O => \sprite_x_reg[15]_1\(2)
    );
\bias[4]_i_338\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^shoot_x\(10),
      I1 => \bias_reg[4]_i_193\(8),
      I2 => \bias_reg[4]_i_193\(7),
      I3 => \^shoot_x\(9),
      O => \sprite_x_reg[15]_1\(1)
    );
\bias[4]_i_339\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^shoot_x\(8),
      I1 => \bias_reg[4]_i_193\(6),
      I2 => \bias_reg[4]_i_193\(5),
      I3 => \^shoot_x\(7),
      O => \sprite_x_reg[15]_1\(0)
    );
\bias[4]_i_345\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \notcollision_reg[1]_i_15__1_n_0\,
      O => \bias[4]_i_345_n_0\
    );
\bias[4]_i_450\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^shoot_x\(6),
      I1 => \bias_reg[4]_i_193\(4),
      I2 => \bias_reg[4]_i_193\(3),
      I3 => \^shoot_x\(5),
      O => \sprite_x_reg[7]_0\(1)
    );
\bias[4]_i_451\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^shoot_x\(3),
      I1 => \bias_reg[4]_i_335\(0),
      I2 => \bias_reg[4]_i_193\(2),
      I3 => \^shoot_x\(4),
      O => \sprite_x_reg[7]_0\(0)
    );
\bias[4]_i_530\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^shoot_x\(1),
      I1 => \bias_reg[4]_i_193\(1),
      I2 => \bias_reg[4]_i_458_0\,
      I3 => \^shoot_x\(2),
      O => \sprite_x_reg[2]_0\(1)
    );
\bias[4]_i_531\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      I1 => \bias_reg[4]_i_458\,
      I2 => \bias_reg[4]_i_193\(0),
      I3 => \^shoot_x\(0),
      O => \sprite_x_reg[2]_0\(0)
    );
\bias_reg[4]_i_194\: unisim.vcomponents.CARRY4
     port map (
      CI => \bias[4]_i_208\(0),
      CO(3 downto 1) => \NLW_bias_reg[4]_i_194_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sprite_x_reg[15]_3\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \notcollision_reg[1]_i_15__1_n_0\,
      O(3 downto 0) => \NLW_bias_reg[4]_i_194_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \bias[4]_i_345_n_0\
    );
\cnt_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^score_stage3_e5\,
      I1 => \cnt_i_2__2_n_0\,
      O => \cnt_i_1__17_n_0\
    );
\cnt_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0703030303030303"
    )
        port map (
      I0 => \notcollision_reg[1]_1\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \notcollision_reg[0]_0\(0),
      I4 => notcollision4,
      I5 => \notcollision_reg[0]_1\(0),
      O => \cnt_i_2__2_n_0\
    );
cnt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \cnt_i_1__17_n_0\,
      Q => \^score_stage3_e5\,
      R => '0'
    );
\notcollision[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00007F7F8000"
    )
        port map (
      I0 => \notcollision_reg[0]_1\(0),
      I1 => notcollision4,
      I2 => \notcollision_reg[0]_0\(0),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \notcollision_reg[1]_1\,
      O => \notcollision[0]_i_1__3_n_0\
    );
\notcollision[1]_i_11__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(12),
      I1 => \notcollision_reg[1]_i_2__2\(13),
      I2 => \^shoot_x\(11),
      I3 => \notcollision_reg[1]_i_2__2\(12),
      O => \sprite_x_reg[13]_0\(2)
    );
\notcollision[1]_i_12__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(10),
      I1 => \notcollision_reg[1]_i_2__2\(11),
      I2 => \^shoot_x\(9),
      I3 => \notcollision_reg[1]_i_2__2\(10),
      O => \sprite_x_reg[13]_0\(1)
    );
\notcollision[1]_i_13__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(8),
      I1 => \notcollision_reg[1]_i_2__2\(9),
      I2 => \^shoot_x\(7),
      I3 => \notcollision_reg[1]_i_2__2\(8),
      O => \sprite_x_reg[13]_0\(0)
    );
\notcollision[1]_i_16__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \notcollision_reg[1]_i_15__1_n_0\,
      O => \notcollision[1]_i_16__2_n_0\
    );
\notcollision[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0F0F0F0F0F0F0F0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \notcollision_reg[1]_1\,
      I2 => \^q\(1),
      I3 => \notcollision_reg[0]_0\(0),
      I4 => notcollision4,
      I5 => \notcollision_reg[0]_1\(0),
      O => \notcollision[1]_i_1__3_n_0\
    );
\notcollision[1]_i_26__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(6),
      I1 => \notcollision_reg[1]_i_2__2\(7),
      I2 => \^shoot_x\(5),
      I3 => \notcollision_reg[1]_i_2__2\(6),
      O => \sprite_x_reg[7]_1\(3)
    );
\notcollision[1]_i_27__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(4),
      I1 => \notcollision_reg[1]_i_2__2\(5),
      I2 => \^shoot_x\(3),
      I3 => \notcollision_reg[1]_i_2__2\(4),
      O => \sprite_x_reg[7]_1\(2)
    );
\notcollision[1]_i_28__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(1),
      I1 => \notcollision_reg[1]_i_2__2\(2),
      I2 => \notcollision_reg[1]_i_2__2\(3),
      I3 => \^shoot_x\(2),
      O => \sprite_x_reg[7]_1\(1)
    );
\notcollision[1]_i_29__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      I1 => \notcollision_reg[1]_i_2__2\(0),
      I2 => \notcollision_reg[1]_i_2__2\(1),
      I3 => \^shoot_x\(0),
      O => \sprite_x_reg[7]_1\(0)
    );
\notcollision[1]_i_48__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^shoot_x\(1),
      I1 => \notcollision_reg[1]_i_2__2\(2),
      I2 => \notcollision_reg[1]_i_2__2\(3),
      I3 => \^shoot_x\(2),
      O => \notcollision[1]_i_48__3_n_0\
    );
\notcollision[1]_i_49__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      I1 => \notcollision_reg[1]_i_2__2\(0),
      I2 => \notcollision_reg[1]_i_2__2\(1),
      I3 => \^shoot_x\(0),
      O => \notcollision[1]_i_49__3_n_0\
    );
\notcollision[1]_i_51__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(3),
      I1 => \notcollision_reg[1]_i_2__2\(4),
      I2 => \^sprite_x_reg[6]_0\(0),
      I3 => \notcollision_reg[1]_i_2__2\(5),
      O => \notcollision[1]_i_51__3_n_0\
    );
\notcollision[1]_i_52__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^shoot_x\(1),
      I1 => \notcollision_reg[1]_i_2__2\(2),
      I2 => \notcollision_reg[1]_i_2__2\(3),
      I3 => \^shoot_x\(2),
      O => \notcollision[1]_i_52__3_n_0\
    );
\notcollision[1]_i_53__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      I1 => \notcollision_reg[1]_i_2__2\(0),
      I2 => \notcollision_reg[1]_i_2__2\(1),
      I3 => \^shoot_x\(0),
      O => \notcollision[1]_i_53__3_n_0\
    );
\notcollision[1]_i_55__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^shoot_x\(5),
      O => \notcollision[1]_i_55__2_n_0\
    );
\notcollision[1]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^shoot_x\(14),
      I1 => \notcollision_reg[1]_i_2__2\(15),
      I2 => \notcollision_reg[1]_i_2__2\(14),
      I3 => \^shoot_x\(13),
      O => \sprite_x_reg[15]_0\(0)
    );
\notcollision_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \notcollision[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\notcollision_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \notcollision[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\notcollision_reg[1]_i_15__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg[1]_i_39__0_n_0\,
      CO(3) => \notcollision_reg[1]_i_15__1_n_0\,
      CO(2) => \NLW_notcollision_reg[1]_i_15__1_CO_UNCONNECTED\(2),
      CO(1) => \notcollision_reg[1]_i_15__1_n_2\,
      CO(0) => \notcollision_reg[1]_i_15__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_notcollision_reg[1]_i_15__1_O_UNCONNECTED\(3),
      O(2 downto 0) => \sprite_x_reg[15]_2\(2 downto 0),
      S(3) => '1',
      S(2 downto 0) => \^shoot_x\(14 downto 12)
    );
\notcollision_reg[1]_i_30__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[7]_2\(0),
      CO(2) => \notcollision_reg[1]_i_30__0_n_1\,
      CO(1) => \notcollision_reg[1]_i_30__0_n_2\,
      CO(0) => \notcollision_reg[1]_i_30__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \notcollision_reg[1]_i_14__0\(1 downto 0),
      DI(1) => \notcollision[1]_i_48__3_n_0\,
      DI(0) => \notcollision[1]_i_49__3_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_30__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \notcollision_reg[1]_i_14__0_0\(0),
      S(2) => \notcollision[1]_i_51__3_n_0\,
      S(1) => \notcollision[1]_i_52__3_n_0\,
      S(0) => \notcollision[1]_i_53__3_n_0\
    );
\notcollision_reg[1]_i_39__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg[1]_i_54__2_n_0\,
      CO(3) => \notcollision_reg[1]_i_39__0_n_0\,
      CO(2) => \notcollision_reg[1]_i_39__0_n_1\,
      CO(1) => \notcollision_reg[1]_i_39__0_n_2\,
      CO(0) => \notcollision_reg[1]_i_39__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sprite_x_reg[12]_0\(3 downto 0),
      S(3 downto 0) => \^shoot_x\(11 downto 8)
    );
\notcollision_reg[1]_i_3__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \notcollision_reg[1]_2\(0),
      CO(3 downto 1) => \NLW_notcollision_reg[1]_i_3__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => notcollision4,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \notcollision_reg[1]_i_15__1_n_0\,
      O(3 downto 0) => \NLW_notcollision_reg[1]_i_3__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \notcollision[1]_i_16__2_n_0\
    );
\notcollision_reg[1]_i_54__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \notcollision_reg[1]_i_54__2_n_0\,
      CO(2) => \notcollision_reg[1]_i_54__2_n_1\,
      CO(1) => \notcollision_reg[1]_i_54__2_n_2\,
      CO(0) => \notcollision_reg[1]_i_54__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^shoot_x\(5),
      DI(0) => '0',
      O(3 downto 0) => \^sprite_x_reg[6]_0\(3 downto 0),
      S(3 downto 2) => \^shoot_x\(7 downto 6),
      S(1) => \notcollision[1]_i_55__2_n_0\,
      S(0) => \^shoot_x\(4)
    );
\shoot_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF001F00000010"
    )
        port map (
      I0 => \shoot_i_2__8_n_0\,
      I1 => \cnt_i_2__2_n_0\,
      I2 => \shoot_i_3__8_n_0\,
      I3 => \sprite_x_direction_i_2__17_n_0\,
      I4 => \sprite_x_direction_i_3__17_n_0\,
      I5 => \^shoot_signal_stage3_e5\,
      O => \shoot_i_1__8_n_0\
    );
\shoot_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^shoot_x\(6),
      I1 => \^shoot_x\(2),
      I2 => \^shoot_x\(1),
      O => \shoot_i_2__8_n_0\
    );
\shoot_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^shoot_x\(2),
      I1 => \^shoot_x\(6),
      I2 => \^shoot_x\(1),
      O => \shoot_i_3__8_n_0\
    );
shoot_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \shoot_i_1__8_n_0\,
      Q => \^shoot_signal_stage3_e5\,
      R => '0'
    );
\sprite_x[0]_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(2),
      O => \sprite_x[0]_i_2__17_n_0\
    );
\sprite_x[0]_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(1),
      O => \sprite_x[0]_i_3__17_n_0\
    );
\sprite_x[0]_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(0),
      O => \sprite_x[0]_i_4__17_n_0\
    );
\sprite_x[0]_i_5__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      O => \sprite_x[0]_i_5__17_n_0\
    );
\sprite_x[12]_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^shoot_x\(14),
      I1 => sprite_x_direction,
      O => \sprite_x[12]_i_2__17_n_0\
    );
\sprite_x[12]_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(13),
      O => \sprite_x[12]_i_3__17_n_0\
    );
\sprite_x[12]_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(12),
      O => \sprite_x[12]_i_4__17_n_0\
    );
\sprite_x[12]_i_5__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(11),
      O => \sprite_x[12]_i_5__17_n_0\
    );
\sprite_x[4]_i_2__27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^shoot_x\(3),
      O => \sprite_x_reg[4]_0\(2)
    );
\sprite_x[4]_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(6),
      O => \sprite_x[4]_i_2__28_n_0\
    );
\sprite_x[4]_i_3__27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^shoot_x\(2),
      O => \sprite_x_reg[4]_0\(1)
    );
\sprite_x[4]_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(5),
      O => \sprite_x[4]_i_3__28_n_0\
    );
\sprite_x[4]_i_4__28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^shoot_x\(1),
      O => \sprite_x_reg[4]_0\(0)
    );
\sprite_x[4]_i_4__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(4),
      O => \sprite_x[4]_i_4__29_n_0\
    );
\sprite_x[4]_i_5__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(3),
      O => \sprite_x[4]_i_5__18_n_0\
    );
\sprite_x[8]_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(10),
      O => \sprite_x[8]_i_2__17_n_0\
    );
\sprite_x[8]_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(9),
      O => \sprite_x[8]_i_3__18_n_0\
    );
\sprite_x[8]_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(8),
      O => \sprite_x[8]_i_4__17_n_0\
    );
\sprite_x[8]_i_5__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \^shoot_x\(7),
      O => \sprite_x[8]_i_5__18_n_0\
    );
\sprite_x_direction_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAABAA"
    )
        port map (
      I0 => sprite_x_direction,
      I1 => \sprite_x_direction_i_2__17_n_0\,
      I2 => \^shoot_x\(1),
      I3 => \^shoot_x\(6),
      I4 => \^shoot_x\(2),
      I5 => \sprite_x_direction_i_3__17_n_0\,
      O => \sprite_x_direction_i_1__17_n_0\
    );
\sprite_x_direction_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => \^sprite_x_reg[0]_0\(0),
      I1 => \^shoot_x\(9),
      I2 => \^shoot_x\(7),
      I3 => \^shoot_x\(3),
      I4 => \^shoot_x\(4),
      I5 => \sprite_x_direction_i_4__17_n_0\,
      O => \sprite_x_direction_i_2__17_n_0\
    );
\sprite_x_direction_i_3__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \sprite_x_direction_i_4__17_n_0\,
      I1 => \sprite_x_direction_i_5__17_n_0\,
      I2 => \^shoot_x\(6),
      I3 => \^shoot_x\(2),
      I4 => \^shoot_x\(1),
      O => \sprite_x_direction_i_3__17_n_0\
    );
\sprite_x_direction_i_4__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^shoot_x\(0),
      I1 => \^shoot_x\(13),
      I2 => \^shoot_x\(11),
      I3 => \^shoot_x\(12),
      I4 => \sprite_x_direction_i_6__17_n_0\,
      O => \sprite_x_direction_i_4__17_n_0\
    );
\sprite_x_direction_i_5__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^shoot_x\(7),
      I1 => \^sprite_x_reg[0]_0\(0),
      I2 => \^shoot_x\(3),
      I3 => \^shoot_x\(4),
      I4 => \^shoot_x\(9),
      O => \sprite_x_direction_i_5__17_n_0\
    );
\sprite_x_direction_i_6__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^shoot_x\(10),
      I1 => \^shoot_x\(8),
      I2 => \^shoot_x\(5),
      I3 => \^shoot_x\(14),
      O => \sprite_x_direction_i_6__17_n_0\
    );
sprite_x_direction_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_direction_i_1__17_n_0\,
      Q => sprite_x_direction,
      R => '0'
    );
\sprite_x_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__17_n_7\,
      Q => \^sprite_x_reg[0]_0\(0),
      R => '0'
    );
\sprite_x_reg[0]_i_1__17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sprite_x_reg[0]_i_1__17_n_0\,
      CO(2) => \sprite_x_reg[0]_i_1__17_n_1\,
      CO(1) => \sprite_x_reg[0]_i_1__17_n_2\,
      CO(0) => \sprite_x_reg[0]_i_1__17_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => '1',
      O(3) => \sprite_x_reg[0]_i_1__17_n_4\,
      O(2) => \sprite_x_reg[0]_i_1__17_n_5\,
      O(1) => \sprite_x_reg[0]_i_1__17_n_6\,
      O(0) => \sprite_x_reg[0]_i_1__17_n_7\,
      S(3) => \sprite_x[0]_i_2__17_n_0\,
      S(2) => \sprite_x[0]_i_3__17_n_0\,
      S(1) => \sprite_x[0]_i_4__17_n_0\,
      S(0) => \sprite_x[0]_i_5__17_n_0\
    );
\sprite_x_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__17_n_5\,
      Q => \^shoot_x\(9),
      R => '0'
    );
\sprite_x_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__17_n_4\,
      Q => \^shoot_x\(10),
      R => '0'
    );
\sprite_x_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__17_n_7\,
      Q => \^shoot_x\(11),
      R => '0'
    );
\sprite_x_reg[12]_i_1__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[8]_i_1__17_n_0\,
      CO(3) => \NLW_sprite_x_reg[12]_i_1__17_CO_UNCONNECTED\(3),
      CO(2) => \sprite_x_reg[12]_i_1__17_n_1\,
      CO(1) => \sprite_x_reg[12]_i_1__17_n_2\,
      CO(0) => \sprite_x_reg[12]_i_1__17_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[12]_i_1__17_n_4\,
      O(2) => \sprite_x_reg[12]_i_1__17_n_5\,
      O(1) => \sprite_x_reg[12]_i_1__17_n_6\,
      O(0) => \sprite_x_reg[12]_i_1__17_n_7\,
      S(3) => \sprite_x[12]_i_2__17_n_0\,
      S(2) => \sprite_x[12]_i_3__17_n_0\,
      S(1) => \sprite_x[12]_i_4__17_n_0\,
      S(0) => \sprite_x[12]_i_5__17_n_0\
    );
\sprite_x_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__17_n_6\,
      Q => \^shoot_x\(12),
      R => '0'
    );
\sprite_x_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__17_n_5\,
      Q => \^shoot_x\(13),
      R => '0'
    );
\sprite_x_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[12]_i_1__17_n_4\,
      Q => \^shoot_x\(14),
      R => '0'
    );
\sprite_x_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__17_n_6\,
      Q => \^shoot_x\(0),
      R => '0'
    );
\sprite_x_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__17_n_5\,
      Q => \^shoot_x\(1),
      R => '0'
    );
\sprite_x_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[0]_i_1__17_n_4\,
      Q => \^shoot_x\(2),
      R => '0'
    );
\sprite_x_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__17_n_7\,
      Q => \^shoot_x\(3),
      R => '0'
    );
\sprite_x_reg[4]_i_1__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[0]_i_1__17_n_0\,
      CO(3) => \sprite_x_reg[4]_i_1__17_n_0\,
      CO(2) => \sprite_x_reg[4]_i_1__17_n_1\,
      CO(1) => \sprite_x_reg[4]_i_1__17_n_2\,
      CO(0) => \sprite_x_reg[4]_i_1__17_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[4]_i_1__17_n_4\,
      O(2) => \sprite_x_reg[4]_i_1__17_n_5\,
      O(1) => \sprite_x_reg[4]_i_1__17_n_6\,
      O(0) => \sprite_x_reg[4]_i_1__17_n_7\,
      S(3) => \sprite_x[4]_i_2__28_n_0\,
      S(2) => \sprite_x[4]_i_3__28_n_0\,
      S(1) => \sprite_x[4]_i_4__29_n_0\,
      S(0) => \sprite_x[4]_i_5__18_n_0\
    );
\sprite_x_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__17_n_6\,
      Q => \^shoot_x\(4),
      R => '0'
    );
\sprite_x_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__17_n_5\,
      Q => \^shoot_x\(5),
      R => '0'
    );
\sprite_x_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[4]_i_1__17_n_4\,
      Q => \^shoot_x\(6),
      R => '0'
    );
\sprite_x_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__17_n_7\,
      Q => \^shoot_x\(7),
      R => '0'
    );
\sprite_x_reg[8]_i_1__17\: unisim.vcomponents.CARRY4
     port map (
      CI => \sprite_x_reg[4]_i_1__17_n_0\,
      CO(3) => \sprite_x_reg[8]_i_1__17_n_0\,
      CO(2) => \sprite_x_reg[8]_i_1__17_n_1\,
      CO(1) => \sprite_x_reg[8]_i_1__17_n_2\,
      CO(0) => \sprite_x_reg[8]_i_1__17_n_3\,
      CYINIT => '0',
      DI(3) => sprite_x_direction,
      DI(2) => sprite_x_direction,
      DI(1) => sprite_x_direction,
      DI(0) => sprite_x_direction,
      O(3) => \sprite_x_reg[8]_i_1__17_n_4\,
      O(2) => \sprite_x_reg[8]_i_1__17_n_5\,
      O(1) => \sprite_x_reg[8]_i_1__17_n_6\,
      O(0) => \sprite_x_reg[8]_i_1__17_n_7\,
      S(3) => \sprite_x[8]_i_2__17_n_0\,
      S(2) => \sprite_x[8]_i_3__18_n_0\,
      S(1) => \sprite_x[8]_i_4__17_n_0\,
      S(0) => \sprite_x[8]_i_5__18_n_0\
    );
\sprite_x_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => \sprite_x_reg[8]_i_1__17_n_6\,
      Q => \^shoot_x\(8),
      R => '0'
    );
\sprite_y[3]_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^shoot_signal_stage3_e5\,
      I1 => sprite_shoot_y_stage3_e5(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_tmds_encoder_HDMI is
  port (
    i_data : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \bias_reg[4]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[2]_0\ : out STD_LOGIC;
    \o_sy_reg[3]\ : out STD_LOGIC;
    \o_sy_reg[3]_0\ : out STD_LOGIC;
    \o_sy_reg[3]_1\ : out STD_LOGIC;
    \o_sy_reg[3]_2\ : out STD_LOGIC;
    \o_sy_reg[3]_3\ : out STD_LOGIC;
    \o_sy_reg[3]_4\ : out STD_LOGIC;
    \o_sy_reg[3]_5\ : out STD_LOGIC;
    \o_sy_reg[3]_6\ : out STD_LOGIC;
    \o_sy_reg[3]_7\ : out STD_LOGIC;
    \o_sy_reg[3]_8\ : out STD_LOGIC;
    \o_sy_reg[4]\ : out STD_LOGIC;
    \o_sy_reg[4]_0\ : out STD_LOGIC;
    sw_1_sp_1 : out STD_LOGIC;
    \bias_reg[4]_1\ : out STD_LOGIC;
    \bias_reg[2]_1\ : out STD_LOGIC;
    \bias_reg[2]_2\ : out STD_LOGIC;
    \bias_reg[1]_0\ : out STD_LOGIC;
    \bias_reg[2]_3\ : out STD_LOGIC;
    RST_BTN : in STD_LOGIC;
    o_tmds0_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    o_clk_1x : in STD_LOGIC;
    \o_tmds_reg[9]_0\ : in STD_LOGIC;
    green : in STD_LOGIC_VECTOR ( 0 to 0 );
    blue : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sprite_render_y00_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_10 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_11 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_12 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_13 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sw : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[4]_2\ : in STD_LOGIC;
    \bias_reg[4]_3\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_tmds_encoder_HDMI : entity is "tmds_encoder_HDMI";
end design_1_HDMI_TOP_0_0_tmds_encoder_HDMI;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_tmds_encoder_HDMI is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \bias[1]_i_1_n_0\ : STD_LOGIC;
  signal \bias[4]_i_2_n_0\ : STD_LOGIC;
  signal \^bias_reg[2]_0\ : STD_LOGIC;
  signal \^bias_reg[2]_1\ : STD_LOGIC;
  signal \^bias_reg[4]_0\ : STD_LOGIC;
  signal \^bias_reg[4]_1\ : STD_LOGIC;
  signal sw_1_sn_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bias[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \bias[4]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \bias[4]_i_5__1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \o_tmds[4]_i_3\ : label is "soft_lutpair1";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \bias_reg[2]_0\ <= \^bias_reg[2]_0\;
  \bias_reg[2]_1\ <= \^bias_reg[2]_1\;
  \bias_reg[4]_0\ <= \^bias_reg[4]_0\;
  \bias_reg[4]_1\ <= \^bias_reg[4]_1\;
  sw_1_sp_1 <= sw_1_sn_1;
\bias[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^bias_reg[4]_1\,
      I1 => \^q\(0),
      I2 => green(0),
      O => \bias[1]_i_1_n_0\
    );
\bias[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555551"
    )
        port map (
      I0 => \^bias_reg[2]_1\,
      I1 => blue(0),
      I2 => \^q\(3),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \^bias_reg[4]_1\
    );
\bias[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1B41EB42D872D78"
    )
        port map (
      I0 => \^bias_reg[2]_1\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => blue(0),
      I4 => blue(1),
      I5 => green(0),
      O => \bias_reg[1]_0\
    );
\bias[3]_i_1014\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABBB"
    )
        port map (
      I0 => sprite_render_y00_out_13(3),
      I1 => sprite_render_y00_out_13(2),
      I2 => sprite_render_y00_out_13(1),
      I3 => sprite_render_y00_out_13(0),
      O => \o_sy_reg[4]_0\
    );
\bias[3]_i_1023\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => sprite_render_y00_out_12(3),
      I1 => sprite_render_y00_out_12(2),
      I2 => sprite_render_y00_out_12(0),
      I3 => sprite_render_y00_out_12(1),
      O => \o_sy_reg[4]\
    );
\bias[3]_i_1076\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0830"
    )
        port map (
      I0 => sprite_render_y00_out_8(0),
      I1 => sprite_render_y00_out_8(2),
      I2 => sprite_render_y00_out_8(3),
      I3 => sprite_render_y00_out_8(1),
      O => \o_sy_reg[3]_5\
    );
\bias[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15A8EA577FA88057"
    )
        port map (
      I0 => \^q\(1),
      I1 => blue(0),
      I2 => blue(1),
      I3 => green(0),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \bias_reg[2]_2\
    );
\bias[3]_i_1477\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0830"
    )
        port map (
      I0 => sprite_render_y00_out_7(0),
      I1 => sprite_render_y00_out_7(2),
      I2 => sprite_render_y00_out_7(3),
      I3 => sprite_render_y00_out_7(1),
      O => \o_sy_reg[3]_4\
    );
\bias[3]_i_1489\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0830"
    )
        port map (
      I0 => sprite_render_y00_out_6(0),
      I1 => sprite_render_y00_out_6(2),
      I2 => sprite_render_y00_out_6(3),
      I3 => sprite_render_y00_out_6(1),
      O => \o_sy_reg[3]_3\
    );
\bias[3]_i_150\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0830"
    )
        port map (
      I0 => sprite_render_y00_out_0(0),
      I1 => sprite_render_y00_out_0(2),
      I2 => sprite_render_y00_out_0(3),
      I3 => sprite_render_y00_out_0(1),
      O => \o_sy_reg[3]_0\
    );
\bias[3]_i_1577\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0830"
    )
        port map (
      I0 => sprite_render_y00_out_11(0),
      I1 => sprite_render_y00_out_11(2),
      I2 => sprite_render_y00_out_11(3),
      I3 => sprite_render_y00_out_11(1),
      O => \o_sy_reg[3]_8\
    );
\bias[3]_i_1676\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0830"
    )
        port map (
      I0 => sprite_render_y00_out_9(0),
      I1 => sprite_render_y00_out_9(2),
      I2 => sprite_render_y00_out_9(3),
      I3 => sprite_render_y00_out_9(1),
      O => \o_sy_reg[3]_6\
    );
\bias[3]_i_1720\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0830"
    )
        port map (
      I0 => sprite_render_y00_out_10(0),
      I1 => sprite_render_y00_out_10(2),
      I2 => sprite_render_y00_out_10(3),
      I3 => sprite_render_y00_out_10(1),
      O => \o_sy_reg[3]_7\
    );
\bias[3]_i_388\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0830"
    )
        port map (
      I0 => sprite_render_y00_out_1(0),
      I1 => sprite_render_y00_out_1(2),
      I2 => sprite_render_y00_out_1(3),
      I3 => sprite_render_y00_out_1(1),
      O => \o_sy_reg[3]_1\
    );
\bias[3]_i_425\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0830"
    )
        port map (
      I0 => sprite_render_y00_out(0),
      I1 => sprite_render_y00_out(2),
      I2 => sprite_render_y00_out(3),
      I3 => sprite_render_y00_out(1),
      O => \o_sy_reg[3]\
    );
\bias[3]_i_922\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0830"
    )
        port map (
      I0 => sprite_render_y00_out_3(0),
      I1 => sprite_render_y00_out_3(2),
      I2 => sprite_render_y00_out_3(3),
      I3 => sprite_render_y00_out_3(1),
      O => \o_sy_reg[3]_2\
    );
\bias[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BABF"
    )
        port map (
      I0 => \^bias_reg[4]_0\,
      I1 => \bias_reg[4]_2\,
      I2 => \^bias_reg[2]_1\,
      I3 => \bias_reg[4]_3\,
      I4 => \^bias_reg[2]_0\,
      O => \bias[4]_i_2_n_0\
    );
\bias[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      O => \^bias_reg[4]_0\
    );
\bias[4]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFFE00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => green(0),
      I4 => \^q\(3),
      O => \^bias_reg[2]_1\
    );
\bias[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000006"
    )
        port map (
      I0 => green(0),
      I1 => blue(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => \^bias_reg[2]_0\
    );
\bias[4]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sw(1),
      I1 => sw(0),
      O => sw_1_sn_1
    );
\bias_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \bias[1]_i_1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\bias_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => D(0),
      Q => \^q\(1),
      R => SR(0)
    );
\bias_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => D(1),
      Q => \^q\(2),
      R => SR(0)
    );
\bias_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \bias[4]_i_2_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\o_tmds[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      O => \bias_reg[2]_3\
    );
\o_tmds_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => o_tmds0_in(0),
      Q => i_data(1),
      R => RST_BTN
    );
\o_tmds_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => o_tmds0_in(1),
      Q => i_data(0),
      S => RST_BTN
    );
\o_tmds_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => o_tmds0_in(2),
      Q => i_data(2),
      S => RST_BTN
    );
\o_tmds_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => o_tmds0_in(3),
      Q => i_data(3),
      R => RST_BTN
    );
\o_tmds_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => o_tmds0_in(4),
      Q => i_data(4),
      S => RST_BTN
    );
\o_tmds_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => o_tmds0_in(5),
      Q => i_data(5),
      R => RST_BTN
    );
\o_tmds_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => o_tmds0_in(6),
      Q => i_data(6),
      S => RST_BTN
    );
\o_tmds_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_tmds_reg[9]_0\,
      Q => i_data(7),
      S => RST_BTN
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_tmds_encoder_HDMI_10 is
  port (
    i_data : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \bias_reg[4]_0\ : out STD_LOGIC;
    \o_sy_reg[3]\ : out STD_LOGIC;
    \o_sy_reg[3]_0\ : out STD_LOGIC;
    \o_sy_reg[3]_1\ : out STD_LOGIC;
    \o_sy_reg[4]\ : out STD_LOGIC;
    \o_sy_reg[4]_0\ : out STD_LOGIC;
    \o_sy_reg[4]_1\ : out STD_LOGIC;
    \o_sy_reg[4]_2\ : out STD_LOGIC;
    \o_sy_reg[3]_2\ : out STD_LOGIC;
    \o_sy_reg[4]_3\ : out STD_LOGIC;
    \o_sy_reg[4]_4\ : out STD_LOGIC;
    \o_sy_reg[3]_3\ : out STD_LOGIC;
    \o_sy_reg[4]_5\ : out STD_LOGIC;
    \o_sy_reg[4]_6\ : out STD_LOGIC;
    \o_sy_reg[4]_7\ : out STD_LOGIC;
    \o_sy_reg[4]_8\ : out STD_LOGIC;
    \o_sy_reg[4]_9\ : out STD_LOGIC;
    \bias_reg[2]_0\ : out STD_LOGIC;
    RST_BTN : in STD_LOGIC;
    \o_tmds_reg[8]_0\ : in STD_LOGIC;
    o_clk_1x : in STD_LOGIC;
    \o_tmds_reg[6]_0\ : in STD_LOGIC;
    \o_tmds_reg[5]_0\ : in STD_LOGIC;
    \o_tmds_reg[9]_0\ : in STD_LOGIC;
    \o_tmds_reg[0]_0\ : in STD_LOGIC;
    \o_tmds_reg[2]_0\ : in STD_LOGIC;
    red : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sprite_render_y00_out_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_12 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_13 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_14 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_15 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_16 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_tmds_encoder_HDMI_10 : entity is "tmds_encoder_HDMI";
end design_1_HDMI_TOP_0_0_tmds_encoder_HDMI_10;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_tmds_encoder_HDMI_10 is
  signal \bias[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \bias[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \bias_reg_n_0_[1]\ : STD_LOGIC;
  signal \bias_reg_n_0_[2]\ : STD_LOGIC;
  signal \bias_reg_n_0_[3]\ : STD_LOGIC;
  signal \bias_reg_n_0_[4]\ : STD_LOGIC;
  signal \o_tmds[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \o_tmds[2]_i_1__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bias[1]_i_1__1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \bias[3]_i_1159\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \bias[4]_i_161\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \bias[4]_i_163\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \bias[4]_i_167\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \bias[4]_i_177\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \bias[4]_i_179\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \bias[4]_i_247\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \bias[4]_i_248\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \bias[4]_i_249\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \bias[4]_i_250\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \o_tmds[6]_i_3\ : label is "soft_lutpair6";
begin
\bias[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555AAAB"
    )
        port map (
      I0 => \bias_reg_n_0_[4]\,
      I1 => \o_tmds_reg[0]_0\,
      I2 => \bias_reg_n_0_[2]\,
      I3 => \bias_reg_n_0_[3]\,
      I4 => \bias_reg_n_0_[1]\,
      O => \bias[1]_i_1__1_n_0\
    );
\bias[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B17DB17D4E824E80"
    )
        port map (
      I0 => red(1),
      I1 => \bias_reg_n_0_[4]\,
      I2 => red(0),
      I3 => \bias_reg_n_0_[1]\,
      I4 => \bias_reg_n_0_[3]\,
      I5 => \bias_reg_n_0_[2]\,
      O => \bias[2]_i_1__0_n_0\
    );
\bias[3]_i_1159\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABBB"
    )
        port map (
      I0 => sprite_render_y00_out_16(3),
      I1 => sprite_render_y00_out_16(2),
      I2 => sprite_render_y00_out_16(1),
      I3 => sprite_render_y00_out_16(0),
      O => \o_sy_reg[4]_9\
    );
\bias[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F2D78A478F0870F"
    )
        port map (
      I0 => \bias_reg_n_0_[4]\,
      I1 => \bias_reg_n_0_[1]\,
      I2 => \bias_reg_n_0_[3]\,
      I3 => \bias_reg_n_0_[2]\,
      I4 => red(0),
      I5 => red(1),
      O => \bias[3]_i_1__0_n_0\
    );
\bias[4]_i_160\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sprite_render_y00_out_14(2),
      I1 => sprite_render_y00_out_14(3),
      O => \o_sy_reg[4]_4\
    );
\bias[4]_i_161\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"13C0"
    )
        port map (
      I0 => sprite_render_y00_out_14(0),
      I1 => sprite_render_y00_out_14(2),
      I2 => sprite_render_y00_out_14(1),
      I3 => sprite_render_y00_out_14(3),
      O => \o_sy_reg[3]_2\
    );
\bias[4]_i_163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => sprite_render_y00_out_14(2),
      I1 => sprite_render_y00_out_14(3),
      I2 => sprite_render_y00_out_14(1),
      I3 => sprite_render_y00_out_14(0),
      O => \o_sy_reg[4]_3\
    );
\bias[4]_i_167\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DB9B"
    )
        port map (
      I0 => sprite_render_y00_out_16(2),
      I1 => sprite_render_y00_out_16(3),
      I2 => sprite_render_y00_out_16(1),
      I3 => sprite_render_y00_out_16(0),
      O => \o_sy_reg[4]_8\
    );
\bias[4]_i_168\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => sprite_render_y00_out_16(3),
      I1 => sprite_render_y00_out_16(2),
      I2 => sprite_render_y00_out_16(1),
      O => \o_sy_reg[4]_7\
    );
\bias[4]_i_176\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sprite_render_y00_out_15(2),
      I1 => sprite_render_y00_out_15(3),
      O => \o_sy_reg[4]_6\
    );
\bias[4]_i_177\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"13C0"
    )
        port map (
      I0 => sprite_render_y00_out_15(0),
      I1 => sprite_render_y00_out_15(2),
      I2 => sprite_render_y00_out_15(1),
      I3 => sprite_render_y00_out_15(3),
      O => \o_sy_reg[3]_3\
    );
\bias[4]_i_179\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => sprite_render_y00_out_15(2),
      I1 => sprite_render_y00_out_15(3),
      I2 => sprite_render_y00_out_15(1),
      I3 => sprite_render_y00_out_15(0),
      O => \o_sy_reg[4]_5\
    );
\bias[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1770FFF70000F02F"
    )
        port map (
      I0 => \bias_reg_n_0_[1]\,
      I1 => \bias_reg_n_0_[2]\,
      I2 => red(1),
      I3 => red(0),
      I4 => \bias_reg_n_0_[3]\,
      I5 => \bias_reg_n_0_[4]\,
      O => \bias[4]_i_1__0_n_0\
    );
\bias[4]_i_217\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0830"
    )
        port map (
      I0 => sprite_render_y00_out_2(0),
      I1 => sprite_render_y00_out_2(2),
      I2 => sprite_render_y00_out_2(3),
      I3 => sprite_render_y00_out_2(1),
      O => \o_sy_reg[3]\
    );
\bias[4]_i_247\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DB9B"
    )
        port map (
      I0 => sprite_render_y00_out_13(2),
      I1 => sprite_render_y00_out_13(3),
      I2 => sprite_render_y00_out_13(1),
      I3 => sprite_render_y00_out_13(0),
      O => \o_sy_reg[4]_2\
    );
\bias[4]_i_248\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => sprite_render_y00_out_13(3),
      I1 => sprite_render_y00_out_13(2),
      I2 => sprite_render_y00_out_13(1),
      O => \o_sy_reg[4]_1\
    );
\bias[4]_i_249\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DB9B"
    )
        port map (
      I0 => sprite_render_y00_out_12(2),
      I1 => sprite_render_y00_out_12(3),
      I2 => sprite_render_y00_out_12(1),
      I3 => sprite_render_y00_out_12(0),
      O => \o_sy_reg[4]_0\
    );
\bias[4]_i_250\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => sprite_render_y00_out_12(3),
      I1 => sprite_render_y00_out_12(2),
      I2 => sprite_render_y00_out_12(1),
      O => \o_sy_reg[4]\
    );
\bias[4]_i_259\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0830"
    )
        port map (
      I0 => sprite_render_y00_out_5(0),
      I1 => sprite_render_y00_out_5(2),
      I2 => sprite_render_y00_out_5(3),
      I3 => sprite_render_y00_out_5(1),
      O => \o_sy_reg[3]_1\
    );
\bias_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \bias[1]_i_1__1_n_0\,
      Q => \bias_reg_n_0_[1]\,
      R => SR(0)
    );
\bias_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \bias[2]_i_1__0_n_0\,
      Q => \bias_reg_n_0_[2]\,
      R => SR(0)
    );
\bias_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \bias[3]_i_1__0_n_0\,
      Q => \bias_reg_n_0_[3]\,
      R => SR(0)
    );
\bias_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \bias[4]_i_1__0_n_0\,
      Q => \bias_reg_n_0_[4]\,
      R => SR(0)
    );
\o_tmds[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888A"
    )
        port map (
      I0 => \o_tmds_reg[2]_0\,
      I1 => \bias_reg_n_0_[4]\,
      I2 => \o_tmds_reg[0]_0\,
      I3 => \bias_reg_n_0_[2]\,
      I4 => \bias_reg_n_0_[3]\,
      I5 => \bias_reg_n_0_[1]\,
      O => \o_tmds[0]_i_1__1_n_0\
    );
\o_tmds[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDDDDDF"
    )
        port map (
      I0 => \o_tmds_reg[2]_0\,
      I1 => \bias_reg_n_0_[4]\,
      I2 => \o_tmds_reg[0]_0\,
      I3 => \bias_reg_n_0_[2]\,
      I4 => \bias_reg_n_0_[3]\,
      I5 => \bias_reg_n_0_[1]\,
      O => \o_tmds[2]_i_1__1_n_0\
    );
\o_tmds[5]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0830"
    )
        port map (
      I0 => sprite_render_y00_out_4(0),
      I1 => sprite_render_y00_out_4(2),
      I2 => sprite_render_y00_out_4(3),
      I3 => sprite_render_y00_out_4(1),
      O => \o_sy_reg[3]_0\
    );
\o_tmds[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFFE00"
    )
        port map (
      I0 => \bias_reg_n_0_[2]\,
      I1 => \bias_reg_n_0_[3]\,
      I2 => \bias_reg_n_0_[1]\,
      I3 => red(0),
      I4 => \bias_reg_n_0_[4]\,
      O => \bias_reg[2]_0\
    );
\o_tmds[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \bias_reg_n_0_[4]\,
      I1 => \bias_reg_n_0_[1]\,
      I2 => \bias_reg_n_0_[3]\,
      I3 => \bias_reg_n_0_[2]\,
      O => \bias_reg[4]_0\
    );
\o_tmds_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_tmds[0]_i_1__1_n_0\,
      Q => i_data(0),
      R => RST_BTN
    );
\o_tmds_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_tmds[2]_i_1__1_n_0\,
      Q => i_data(1),
      S => RST_BTN
    );
\o_tmds_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_tmds_reg[5]_0\,
      Q => i_data(3),
      R => RST_BTN
    );
\o_tmds_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_tmds_reg[6]_0\,
      Q => i_data(2),
      S => RST_BTN
    );
\o_tmds_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_tmds_reg[8]_0\,
      Q => i_data(4),
      S => RST_BTN
    );
\o_tmds_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_tmds_reg[9]_0\,
      Q => i_data(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_tmds_encoder_HDMI_9 is
  port (
    i_data : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \bias_reg[4]_0\ : out STD_LOGIC;
    \o_sx_reg[4]_rep__0\ : out STD_LOGIC;
    \bias_reg[4]_1\ : out STD_LOGIC;
    \o_sx_reg[3]_rep__1\ : out STD_LOGIC;
    \o_sy_reg[3]\ : out STD_LOGIC;
    \o_sy_reg[3]_0\ : out STD_LOGIC;
    \o_sy_reg[3]_1\ : out STD_LOGIC;
    \o_sy_reg[3]_2\ : out STD_LOGIC;
    \bias_reg[2]_0\ : out STD_LOGIC;
    \bias_reg[2]_1\ : out STD_LOGIC;
    RST_BTN : in STD_LOGIC;
    \o_tmds_reg[8]_0\ : in STD_LOGIC;
    o_clk_1x : in STD_LOGIC;
    \o_tmds_reg[6]_0\ : in STD_LOGIC;
    \o_tmds_reg[5]_0\ : in STD_LOGIC;
    \o_tmds_reg[2]_0\ : in STD_LOGIC;
    \o_tmds_reg[0]_0\ : in STD_LOGIC;
    \o_tmds_reg[9]_0\ : in STD_LOGIC;
    green : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sel0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_14 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_15 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_tmds_encoder_HDMI_9 : entity is "tmds_encoder_HDMI";
end design_1_HDMI_TOP_0_0_tmds_encoder_HDMI_9;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_tmds_encoder_HDMI_9 is
  signal \bias[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \bias[2]_i_1_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1_n_0\ : STD_LOGIC;
  signal \bias[4]_i_1_n_0\ : STD_LOGIC;
  signal \^bias_reg[2]_1\ : STD_LOGIC;
  signal \^bias_reg[4]_0\ : STD_LOGIC;
  signal \bias_reg_n_0_[1]\ : STD_LOGIC;
  signal \bias_reg_n_0_[2]\ : STD_LOGIC;
  signal \bias_reg_n_0_[3]\ : STD_LOGIC;
  signal \bias_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bias[3]_i_1157\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \bias[3]_i_1163\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \bias[3]_i_655\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \bias[3]_i_665\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \bias[4]_i_22\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \bias[4]_i_44__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \o_tmds[9]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \o_tmds[9]_i_3\ : label is "soft_lutpair2";
begin
  \bias_reg[2]_1\ <= \^bias_reg[2]_1\;
  \bias_reg[4]_0\ <= \^bias_reg[4]_0\;
\bias[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bias_reg_n_0_[1]\,
      I1 => \^bias_reg[4]_0\,
      O => \bias[1]_i_1__0_n_0\
    );
\bias[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555541"
    )
        port map (
      I0 => \bias_reg_n_0_[4]\,
      I1 => green(0),
      I2 => green(1),
      I3 => \bias_reg_n_0_[2]\,
      I4 => \bias_reg_n_0_[3]\,
      I5 => \bias_reg_n_0_[1]\,
      O => \^bias_reg[4]_0\
    );
\bias[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B17DB17D4E824E80"
    )
        port map (
      I0 => green(1),
      I1 => \bias_reg_n_0_[4]\,
      I2 => green(0),
      I3 => \bias_reg_n_0_[1]\,
      I4 => \bias_reg_n_0_[3]\,
      I5 => \bias_reg_n_0_[2]\,
      O => \bias[2]_i_1_n_0\
    );
\bias[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F2D78F078A4870F"
    )
        port map (
      I0 => \bias_reg_n_0_[4]\,
      I1 => \bias_reg_n_0_[1]\,
      I2 => \bias_reg_n_0_[3]\,
      I3 => \bias_reg_n_0_[2]\,
      I4 => green(1),
      I5 => green(0),
      O => \bias[3]_i_1_n_0\
    );
\bias[3]_i_1157\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sprite_render_y00_out_14(1),
      I1 => sprite_render_y00_out_14(0),
      I2 => sprite_render_y00_out_14(3),
      I3 => sprite_render_y00_out_14(2),
      O => \o_sy_reg[3]_0\
    );
\bias[3]_i_1163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sprite_render_y00_out_15(1),
      I1 => sprite_render_y00_out_15(0),
      I2 => sprite_render_y00_out_15(3),
      I3 => sprite_render_y00_out_15(2),
      O => \o_sy_reg[3]_2\
    );
\bias[3]_i_655\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sprite_render_y00_out_14(1),
      I1 => sprite_render_y00_out_14(2),
      O => \o_sy_reg[3]\
    );
\bias[3]_i_665\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sprite_render_y00_out_15(1),
      I1 => sprite_render_y00_out_15(2),
      O => \o_sy_reg[3]_1\
    );
\bias[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"547D7DFD41415141"
    )
        port map (
      I0 => \bias_reg_n_0_[3]\,
      I1 => green(0),
      I2 => green(1),
      I3 => \bias_reg_n_0_[1]\,
      I4 => \bias_reg_n_0_[2]\,
      I5 => \bias_reg_n_0_[4]\,
      O => \bias[4]_i_1_n_0\
    );
\bias[4]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A995"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => sel0(3),
      O => \o_sx_reg[4]_rep__0\
    );
\bias[4]_i_44__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      O => \o_sx_reg[3]_rep__1\
    );
\bias_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \bias[1]_i_1__0_n_0\,
      Q => \bias_reg_n_0_[1]\,
      R => SR(0)
    );
\bias_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \bias[2]_i_1_n_0\,
      Q => \bias_reg_n_0_[2]\,
      R => SR(0)
    );
\bias_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \bias[3]_i_1_n_0\,
      Q => \bias_reg_n_0_[3]\,
      R => SR(0)
    );
\bias_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \bias[4]_i_1_n_0\,
      Q => \bias_reg_n_0_[4]\,
      R => SR(0)
    );
\o_tmds[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFEFFFE0000"
    )
        port map (
      I0 => \bias_reg_n_0_[2]\,
      I1 => \bias_reg_n_0_[3]\,
      I2 => \bias_reg_n_0_[1]\,
      I3 => \bias_reg_n_0_[4]\,
      I4 => \^bias_reg[2]_1\,
      I5 => green(1),
      O => \bias_reg[2]_0\
    );
\o_tmds[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \bias_reg_n_0_[4]\,
      I1 => \bias_reg_n_0_[1]\,
      I2 => \bias_reg_n_0_[3]\,
      I3 => \bias_reg_n_0_[2]\,
      O => \bias_reg[4]_1\
    );
\o_tmds[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFFE00"
    )
        port map (
      I0 => \bias_reg_n_0_[2]\,
      I1 => \bias_reg_n_0_[3]\,
      I2 => \bias_reg_n_0_[1]\,
      I3 => green(0),
      I4 => \bias_reg_n_0_[4]\,
      O => \^bias_reg[2]_1\
    );
\o_tmds_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_tmds_reg[0]_0\,
      Q => i_data(0),
      R => RST_BTN
    );
\o_tmds_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_tmds_reg[2]_0\,
      Q => i_data(1),
      S => RST_BTN
    );
\o_tmds_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_tmds_reg[5]_0\,
      Q => i_data(3),
      R => RST_BTN
    );
\o_tmds_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_tmds_reg[6]_0\,
      Q => i_data(2),
      S => RST_BTN
    );
\o_tmds_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_tmds_reg[8]_0\,
      Q => i_data(4),
      S => RST_BTN
    );
\o_tmds_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => o_clk_1x,
      CE => '1',
      D => \o_tmds_reg[9]_0\,
      Q => i_data(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_HDMI_generator is
  port (
    i_rst_oserdes : out STD_LOGIC;
    \bias_reg[4]\ : out STD_LOGIC;
    \o_sx_reg[4]_rep__0\ : out STD_LOGIC;
    \bias_reg[4]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[4]_1\ : out STD_LOGIC;
    \bias_reg[4]_2\ : out STD_LOGIC;
    \o_sx_reg[3]_rep__1\ : out STD_LOGIC;
    \bias_reg[2]\ : out STD_LOGIC;
    \o_sy_reg[3]\ : out STD_LOGIC;
    \o_sy_reg[3]_0\ : out STD_LOGIC;
    \o_sy_reg[3]_1\ : out STD_LOGIC;
    \o_sy_reg[3]_2\ : out STD_LOGIC;
    \o_sy_reg[3]_3\ : out STD_LOGIC;
    \o_sy_reg[3]_4\ : out STD_LOGIC;
    \o_sy_reg[3]_5\ : out STD_LOGIC;
    \o_sy_reg[3]_6\ : out STD_LOGIC;
    \o_sy_reg[3]_7\ : out STD_LOGIC;
    \o_sy_reg[3]_8\ : out STD_LOGIC;
    \o_sy_reg[3]_9\ : out STD_LOGIC;
    \o_sy_reg[3]_10\ : out STD_LOGIC;
    \o_sy_reg[3]_11\ : out STD_LOGIC;
    \o_sy_reg[4]\ : out STD_LOGIC;
    \o_sy_reg[4]_0\ : out STD_LOGIC;
    \o_sy_reg[4]_1\ : out STD_LOGIC;
    \o_sy_reg[4]_2\ : out STD_LOGIC;
    \o_sy_reg[4]_3\ : out STD_LOGIC;
    \o_sy_reg[4]_4\ : out STD_LOGIC;
    \o_sy_reg[3]_12\ : out STD_LOGIC;
    \o_sy_reg[3]_13\ : out STD_LOGIC;
    \o_sy_reg[4]_5\ : out STD_LOGIC;
    \o_sy_reg[3]_14\ : out STD_LOGIC;
    \o_sy_reg[4]_6\ : out STD_LOGIC;
    \o_sy_reg[3]_15\ : out STD_LOGIC;
    \o_sy_reg[3]_16\ : out STD_LOGIC;
    \o_sy_reg[4]_7\ : out STD_LOGIC;
    \o_sy_reg[3]_17\ : out STD_LOGIC;
    \o_sy_reg[4]_8\ : out STD_LOGIC;
    \o_sy_reg[4]_9\ : out STD_LOGIC;
    \o_sy_reg[4]_10\ : out STD_LOGIC;
    \o_sy_reg[4]_11\ : out STD_LOGIC;
    sw_1_sp_1 : out STD_LOGIC;
    \bias_reg[2]_0\ : out STD_LOGIC;
    \bias_reg[2]_1\ : out STD_LOGIC;
    \bias_reg[4]_3\ : out STD_LOGIC;
    \bias_reg[2]_2\ : out STD_LOGIC;
    \bias_reg[2]_3\ : out STD_LOGIC;
    \bias_reg[1]\ : out STD_LOGIC;
    \bias_reg[2]_4\ : out STD_LOGIC;
    \bias_reg[2]_5\ : out STD_LOGIC;
    o_data : out STD_LOGIC;
    \o_tmds_reg[0]\ : out STD_LOGIC;
    \o_tmds_reg[0]_0\ : out STD_LOGIC;
    o_rst_reg : out STD_LOGIC;
    RST_BTN : in STD_LOGIC;
    o_tmds0_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    o_clk_1x : in STD_LOGIC;
    \o_tmds_reg[8]\ : in STD_LOGIC;
    \o_tmds_reg[6]\ : in STD_LOGIC;
    \o_tmds_reg[5]\ : in STD_LOGIC;
    \o_tmds_reg[2]\ : in STD_LOGIC;
    \o_tmds_reg[0]_1\ : in STD_LOGIC;
    \o_tmds_reg[8]_0\ : in STD_LOGIC;
    \o_tmds_reg[6]_0\ : in STD_LOGIC;
    \o_tmds_reg[5]_0\ : in STD_LOGIC;
    \o_tmds_reg[9]\ : in STD_LOGIC;
    \o_tmds_reg[9]_0\ : in STD_LOGIC;
    \o_tmds_reg[9]_1\ : in STD_LOGIC;
    green : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \o_tmds_reg[0]_2\ : in STD_LOGIC;
    \o_tmds_reg[2]_0\ : in STD_LOGIC;
    red : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sel0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    blue : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sprite_render_y00_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_10 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_11 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_12 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_13 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_14 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_15 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_render_y00_out_16 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sw : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[4]_4\ : in STD_LOGIC;
    \bias_reg[4]_5\ : in STD_LOGIC;
    o_clk_5x : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_HDMI_generator : entity is "HDMI_generator";
end design_1_HDMI_TOP_0_0_HDMI_generator;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_HDMI_generator is
  signal \^i_rst_oserdes\ : STD_LOGIC;
  signal sw_1_sn_1 : STD_LOGIC;
  signal tmds_ch0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmds_ch1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmds_ch2 : STD_LOGIC_VECTOR ( 9 downto 0 );
begin
  i_rst_oserdes <= \^i_rst_oserdes\;
  sw_1_sp_1 <= sw_1_sn_1;
async_reset_instance: entity work.design_1_HDMI_TOP_0_0_async_reset
     port map (
      RST_BTN => RST_BTN,
      i_rst_oserdes => \^i_rst_oserdes\,
      o_clk_1x => o_clk_1x
    );
encode_ch0: entity work.design_1_HDMI_TOP_0_0_tmds_encoder_HDMI
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      RST_BTN => RST_BTN,
      SR(0) => SR(0),
      \bias_reg[1]_0\ => \bias_reg[1]\,
      \bias_reg[2]_0\ => \bias_reg[2]\,
      \bias_reg[2]_1\ => \bias_reg[2]_2\,
      \bias_reg[2]_2\ => \bias_reg[2]_3\,
      \bias_reg[2]_3\ => \bias_reg[2]_5\,
      \bias_reg[4]_0\ => \bias_reg[4]_0\,
      \bias_reg[4]_1\ => \bias_reg[4]_3\,
      \bias_reg[4]_2\ => \bias_reg[4]_4\,
      \bias_reg[4]_3\ => \bias_reg[4]_5\,
      blue(1 downto 0) => blue(1 downto 0),
      green(0) => green(0),
      i_data(7 downto 2) => tmds_ch0(9 downto 4),
      i_data(1) => tmds_ch0(0),
      i_data(0) => tmds_ch0(2),
      o_clk_1x => o_clk_1x,
      \o_sy_reg[3]\ => \o_sy_reg[3]\,
      \o_sy_reg[3]_0\ => \o_sy_reg[3]_0\,
      \o_sy_reg[3]_1\ => \o_sy_reg[3]_1\,
      \o_sy_reg[3]_2\ => \o_sy_reg[3]_3\,
      \o_sy_reg[3]_3\ => \o_sy_reg[3]_6\,
      \o_sy_reg[3]_4\ => \o_sy_reg[3]_7\,
      \o_sy_reg[3]_5\ => \o_sy_reg[3]_8\,
      \o_sy_reg[3]_6\ => \o_sy_reg[3]_9\,
      \o_sy_reg[3]_7\ => \o_sy_reg[3]_10\,
      \o_sy_reg[3]_8\ => \o_sy_reg[3]_11\,
      \o_sy_reg[4]\ => \o_sy_reg[4]_1\,
      \o_sy_reg[4]_0\ => \o_sy_reg[4]_4\,
      o_tmds0_in(6 downto 0) => o_tmds0_in(6 downto 0),
      \o_tmds_reg[9]_0\ => \o_tmds_reg[9]\,
      sprite_render_y00_out(3 downto 0) => sprite_render_y00_out(3 downto 0),
      sprite_render_y00_out_0(3 downto 0) => sprite_render_y00_out_0(3 downto 0),
      sprite_render_y00_out_1(3 downto 0) => sprite_render_y00_out_1(3 downto 0),
      sprite_render_y00_out_10(3 downto 0) => sprite_render_y00_out_10(3 downto 0),
      sprite_render_y00_out_11(3 downto 0) => sprite_render_y00_out_11(3 downto 0),
      sprite_render_y00_out_12(3 downto 0) => sprite_render_y00_out_12(3 downto 0),
      sprite_render_y00_out_13(3 downto 0) => sprite_render_y00_out_13(3 downto 0),
      sprite_render_y00_out_3(3 downto 0) => sprite_render_y00_out_3(3 downto 0),
      sprite_render_y00_out_6(3 downto 0) => sprite_render_y00_out_6(3 downto 0),
      sprite_render_y00_out_7(3 downto 0) => sprite_render_y00_out_7(3 downto 0),
      sprite_render_y00_out_8(3 downto 0) => sprite_render_y00_out_8(3 downto 0),
      sprite_render_y00_out_9(3 downto 0) => sprite_render_y00_out_9(3 downto 0),
      sw(1 downto 0) => sw(1 downto 0),
      sw_1_sp_1 => sw_1_sn_1
    );
encode_ch1: entity work.design_1_HDMI_TOP_0_0_tmds_encoder_HDMI_9
     port map (
      RST_BTN => RST_BTN,
      SR(0) => SR(0),
      \bias_reg[2]_0\ => \bias_reg[2]_0\,
      \bias_reg[2]_1\ => \bias_reg[2]_1\,
      \bias_reg[4]_0\ => \bias_reg[4]\,
      \bias_reg[4]_1\ => \bias_reg[4]_1\,
      green(1 downto 0) => green(1 downto 0),
      i_data(5 downto 4) => tmds_ch1(9 downto 8),
      i_data(3) => tmds_ch1(5),
      i_data(2) => tmds_ch1(6),
      i_data(1) => tmds_ch1(2),
      i_data(0) => tmds_ch1(0),
      o_clk_1x => o_clk_1x,
      \o_sx_reg[3]_rep__1\ => \o_sx_reg[3]_rep__1\,
      \o_sx_reg[4]_rep__0\ => \o_sx_reg[4]_rep__0\,
      \o_sy_reg[3]\ => \o_sy_reg[3]_13\,
      \o_sy_reg[3]_0\ => \o_sy_reg[3]_14\,
      \o_sy_reg[3]_1\ => \o_sy_reg[3]_16\,
      \o_sy_reg[3]_2\ => \o_sy_reg[3]_17\,
      \o_tmds_reg[0]_0\ => \o_tmds_reg[0]_1\,
      \o_tmds_reg[2]_0\ => \o_tmds_reg[2]\,
      \o_tmds_reg[5]_0\ => \o_tmds_reg[5]\,
      \o_tmds_reg[6]_0\ => \o_tmds_reg[6]\,
      \o_tmds_reg[8]_0\ => \o_tmds_reg[8]\,
      \o_tmds_reg[9]_0\ => \o_tmds_reg[9]_0\,
      sel0(3 downto 0) => sel0(3 downto 0),
      sprite_render_y00_out_14(3 downto 0) => sprite_render_y00_out_14(3 downto 0),
      sprite_render_y00_out_15(3 downto 0) => sprite_render_y00_out_15(3 downto 0)
    );
encode_ch2: entity work.design_1_HDMI_TOP_0_0_tmds_encoder_HDMI_10
     port map (
      RST_BTN => RST_BTN,
      SR(0) => SR(0),
      \bias_reg[2]_0\ => \bias_reg[2]_4\,
      \bias_reg[4]_0\ => \bias_reg[4]_2\,
      i_data(5 downto 4) => tmds_ch2(9 downto 8),
      i_data(3) => tmds_ch2(5),
      i_data(2) => tmds_ch2(6),
      i_data(1) => tmds_ch2(2),
      i_data(0) => tmds_ch2(0),
      o_clk_1x => o_clk_1x,
      \o_sy_reg[3]\ => \o_sy_reg[3]_2\,
      \o_sy_reg[3]_0\ => \o_sy_reg[3]_4\,
      \o_sy_reg[3]_1\ => \o_sy_reg[3]_5\,
      \o_sy_reg[3]_2\ => \o_sy_reg[3]_12\,
      \o_sy_reg[3]_3\ => \o_sy_reg[3]_15\,
      \o_sy_reg[4]\ => \o_sy_reg[4]\,
      \o_sy_reg[4]_0\ => \o_sy_reg[4]_0\,
      \o_sy_reg[4]_1\ => \o_sy_reg[4]_2\,
      \o_sy_reg[4]_2\ => \o_sy_reg[4]_3\,
      \o_sy_reg[4]_3\ => \o_sy_reg[4]_5\,
      \o_sy_reg[4]_4\ => \o_sy_reg[4]_6\,
      \o_sy_reg[4]_5\ => \o_sy_reg[4]_7\,
      \o_sy_reg[4]_6\ => \o_sy_reg[4]_8\,
      \o_sy_reg[4]_7\ => \o_sy_reg[4]_9\,
      \o_sy_reg[4]_8\ => \o_sy_reg[4]_10\,
      \o_sy_reg[4]_9\ => \o_sy_reg[4]_11\,
      \o_tmds_reg[0]_0\ => \o_tmds_reg[0]_2\,
      \o_tmds_reg[2]_0\ => \o_tmds_reg[2]_0\,
      \o_tmds_reg[5]_0\ => \o_tmds_reg[5]_0\,
      \o_tmds_reg[6]_0\ => \o_tmds_reg[6]_0\,
      \o_tmds_reg[8]_0\ => \o_tmds_reg[8]_0\,
      \o_tmds_reg[9]_0\ => \o_tmds_reg[9]_1\,
      red(1 downto 0) => red(1 downto 0),
      sprite_render_y00_out_12(3 downto 0) => sprite_render_y00_out_12(3 downto 0),
      sprite_render_y00_out_13(3 downto 0) => sprite_render_y00_out_13(3 downto 0),
      sprite_render_y00_out_14(3 downto 0) => sprite_render_y00_out_14(3 downto 0),
      sprite_render_y00_out_15(3 downto 0) => sprite_render_y00_out_15(3 downto 0),
      sprite_render_y00_out_16(3 downto 0) => sprite_render_y00_out_16(3 downto 0),
      sprite_render_y00_out_2(3 downto 0) => sprite_render_y00_out_2(3 downto 0),
      sprite_render_y00_out_4(3 downto 0) => sprite_render_y00_out_4(3 downto 0),
      sprite_render_y00_out_5(3 downto 0) => sprite_render_y00_out_5(3 downto 0)
    );
serialize_ch0: entity work.design_1_HDMI_TOP_0_0_serializer_10to1
     port map (
      i_data(7 downto 2) => tmds_ch0(9 downto 4),
      i_data(1) => tmds_ch0(0),
      i_data(0) => tmds_ch0(2),
      i_rst_oserdes => \^i_rst_oserdes\,
      o_clk_1x => o_clk_1x,
      o_clk_5x => o_clk_5x,
      o_data => o_data
    );
serialize_ch1: entity work.design_1_HDMI_TOP_0_0_serializer_10to1_11
     port map (
      i_data(5 downto 4) => tmds_ch1(9 downto 8),
      i_data(3) => tmds_ch1(5),
      i_data(2) => tmds_ch1(6),
      i_data(1) => tmds_ch1(2),
      i_data(0) => tmds_ch1(0),
      i_rst_oserdes => \^i_rst_oserdes\,
      o_clk_1x => o_clk_1x,
      o_clk_5x => o_clk_5x,
      \o_tmds_reg[0]\ => \o_tmds_reg[0]\
    );
serialize_ch2: entity work.design_1_HDMI_TOP_0_0_serializer_10to1_12
     port map (
      i_data(5 downto 4) => tmds_ch2(9 downto 8),
      i_data(3) => tmds_ch2(5),
      i_data(2) => tmds_ch2(6),
      i_data(1) => tmds_ch2(2),
      i_data(0) => tmds_ch2(0),
      i_rst_oserdes => \^i_rst_oserdes\,
      o_clk_1x => o_clk_1x,
      o_clk_5x => o_clk_5x,
      \o_tmds_reg[0]\ => \o_tmds_reg[0]_0\
    );
serialize_chc: entity work.design_1_HDMI_TOP_0_0_serializer_10to1_13
     port map (
      i_rst_oserdes => \^i_rst_oserdes\,
      o_clk_1x => o_clk_1x,
      o_clk_5x => o_clk_5x,
      o_rst_reg => o_rst_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_gfx is
  port (
    sprite_e1_x : out STD_LOGIC_VECTOR ( 15 downto 0 );
    notcollision : out STD_LOGIC;
    \sprite_x_reg[0]\ : out STD_LOGIC;
    \sprite_x_reg[1]\ : out STD_LOGIC;
    \sprite_x_reg[2]\ : out STD_LOGIC;
    \sprite_x_reg[3]\ : out STD_LOGIC;
    \sprite_x_reg[4]\ : out STD_LOGIC;
    \sprite_x_reg[5]\ : out STD_LOGIC;
    \sprite_x_reg[6]\ : out STD_LOGIC;
    \sprite_x_reg[7]\ : out STD_LOGIC;
    \sprite_x_reg[8]\ : out STD_LOGIC;
    \sprite_x_reg[9]\ : out STD_LOGIC;
    \sprite_x_reg[10]\ : out STD_LOGIC;
    \sprite_x_reg[11]\ : out STD_LOGIC;
    \sprite_x_reg[12]\ : out STD_LOGIC;
    \sprite_x_reg[13]\ : out STD_LOGIC;
    \sprite_x_reg[14]\ : out STD_LOGIC;
    \sprite_x_reg[15]\ : out STD_LOGIC;
    notcollision_0 : out STD_LOGIC;
    sprite_e3_x : out STD_LOGIC_VECTOR ( 15 downto 0 );
    notcollision_1 : out STD_LOGIC;
    \sprite_x_reg[0]_0\ : out STD_LOGIC;
    \sprite_x_reg[1]_0\ : out STD_LOGIC;
    \sprite_x_reg[2]_0\ : out STD_LOGIC;
    \sprite_x_reg[3]_0\ : out STD_LOGIC;
    \sprite_x_reg[4]_0\ : out STD_LOGIC;
    \sprite_x_reg[5]_0\ : out STD_LOGIC;
    \sprite_x_reg[6]_0\ : out STD_LOGIC;
    \sprite_x_reg[7]_0\ : out STD_LOGIC;
    \sprite_x_reg[8]_0\ : out STD_LOGIC;
    \sprite_x_reg[9]_0\ : out STD_LOGIC;
    \sprite_x_reg[10]_0\ : out STD_LOGIC;
    \sprite_x_reg[11]_0\ : out STD_LOGIC;
    \sprite_x_reg[12]_0\ : out STD_LOGIC;
    \sprite_x_reg[13]_0\ : out STD_LOGIC;
    \sprite_x_reg[14]_0\ : out STD_LOGIC;
    \sprite_x_reg[15]_0\ : out STD_LOGIC;
    notcollision_2 : out STD_LOGIC;
    sprite_e5_x : out STD_LOGIC_VECTOR ( 15 downto 0 );
    notcollision_3 : out STD_LOGIC;
    \sprite_x_reg[0]_1\ : out STD_LOGIC;
    \sprite_x_reg[1]_1\ : out STD_LOGIC;
    \sprite_x_reg[2]_1\ : out STD_LOGIC;
    \sprite_x_reg[3]_1\ : out STD_LOGIC;
    \sprite_x_reg[4]_1\ : out STD_LOGIC;
    \sprite_x_reg[5]_1\ : out STD_LOGIC;
    \sprite_x_reg[6]_1\ : out STD_LOGIC;
    \sprite_x_reg[7]_1\ : out STD_LOGIC;
    \sprite_x_reg[8]_1\ : out STD_LOGIC;
    \sprite_x_reg[9]_1\ : out STD_LOGIC;
    \sprite_x_reg[10]_1\ : out STD_LOGIC;
    \sprite_x_reg[11]_1\ : out STD_LOGIC;
    \sprite_x_reg[12]_1\ : out STD_LOGIC;
    \sprite_x_reg[13]_1\ : out STD_LOGIC;
    \sprite_x_reg[14]_1\ : out STD_LOGIC;
    \sprite_x_reg[15]_1\ : out STD_LOGIC;
    notcollision_4 : out STD_LOGIC;
    sprite_stage2_e2_x : out STD_LOGIC_VECTOR ( 15 downto 0 );
    notcollision_5 : out STD_LOGIC;
    \sprite_x_reg[0]_2\ : out STD_LOGIC;
    \sprite_x_reg[1]_2\ : out STD_LOGIC;
    \sprite_x_reg[2]_2\ : out STD_LOGIC;
    \sprite_x_reg[3]_2\ : out STD_LOGIC;
    \sprite_x_reg[4]_2\ : out STD_LOGIC;
    \sprite_x_reg[5]_2\ : out STD_LOGIC;
    \sprite_x_reg[6]_2\ : out STD_LOGIC;
    \sprite_x_reg[7]_2\ : out STD_LOGIC;
    \sprite_x_reg[8]_2\ : out STD_LOGIC;
    \sprite_x_reg[9]_2\ : out STD_LOGIC;
    \sprite_x_reg[10]_2\ : out STD_LOGIC;
    \sprite_x_reg[11]_2\ : out STD_LOGIC;
    \sprite_x_reg[12]_2\ : out STD_LOGIC;
    \sprite_x_reg[13]_2\ : out STD_LOGIC;
    \sprite_x_reg[14]_2\ : out STD_LOGIC;
    \sprite_x_reg[15]_2\ : out STD_LOGIC;
    notcollision_6 : out STD_LOGIC;
    sprite_stage2_e4_x : out STD_LOGIC_VECTOR ( 15 downto 0 );
    notcollision_7 : out STD_LOGIC;
    \sprite_x_reg[0]_3\ : out STD_LOGIC;
    \sprite_x_reg[1]_3\ : out STD_LOGIC;
    \sprite_x_reg[2]_3\ : out STD_LOGIC;
    \sprite_x_reg[3]_3\ : out STD_LOGIC;
    \sprite_x_reg[4]_3\ : out STD_LOGIC;
    \sprite_x_reg[5]_3\ : out STD_LOGIC;
    \sprite_x_reg[6]_3\ : out STD_LOGIC;
    \sprite_x_reg[7]_3\ : out STD_LOGIC;
    \sprite_x_reg[8]_3\ : out STD_LOGIC;
    \sprite_x_reg[9]_3\ : out STD_LOGIC;
    \sprite_x_reg[10]_3\ : out STD_LOGIC;
    \sprite_x_reg[11]_3\ : out STD_LOGIC;
    \sprite_x_reg[12]_3\ : out STD_LOGIC;
    \sprite_x_reg[13]_3\ : out STD_LOGIC;
    \sprite_x_reg[14]_3\ : out STD_LOGIC;
    \sprite_x_reg[15]_3\ : out STD_LOGIC;
    notcollision_8 : out STD_LOGIC;
    sprite_stage2_e6_x : out STD_LOGIC_VECTOR ( 15 downto 0 );
    notcollision_9 : out STD_LOGIC;
    \sprite_x_reg[0]_4\ : out STD_LOGIC;
    \sprite_x_reg[1]_4\ : out STD_LOGIC;
    \sprite_x_reg[2]_4\ : out STD_LOGIC;
    \sprite_x_reg[3]_4\ : out STD_LOGIC;
    \sprite_x_reg[4]_4\ : out STD_LOGIC;
    \sprite_x_reg[5]_4\ : out STD_LOGIC;
    \sprite_x_reg[6]_4\ : out STD_LOGIC;
    \sprite_x_reg[7]_4\ : out STD_LOGIC;
    \sprite_x_reg[8]_4\ : out STD_LOGIC;
    \sprite_x_reg[9]_4\ : out STD_LOGIC;
    \sprite_x_reg[10]_4\ : out STD_LOGIC;
    \sprite_x_reg[11]_4\ : out STD_LOGIC;
    \sprite_x_reg[12]_4\ : out STD_LOGIC;
    \sprite_x_reg[13]_4\ : out STD_LOGIC;
    \sprite_x_reg[14]_4\ : out STD_LOGIC;
    \sprite_x_reg[15]_4\ : out STD_LOGIC;
    notcollision_10 : out STD_LOGIC;
    sprite_stage2_e8_x : out STD_LOGIC_VECTOR ( 15 downto 0 );
    notcollision_11 : out STD_LOGIC;
    \sprite_x_reg[0]_5\ : out STD_LOGIC;
    \sprite_x_reg[1]_5\ : out STD_LOGIC;
    \sprite_x_reg[2]_5\ : out STD_LOGIC;
    \sprite_x_reg[3]_5\ : out STD_LOGIC;
    \sprite_x_reg[4]_5\ : out STD_LOGIC;
    \sprite_x_reg[5]_5\ : out STD_LOGIC;
    \sprite_x_reg[6]_5\ : out STD_LOGIC;
    \sprite_x_reg[7]_5\ : out STD_LOGIC;
    \sprite_x_reg[8]_5\ : out STD_LOGIC;
    \sprite_x_reg[9]_5\ : out STD_LOGIC;
    \sprite_x_reg[10]_5\ : out STD_LOGIC;
    \sprite_x_reg[11]_5\ : out STD_LOGIC;
    \sprite_x_reg[12]_5\ : out STD_LOGIC;
    \sprite_x_reg[13]_5\ : out STD_LOGIC;
    \sprite_x_reg[14]_5\ : out STD_LOGIC;
    \sprite_x_reg[15]_5\ : out STD_LOGIC;
    notcollision_12 : out STD_LOGIC;
    sprite_stage3_e1_x : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_x_reg[0]_6\ : out STD_LOGIC;
    \sprite_x_reg[1]_6\ : out STD_LOGIC;
    \sprite_x_reg[2]_6\ : out STD_LOGIC;
    \sprite_x_reg[3]_6\ : out STD_LOGIC;
    \sprite_x_reg[4]_6\ : out STD_LOGIC;
    \sprite_x_reg[5]_6\ : out STD_LOGIC;
    \sprite_x_reg[6]_6\ : out STD_LOGIC;
    \sprite_x_reg[7]_6\ : out STD_LOGIC;
    \sprite_x_reg[8]_6\ : out STD_LOGIC;
    \sprite_x_reg[9]_6\ : out STD_LOGIC;
    \sprite_x_reg[10]_6\ : out STD_LOGIC;
    \sprite_x_reg[11]_6\ : out STD_LOGIC;
    \sprite_x_reg[12]_6\ : out STD_LOGIC;
    \sprite_x_reg[13]_6\ : out STD_LOGIC;
    \sprite_x_reg[14]_6\ : out STD_LOGIC;
    \sprite_x_reg[15]_6\ : out STD_LOGIC;
    \sprite_x_reg[11]_7\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \sprite_x_reg[0]_7\ : out STD_LOGIC;
    \sprite_x_reg[1]_7\ : out STD_LOGIC;
    \sprite_x_reg[2]_7\ : out STD_LOGIC;
    \sprite_x_reg[3]_7\ : out STD_LOGIC;
    \sprite_x_reg[4]_7\ : out STD_LOGIC;
    \sprite_x_reg[5]_7\ : out STD_LOGIC;
    \sprite_x_reg[6]_7\ : out STD_LOGIC;
    \sprite_x_reg[7]_7\ : out STD_LOGIC;
    \sprite_x_reg[8]_7\ : out STD_LOGIC;
    \sprite_x_reg[9]_7\ : out STD_LOGIC;
    \sprite_x_reg[10]_7\ : out STD_LOGIC;
    \sprite_x_reg[11]_8\ : out STD_LOGIC;
    \sprite_x_reg[12]_7\ : out STD_LOGIC;
    \sprite_x_reg[13]_7\ : out STD_LOGIC;
    \sprite_x_reg[14]_7\ : out STD_LOGIC;
    \sprite_x_reg[15]_7\ : out STD_LOGIC;
    sprite_stage3_e5_x : out STD_LOGIC_VECTOR ( 15 downto 0 );
    shoot_e1_y : out STD_LOGIC_VECTOR ( 15 downto 0 );
    finish : out STD_LOGIC;
    finish_13 : out STD_LOGIC;
    finish_14 : out STD_LOGIC;
    finish_15 : out STD_LOGIC;
    finish_16 : out STD_LOGIC;
    finish_17 : out STD_LOGIC;
    finish_18 : out STD_LOGIC;
    finish_19 : out STD_LOGIC;
    finish_20 : out STD_LOGIC;
    finish_21 : out STD_LOGIC;
    finish_22 : out STD_LOGIC;
    \sprite_x_reg[7]_8\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sprite_p1_x : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_y_reg[6]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[15]_8\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sprite_shoot_y_e1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_y_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[15]_9\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_x_reg[3]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_shoot_y_e3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_y_reg[6]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[15]_10\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_x_reg[3]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_shoot_y_e5 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_y_reg[6]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[15]_11\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_x_reg[3]_10\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_shoot_y_stage2_e2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_y_reg[6]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[15]_12\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_x_reg[3]_11\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_shoot_y_stage2_e4 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_y_reg[6]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[15]_13\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_x_reg[3]_12\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_shoot_y_stage2_e6 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_y_reg[6]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[15]_14\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_x_reg[3]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_shoot_y_stage2_e8 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_y_reg[6]_6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[15]_15\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_x_reg[3]_14\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_shoot_y_stage3_e1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_y_reg[6]_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[15]_16\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_x_reg[3]_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_shoot_y_stage3_e3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_y_reg[6]_8\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[15]_17\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_x_reg[3]_16\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sprite_shoot_y_stage3_e5 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_y_reg[6]_9\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[15]_18\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \sprite_x_reg[3]_17\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cnt_reg : out STD_LOGIC;
    \bias[3]_i_559\ : out STD_LOGIC;
    p_0_in52_in : out STD_LOGIC;
    p_0_in44_in : out STD_LOGIC;
    p_0_in37_in : out STD_LOGIC;
    cnt_reg_0 : out STD_LOGIC;
    cnt_reg_1 : out STD_LOGIC;
    p_0_in48_in : out STD_LOGIC;
    p_0_in56_in : out STD_LOGIC;
    p_0_in33_in : out STD_LOGIC;
    cnt_reg_2 : out STD_LOGIC;
    p_0_in46_in : out STD_LOGIC;
    p_0_in39_in : out STD_LOGIC;
    p_0_in54_in : out STD_LOGIC;
    p_0_in26_in : out STD_LOGIC;
    cnt_reg_3 : out STD_LOGIC;
    p_0_in50_in : out STD_LOGIC;
    p_0_in42_in : out STD_LOGIC;
    p_0_in65_in : out STD_LOGIC;
    p_0_in35_in : out STD_LOGIC;
    sprite_green_p1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    life_control : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[10]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[14]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[7]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_19\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \sprite_x_reg[2]_8\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_20\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_9\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[7]_10\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_22\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \sprite_x_reg[2]_10\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_23\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_11\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[7]_11\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_25\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \sprite_x_reg[2]_12\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_26\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_13\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_27\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[7]_12\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_28\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \sprite_x_reg[2]_14\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_29\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_15\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_30\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[7]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_31\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \sprite_x_reg[2]_16\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_32\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_17\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_33\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[7]_14\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[12]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_34\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[2]_18\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_35\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_19\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_36\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[7]_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[6]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[12]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_37\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[2]_20\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_38\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_21\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_39\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[7]_16\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[6]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[12]_10\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_40\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[2]_22\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_41\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_23\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_42\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[7]_17\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[6]_10\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[12]_11\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_43\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[2]_24\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_44\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_25\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_45\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[7]_18\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[6]_11\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[12]_12\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_46\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[2]_26\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_47\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_27\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_48\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[7]_19\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[6]_12\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[12]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_49\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[2]_28\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_50\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_29\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_51\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[7]_20\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[6]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[12]_14\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_52\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[2]_30\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_53\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_31\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_54\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[7]_21\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[6]_14\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[12]_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_55\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[2]_32\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_56\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_33\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_57\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[7]_22\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[6]_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[12]_16\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_58\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[2]_34\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_59\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[2]_35\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_60\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    notcollision_reg_1_sp_1 : out STD_LOGIC;
    \sprite_x_reg[7]_23\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[5]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_16\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[12]_17\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_61\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[2]_36\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_62\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_63\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg[1]_0\ : out STD_LOGIC;
    \sprite_x_reg[7]_24\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[5]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_17\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[12]_18\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_64\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[2]_37\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_65\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_66\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[5]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_18\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[12]_19\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_67\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[0]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sw_1_sp_1 : out STD_LOGIC;
    \sprite_x_reg[15]_68\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[7]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[5]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_19\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[12]_20\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_69\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[2]_38\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    notcollision_reg_0_sp_1 : out STD_LOGIC;
    \sprite_x_reg[15]_70\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg[1]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \notcollision_reg[1]_2\ : out STD_LOGIC;
    \sprite_x_reg[7]_26\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[5]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_20\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[12]_21\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_71\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[2]_39\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[15]_72\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[15]_73\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_x_reg[7]_27\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[15]_74\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_sx_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[14]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[6]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[4]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_21\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[14]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[4]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sx_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[10]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[14]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[6]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[14]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[4]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_22\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[14]_10\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sx_reg[15]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[10]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[14]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[6]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[14]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[4]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_23\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[14]_11\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[4]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sx_reg[15]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[10]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[14]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[6]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[14]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[4]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_24\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[14]_12\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[4]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sx_reg[15]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[10]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[14]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[6]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[14]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[4]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_25\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[14]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[4]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sx_reg[15]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[10]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[14]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[6]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[14]_10\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[4]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_26\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[14]_14\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[4]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sx_reg[15]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[10]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[14]_11\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[6]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[14]_12\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[4]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_27\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[14]_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[4]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sx_reg[15]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[10]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[14]_13\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[6]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[14]_14\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[4]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_28\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[14]_16\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[4]_6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sx_reg[15]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[10]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[14]_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[6]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[14]_16\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[4]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_29\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[14]_17\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[4]_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sx_reg[15]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[10]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[14]_17\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[6]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[14]_18\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_x_reg[4]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[6]_30\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_x_reg[14]_18\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[4]_8\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_sx_reg[15]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_y_reg[10]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_y_reg[14]_19\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \life_control_reg[2]_0\ : out STD_LOGIC;
    p_0_in28_in : out STD_LOGIC;
    p_0_in30_in : out STD_LOGIC;
    v_sync : in STD_LOGIC;
    \bias_reg[4]_i_222\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \bias_reg[3]_i_2489\ : in STD_LOGIC;
    \bias_reg[3]_i_69\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bias_reg[3]_i_2925\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2480\ : in STD_LOGIC;
    btn1 : in STD_LOGIC;
    sprite_red_p1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[3]_i_11\ : in STD_LOGIC;
    \bias[3]_i_11_0\ : in STD_LOGIC;
    \bias_reg[3]_i_450\ : in STD_LOGIC;
    \bias_reg[3]_i_187\ : in STD_LOGIC;
    \bias_reg[3]_i_187_0\ : in STD_LOGIC;
    btn3 : in STD_LOGIC;
    btn2 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_76\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_450_0\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    notcollision_reg_i_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    notcollision_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_22\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_3__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_3__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cnt_reg_4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_59\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_3__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_3__1_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cnt_reg_5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_3__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_3__2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cnt_reg_6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_57\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[4]_i_222_0\ : in STD_LOGIC;
    \notcollision_reg_i_3__3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_3__3_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cnt_reg_7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[4]_i_53\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__4_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cnt_reg_8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_564\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sw : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \notcollision_reg_i_4__5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__5_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cnt_reg_9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_565\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1496\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__6_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cnt_reg_10 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_587\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__7_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cnt_reg_11 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_589\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__8_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cnt_reg_12 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_588\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__9_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cnt_reg_13 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_613\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__10_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cnt_reg_14 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_608\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__11_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cnt_reg_15 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_612\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg_i_4__12_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cnt_reg_16 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_603\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg[1]_3\ : in STD_LOGIC;
    \notcollision_reg[1]_i_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \notcollision_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_605\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg[1]_i_4__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \notcollision_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_604\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[4]_i_33__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[4]_i_33__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[4]_i_88\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[4]_i_88_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[4]_i_88_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias[4]_i_94\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \notcollision_reg[1]_i_4__3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \notcollision_reg[0]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[4]_i_208\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1137\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_x_reg[15]_i_3__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    finish_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bias_reg[3]_i_1801\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1801_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1106\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_632\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_301\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2480_0\ : in STD_LOGIC;
    \bias_reg[3]_i_1851\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1851_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1146\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_638\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_302\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2086\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2086_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1276\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_695\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_319\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2030\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2030_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1244\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_688\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_317\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2720\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2720_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_2039\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1246\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_689\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_1919\ : in STD_LOGIC;
    \bias_reg[3]_i_2566\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2566_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1917\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1184\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_673\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2498\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2498_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1873\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1164\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_667\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2532\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2532_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1895\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1174\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_670\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2668\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2668_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1983\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1214\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_682\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2600\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2600_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1939\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1194\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_676\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2634\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bias_reg[3]_i_2634_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bias_reg[3]_i_1961\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias_reg[3]_i_1204\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bias[3]_i_679\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_gfx : entity is "gfx";
end design_1_HDMI_TOP_0_0_gfx;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_gfx is
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^cnt_reg\ : STD_LOGIC;
  signal enemy1_n_23 : STD_LOGIC;
  signal enemy1_n_24 : STD_LOGIC;
  signal enemy1_n_25 : STD_LOGIC;
  signal enemy1_n_26 : STD_LOGIC;
  signal enemy1_n_38 : STD_LOGIC;
  signal enemy1_n_39 : STD_LOGIC;
  signal enemy1_n_40 : STD_LOGIC;
  signal enemy1_n_41 : STD_LOGIC;
  signal enemy1_n_42 : STD_LOGIC;
  signal enemy1_n_43 : STD_LOGIC;
  signal enemy1_n_44 : STD_LOGIC;
  signal enemy1_n_55 : STD_LOGIC;
  signal enemy1_n_56 : STD_LOGIC;
  signal enemy2_n_22 : STD_LOGIC;
  signal enemy2_n_23 : STD_LOGIC;
  signal enemy2_n_24 : STD_LOGIC;
  signal enemy2_n_25 : STD_LOGIC;
  signal enemy2_n_37 : STD_LOGIC;
  signal enemy2_n_38 : STD_LOGIC;
  signal enemy2_n_39 : STD_LOGIC;
  signal enemy2_n_40 : STD_LOGIC;
  signal enemy2_n_50 : STD_LOGIC;
  signal enemy3_n_23 : STD_LOGIC;
  signal enemy3_n_24 : STD_LOGIC;
  signal enemy3_n_25 : STD_LOGIC;
  signal enemy3_n_26 : STD_LOGIC;
  signal enemy3_n_38 : STD_LOGIC;
  signal enemy3_n_39 : STD_LOGIC;
  signal enemy3_n_40 : STD_LOGIC;
  signal enemy3_n_41 : STD_LOGIC;
  signal enemy3_n_42 : STD_LOGIC;
  signal enemy3_n_43 : STD_LOGIC;
  signal enemy3_n_44 : STD_LOGIC;
  signal enemy3_n_54 : STD_LOGIC;
  signal enemy3_n_55 : STD_LOGIC;
  signal enemy4_n_22 : STD_LOGIC;
  signal enemy4_n_23 : STD_LOGIC;
  signal enemy4_n_24 : STD_LOGIC;
  signal enemy4_n_25 : STD_LOGIC;
  signal enemy4_n_37 : STD_LOGIC;
  signal enemy4_n_38 : STD_LOGIC;
  signal enemy4_n_39 : STD_LOGIC;
  signal enemy4_n_40 : STD_LOGIC;
  signal enemy4_n_50 : STD_LOGIC;
  signal enemy4_n_51 : STD_LOGIC;
  signal enemy4_n_52 : STD_LOGIC;
  signal enemy5_n_23 : STD_LOGIC;
  signal enemy5_n_24 : STD_LOGIC;
  signal enemy5_n_25 : STD_LOGIC;
  signal enemy5_n_26 : STD_LOGIC;
  signal enemy5_n_38 : STD_LOGIC;
  signal enemy5_n_39 : STD_LOGIC;
  signal enemy5_n_40 : STD_LOGIC;
  signal enemy5_n_41 : STD_LOGIC;
  signal enemy5_n_42 : STD_LOGIC;
  signal enemy5_n_43 : STD_LOGIC;
  signal enemy5_n_44 : STD_LOGIC;
  signal enemy5_n_54 : STD_LOGIC;
  signal enemy5_n_55 : STD_LOGIC;
  signal enemy_projectile1_n_65 : STD_LOGIC;
  signal enemy_projectile1_n_66 : STD_LOGIC;
  signal enemy_projectile1_n_67 : STD_LOGIC;
  signal enemy_projectile1_n_68 : STD_LOGIC;
  signal enemy_projectile2_2_n_65 : STD_LOGIC;
  signal enemy_projectile2_2_n_66 : STD_LOGIC;
  signal enemy_projectile2_4_n_65 : STD_LOGIC;
  signal enemy_projectile2_4_n_66 : STD_LOGIC;
  signal enemy_projectile2_6_n_65 : STD_LOGIC;
  signal enemy_projectile2_6_n_66 : STD_LOGIC;
  signal enemy_projectile2_8_n_65 : STD_LOGIC;
  signal enemy_projectile2_8_n_66 : STD_LOGIC;
  signal enemy_projectile3_1_n_65 : STD_LOGIC;
  signal enemy_projectile3_1_n_66 : STD_LOGIC;
  signal enemy_projectile3_3_n_66 : STD_LOGIC;
  signal enemy_projectile3_3_n_67 : STD_LOGIC;
  signal enemy_projectile3_5_n_66 : STD_LOGIC;
  signal enemy_projectile3_n_65 : STD_LOGIC;
  signal enemy_projectile3_n_66 : STD_LOGIC;
  signal enemy_projectile5_n_65 : STD_LOGIC;
  signal enemy_projectile5_n_66 : STD_LOGIC;
  signal \^life_control\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal life_control0 : STD_LOGIC;
  signal life_control268_in : STD_LOGIC;
  signal life_control4 : STD_LOGIC;
  signal life_control4101_in : STD_LOGIC;
  signal life_control470_in : STD_LOGIC;
  signal life_control474_in : STD_LOGIC;
  signal life_control5100_in : STD_LOGIC;
  signal life_control6 : STD_LOGIC;
  signal life_control680_in : STD_LOGIC;
  signal life_control684_in : STD_LOGIC;
  signal life_control688_in : STD_LOGIC;
  signal life_control692_in : STD_LOGIC;
  signal life_control696_in : STD_LOGIC;
  signal \^notcollision\ : STD_LOGIC;
  signal notcollision1 : STD_LOGIC;
  signal notcollision1_10 : STD_LOGIC;
  signal notcollision1_12 : STD_LOGIC;
  signal notcollision1_14 : STD_LOGIC;
  signal notcollision1_16 : STD_LOGIC;
  signal notcollision1_18 : STD_LOGIC;
  signal notcollision1_20 : STD_LOGIC;
  signal notcollision1_22 : STD_LOGIC;
  signal notcollision1_24 : STD_LOGIC;
  signal notcollision1_26 : STD_LOGIC;
  signal notcollision1_28 : STD_LOGIC;
  signal notcollision1_30 : STD_LOGIC;
  signal notcollision1_8 : STD_LOGIC;
  signal notcollision2 : STD_LOGIC;
  signal notcollision25_in : STD_LOGIC;
  signal notcollision25_in_25 : STD_LOGIC;
  signal notcollision25_in_27 : STD_LOGIC;
  signal notcollision25_in_29 : STD_LOGIC;
  signal notcollision3 : STD_LOGIC;
  signal notcollision3_1 : STD_LOGIC;
  signal notcollision3_11 : STD_LOGIC;
  signal notcollision3_13 : STD_LOGIC;
  signal notcollision3_15 : STD_LOGIC;
  signal notcollision3_17 : STD_LOGIC;
  signal notcollision3_19 : STD_LOGIC;
  signal notcollision3_2 : STD_LOGIC;
  signal notcollision3_21 : STD_LOGIC;
  signal notcollision3_23 : STD_LOGIC;
  signal notcollision3_3 : STD_LOGIC;
  signal notcollision3_5 : STD_LOGIC;
  signal notcollision3_7 : STD_LOGIC;
  signal notcollision3_9 : STD_LOGIC;
  signal notcollision4 : STD_LOGIC;
  signal notcollision5 : STD_LOGIC;
  signal notcollision5_0 : STD_LOGIC;
  signal notcollision5_4 : STD_LOGIC;
  signal notcollision5_6 : STD_LOGIC;
  signal notcollision_reg_0_sn_1 : STD_LOGIC;
  signal notcollision_reg_1_sn_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 5 );
  signal player_n_18 : STD_LOGIC;
  signal player_n_19 : STD_LOGIC;
  signal player_n_20 : STD_LOGIC;
  signal player_n_30 : STD_LOGIC;
  signal player_n_31 : STD_LOGIC;
  signal player_n_32 : STD_LOGIC;
  signal player_n_33 : STD_LOGIC;
  signal player_n_34 : STD_LOGIC;
  signal player_n_35 : STD_LOGIC;
  signal player_n_36 : STD_LOGIC;
  signal player_n_37 : STD_LOGIC;
  signal player_n_38 : STD_LOGIC;
  signal player_n_39 : STD_LOGIC;
  signal player_n_40 : STD_LOGIC;
  signal player_n_41 : STD_LOGIC;
  signal player_n_42 : STD_LOGIC;
  signal player_n_43 : STD_LOGIC;
  signal player_n_44 : STD_LOGIC;
  signal player_n_45 : STD_LOGIC;
  signal player_n_46 : STD_LOGIC;
  signal player_n_47 : STD_LOGIC;
  signal player_n_48 : STD_LOGIC;
  signal player_n_49 : STD_LOGIC;
  signal player_n_50 : STD_LOGIC;
  signal player_n_51 : STD_LOGIC;
  signal player_n_52 : STD_LOGIC;
  signal player_n_53 : STD_LOGIC;
  signal player_n_54 : STD_LOGIC;
  signal player_n_55 : STD_LOGIC;
  signal player_n_56 : STD_LOGIC;
  signal player_n_57 : STD_LOGIC;
  signal player_n_58 : STD_LOGIC;
  signal player_n_59 : STD_LOGIC;
  signal player_n_60 : STD_LOGIC;
  signal player_n_61 : STD_LOGIC;
  signal player_n_62 : STD_LOGIC;
  signal player_n_63 : STD_LOGIC;
  signal player_n_64 : STD_LOGIC;
  signal player_n_65 : STD_LOGIC;
  signal player_n_66 : STD_LOGIC;
  signal player_n_67 : STD_LOGIC;
  signal player_n_68 : STD_LOGIC;
  signal player_n_69 : STD_LOGIC;
  signal player_projectile_n_101 : STD_LOGIC;
  signal player_projectile_n_102 : STD_LOGIC;
  signal player_projectile_n_103 : STD_LOGIC;
  signal player_projectile_n_105 : STD_LOGIC;
  signal player_projectile_n_107 : STD_LOGIC;
  signal player_projectile_n_108 : STD_LOGIC;
  signal player_projectile_n_109 : STD_LOGIC;
  signal player_projectile_n_111 : STD_LOGIC;
  signal player_projectile_n_113 : STD_LOGIC;
  signal player_projectile_n_114 : STD_LOGIC;
  signal player_projectile_n_115 : STD_LOGIC;
  signal player_projectile_n_117 : STD_LOGIC;
  signal player_projectile_n_119 : STD_LOGIC;
  signal player_projectile_n_120 : STD_LOGIC;
  signal player_projectile_n_121 : STD_LOGIC;
  signal player_projectile_n_123 : STD_LOGIC;
  signal player_projectile_n_125 : STD_LOGIC;
  signal player_projectile_n_126 : STD_LOGIC;
  signal player_projectile_n_127 : STD_LOGIC;
  signal player_projectile_n_129 : STD_LOGIC;
  signal player_projectile_n_131 : STD_LOGIC;
  signal player_projectile_n_132 : STD_LOGIC;
  signal player_projectile_n_133 : STD_LOGIC;
  signal player_projectile_n_135 : STD_LOGIC;
  signal player_projectile_n_137 : STD_LOGIC;
  signal player_projectile_n_138 : STD_LOGIC;
  signal player_projectile_n_139 : STD_LOGIC;
  signal player_projectile_n_141 : STD_LOGIC;
  signal player_projectile_n_144 : STD_LOGIC;
  signal player_projectile_n_145 : STD_LOGIC;
  signal player_projectile_n_146 : STD_LOGIC;
  signal player_projectile_n_147 : STD_LOGIC;
  signal player_projectile_n_149 : STD_LOGIC;
  signal player_projectile_n_36 : STD_LOGIC;
  signal player_projectile_n_37 : STD_LOGIC;
  signal player_projectile_n_38 : STD_LOGIC;
  signal player_projectile_n_39 : STD_LOGIC;
  signal player_projectile_n_40 : STD_LOGIC;
  signal player_projectile_n_41 : STD_LOGIC;
  signal player_projectile_n_42 : STD_LOGIC;
  signal player_projectile_n_43 : STD_LOGIC;
  signal player_projectile_n_44 : STD_LOGIC;
  signal player_projectile_n_45 : STD_LOGIC;
  signal player_projectile_n_46 : STD_LOGIC;
  signal player_projectile_n_47 : STD_LOGIC;
  signal player_projectile_n_50 : STD_LOGIC;
  signal player_projectile_n_51 : STD_LOGIC;
  signal player_projectile_n_52 : STD_LOGIC;
  signal player_projectile_n_53 : STD_LOGIC;
  signal player_projectile_n_54 : STD_LOGIC;
  signal player_projectile_n_57 : STD_LOGIC;
  signal player_projectile_n_58 : STD_LOGIC;
  signal player_projectile_n_59 : STD_LOGIC;
  signal player_projectile_n_60 : STD_LOGIC;
  signal player_projectile_n_61 : STD_LOGIC;
  signal player_projectile_n_64 : STD_LOGIC;
  signal player_projectile_n_65 : STD_LOGIC;
  signal player_projectile_n_66 : STD_LOGIC;
  signal player_projectile_n_67 : STD_LOGIC;
  signal player_projectile_n_68 : STD_LOGIC;
  signal player_projectile_n_71 : STD_LOGIC;
  signal player_projectile_n_72 : STD_LOGIC;
  signal player_projectile_n_73 : STD_LOGIC;
  signal player_projectile_n_75 : STD_LOGIC;
  signal player_projectile_n_77 : STD_LOGIC;
  signal player_projectile_n_78 : STD_LOGIC;
  signal player_projectile_n_79 : STD_LOGIC;
  signal player_projectile_n_81 : STD_LOGIC;
  signal player_projectile_n_83 : STD_LOGIC;
  signal player_projectile_n_84 : STD_LOGIC;
  signal player_projectile_n_85 : STD_LOGIC;
  signal player_projectile_n_87 : STD_LOGIC;
  signal player_projectile_n_89 : STD_LOGIC;
  signal player_projectile_n_90 : STD_LOGIC;
  signal player_projectile_n_91 : STD_LOGIC;
  signal player_projectile_n_93 : STD_LOGIC;
  signal player_projectile_n_95 : STD_LOGIC;
  signal player_projectile_n_96 : STD_LOGIC;
  signal player_projectile_n_97 : STD_LOGIC;
  signal player_projectile_n_99 : STD_LOGIC;
  signal score_e1 : STD_LOGIC;
  signal score_e2 : STD_LOGIC;
  signal score_e3 : STD_LOGIC;
  signal score_e4 : STD_LOGIC;
  signal score_e5 : STD_LOGIC;
  signal score_stage2_e1 : STD_LOGIC;
  signal score_stage2_e2 : STD_LOGIC;
  signal score_stage2_e3 : STD_LOGIC;
  signal score_stage2_e4 : STD_LOGIC;
  signal score_stage2_e5 : STD_LOGIC;
  signal score_stage2_e6 : STD_LOGIC;
  signal score_stage2_e7 : STD_LOGIC;
  signal score_stage2_e8 : STD_LOGIC;
  signal score_stage2_e9 : STD_LOGIC;
  signal score_stage3_e1 : STD_LOGIC;
  signal score_stage3_e2 : STD_LOGIC;
  signal score_stage3_e3 : STD_LOGIC;
  signal score_stage3_e4 : STD_LOGIC;
  signal score_stage3_e5 : STD_LOGIC;
  signal shoot_signal_e1 : STD_LOGIC;
  signal shoot_signal_e3 : STD_LOGIC;
  signal shoot_signal_e5 : STD_LOGIC;
  signal shoot_signal_stage2_e2 : STD_LOGIC;
  signal shoot_signal_stage2_e4 : STD_LOGIC;
  signal shoot_signal_stage2_e6 : STD_LOGIC;
  signal shoot_signal_stage2_e8 : STD_LOGIC;
  signal shoot_signal_stage3_e1 : STD_LOGIC;
  signal shoot_signal_stage3_e3 : STD_LOGIC;
  signal shoot_signal_stage3_e5 : STD_LOGIC;
  signal \^sprite_e1_x\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sprite_e3_x\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sprite_e5_x\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sprite_p1_x\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sprite_shoot_y_e1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sprite_shoot_y_e3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sprite_shoot_y_e5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sprite_shoot_y_stage2_e2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sprite_shoot_y_stage2_e4\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sprite_shoot_y_stage2_e6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sprite_shoot_y_stage2_e8\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sprite_shoot_y_stage3_e1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sprite_shoot_y_stage3_e3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sprite_shoot_y_stage3_e5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sprite_stage2_e2_x\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sprite_stage2_e4_x\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sprite_stage2_e6_x\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sprite_stage2_e8_x\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sprite_stage3_e1_x\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sprite_stage3_e3_x : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \^sprite_stage3_e5_x\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sprite_x_reg[0]\ : STD_LOGIC;
  signal \^sprite_x_reg[0]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[0]_1\ : STD_LOGIC;
  signal \^sprite_x_reg[0]_2\ : STD_LOGIC;
  signal \^sprite_x_reg[0]_3\ : STD_LOGIC;
  signal \^sprite_x_reg[0]_4\ : STD_LOGIC;
  signal \^sprite_x_reg[0]_5\ : STD_LOGIC;
  signal \^sprite_x_reg[0]_6\ : STD_LOGIC;
  signal \^sprite_x_reg[0]_7\ : STD_LOGIC;
  signal \^sprite_x_reg[10]\ : STD_LOGIC;
  signal \^sprite_x_reg[10]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[10]_1\ : STD_LOGIC;
  signal \^sprite_x_reg[10]_2\ : STD_LOGIC;
  signal \^sprite_x_reg[10]_3\ : STD_LOGIC;
  signal \^sprite_x_reg[10]_4\ : STD_LOGIC;
  signal \^sprite_x_reg[10]_5\ : STD_LOGIC;
  signal \^sprite_x_reg[10]_6\ : STD_LOGIC;
  signal \^sprite_x_reg[10]_7\ : STD_LOGIC;
  signal \^sprite_x_reg[11]\ : STD_LOGIC;
  signal \^sprite_x_reg[11]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[11]_1\ : STD_LOGIC;
  signal \^sprite_x_reg[11]_2\ : STD_LOGIC;
  signal \^sprite_x_reg[11]_3\ : STD_LOGIC;
  signal \^sprite_x_reg[11]_4\ : STD_LOGIC;
  signal \^sprite_x_reg[11]_5\ : STD_LOGIC;
  signal \^sprite_x_reg[11]_6\ : STD_LOGIC;
  signal \^sprite_x_reg[11]_7\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^sprite_x_reg[11]_8\ : STD_LOGIC;
  signal \^sprite_x_reg[12]\ : STD_LOGIC;
  signal \^sprite_x_reg[12]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[12]_1\ : STD_LOGIC;
  signal \^sprite_x_reg[12]_10\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_x_reg[12]_11\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_x_reg[12]_12\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_x_reg[12]_13\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_x_reg[12]_14\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_x_reg[12]_15\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_x_reg[12]_16\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_x_reg[12]_17\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_x_reg[12]_18\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_x_reg[12]_19\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_x_reg[12]_2\ : STD_LOGIC;
  signal \^sprite_x_reg[12]_20\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_x_reg[12]_21\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_x_reg[12]_3\ : STD_LOGIC;
  signal \^sprite_x_reg[12]_4\ : STD_LOGIC;
  signal \^sprite_x_reg[12]_5\ : STD_LOGIC;
  signal \^sprite_x_reg[12]_6\ : STD_LOGIC;
  signal \^sprite_x_reg[12]_7\ : STD_LOGIC;
  signal \^sprite_x_reg[12]_8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_x_reg[12]_9\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_x_reg[13]\ : STD_LOGIC;
  signal \^sprite_x_reg[13]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[13]_1\ : STD_LOGIC;
  signal \^sprite_x_reg[13]_2\ : STD_LOGIC;
  signal \^sprite_x_reg[13]_3\ : STD_LOGIC;
  signal \^sprite_x_reg[13]_4\ : STD_LOGIC;
  signal \^sprite_x_reg[13]_5\ : STD_LOGIC;
  signal \^sprite_x_reg[13]_6\ : STD_LOGIC;
  signal \^sprite_x_reg[13]_7\ : STD_LOGIC;
  signal \^sprite_x_reg[14]\ : STD_LOGIC;
  signal \^sprite_x_reg[14]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[14]_1\ : STD_LOGIC;
  signal \^sprite_x_reg[14]_2\ : STD_LOGIC;
  signal \^sprite_x_reg[14]_3\ : STD_LOGIC;
  signal \^sprite_x_reg[14]_4\ : STD_LOGIC;
  signal \^sprite_x_reg[14]_5\ : STD_LOGIC;
  signal \^sprite_x_reg[14]_6\ : STD_LOGIC;
  signal \^sprite_x_reg[14]_7\ : STD_LOGIC;
  signal \^sprite_x_reg[15]\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_1\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sprite_x_reg[15]_11\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sprite_x_reg[15]_12\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sprite_x_reg[15]_13\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sprite_x_reg[15]_14\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sprite_x_reg[15]_15\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sprite_x_reg[15]_16\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sprite_x_reg[15]_17\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sprite_x_reg[15]_18\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sprite_x_reg[15]_19\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^sprite_x_reg[15]_2\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_22\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^sprite_x_reg[15]_25\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^sprite_x_reg[15]_28\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^sprite_x_reg[15]_3\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_31\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^sprite_x_reg[15]_34\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sprite_x_reg[15]_37\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sprite_x_reg[15]_4\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_40\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sprite_x_reg[15]_43\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sprite_x_reg[15]_46\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sprite_x_reg[15]_49\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sprite_x_reg[15]_5\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_52\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sprite_x_reg[15]_55\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sprite_x_reg[15]_58\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sprite_x_reg[15]_6\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_61\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sprite_x_reg[15]_64\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sprite_x_reg[15]_67\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sprite_x_reg[15]_69\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sprite_x_reg[15]_7\ : STD_LOGIC;
  signal \^sprite_x_reg[15]_71\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sprite_x_reg[15]_8\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sprite_x_reg[15]_9\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sprite_x_reg[1]\ : STD_LOGIC;
  signal \^sprite_x_reg[1]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[1]_1\ : STD_LOGIC;
  signal \^sprite_x_reg[1]_2\ : STD_LOGIC;
  signal \^sprite_x_reg[1]_3\ : STD_LOGIC;
  signal \^sprite_x_reg[1]_4\ : STD_LOGIC;
  signal \^sprite_x_reg[1]_5\ : STD_LOGIC;
  signal \^sprite_x_reg[1]_6\ : STD_LOGIC;
  signal \^sprite_x_reg[1]_7\ : STD_LOGIC;
  signal \^sprite_x_reg[2]\ : STD_LOGIC;
  signal \^sprite_x_reg[2]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[2]_1\ : STD_LOGIC;
  signal \^sprite_x_reg[2]_2\ : STD_LOGIC;
  signal \^sprite_x_reg[2]_3\ : STD_LOGIC;
  signal \^sprite_x_reg[2]_4\ : STD_LOGIC;
  signal \^sprite_x_reg[2]_5\ : STD_LOGIC;
  signal \^sprite_x_reg[2]_6\ : STD_LOGIC;
  signal \^sprite_x_reg[2]_7\ : STD_LOGIC;
  signal \^sprite_x_reg[3]\ : STD_LOGIC;
  signal \^sprite_x_reg[3]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[3]_1\ : STD_LOGIC;
  signal \^sprite_x_reg[3]_2\ : STD_LOGIC;
  signal \^sprite_x_reg[3]_3\ : STD_LOGIC;
  signal \^sprite_x_reg[3]_4\ : STD_LOGIC;
  signal \^sprite_x_reg[3]_5\ : STD_LOGIC;
  signal \^sprite_x_reg[3]_6\ : STD_LOGIC;
  signal \^sprite_x_reg[3]_7\ : STD_LOGIC;
  signal \^sprite_x_reg[4]\ : STD_LOGIC;
  signal \^sprite_x_reg[4]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[4]_1\ : STD_LOGIC;
  signal \^sprite_x_reg[4]_2\ : STD_LOGIC;
  signal \^sprite_x_reg[4]_3\ : STD_LOGIC;
  signal \^sprite_x_reg[4]_4\ : STD_LOGIC;
  signal \^sprite_x_reg[4]_5\ : STD_LOGIC;
  signal \^sprite_x_reg[4]_6\ : STD_LOGIC;
  signal \^sprite_x_reg[4]_7\ : STD_LOGIC;
  signal \^sprite_x_reg[5]\ : STD_LOGIC;
  signal \^sprite_x_reg[5]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[5]_1\ : STD_LOGIC;
  signal \^sprite_x_reg[5]_2\ : STD_LOGIC;
  signal \^sprite_x_reg[5]_3\ : STD_LOGIC;
  signal \^sprite_x_reg[5]_4\ : STD_LOGIC;
  signal \^sprite_x_reg[5]_5\ : STD_LOGIC;
  signal \^sprite_x_reg[5]_6\ : STD_LOGIC;
  signal \^sprite_x_reg[5]_7\ : STD_LOGIC;
  signal \^sprite_x_reg[6]\ : STD_LOGIC;
  signal \^sprite_x_reg[6]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[6]_1\ : STD_LOGIC;
  signal \^sprite_x_reg[6]_10\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_x_reg[6]_11\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_x_reg[6]_12\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_x_reg[6]_13\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_x_reg[6]_14\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_x_reg[6]_15\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_x_reg[6]_16\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_x_reg[6]_17\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_x_reg[6]_18\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_x_reg[6]_19\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_x_reg[6]_2\ : STD_LOGIC;
  signal \^sprite_x_reg[6]_20\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_x_reg[6]_3\ : STD_LOGIC;
  signal \^sprite_x_reg[6]_4\ : STD_LOGIC;
  signal \^sprite_x_reg[6]_5\ : STD_LOGIC;
  signal \^sprite_x_reg[6]_6\ : STD_LOGIC;
  signal \^sprite_x_reg[6]_7\ : STD_LOGIC;
  signal \^sprite_x_reg[6]_8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_x_reg[6]_9\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sprite_x_reg[7]\ : STD_LOGIC;
  signal \^sprite_x_reg[7]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[7]_1\ : STD_LOGIC;
  signal \^sprite_x_reg[7]_2\ : STD_LOGIC;
  signal \^sprite_x_reg[7]_3\ : STD_LOGIC;
  signal \^sprite_x_reg[7]_4\ : STD_LOGIC;
  signal \^sprite_x_reg[7]_5\ : STD_LOGIC;
  signal \^sprite_x_reg[7]_6\ : STD_LOGIC;
  signal \^sprite_x_reg[7]_7\ : STD_LOGIC;
  signal \^sprite_x_reg[8]\ : STD_LOGIC;
  signal \^sprite_x_reg[8]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[8]_1\ : STD_LOGIC;
  signal \^sprite_x_reg[8]_2\ : STD_LOGIC;
  signal \^sprite_x_reg[8]_3\ : STD_LOGIC;
  signal \^sprite_x_reg[8]_4\ : STD_LOGIC;
  signal \^sprite_x_reg[8]_5\ : STD_LOGIC;
  signal \^sprite_x_reg[8]_6\ : STD_LOGIC;
  signal \^sprite_x_reg[8]_7\ : STD_LOGIC;
  signal \^sprite_x_reg[9]\ : STD_LOGIC;
  signal \^sprite_x_reg[9]_0\ : STD_LOGIC;
  signal \^sprite_x_reg[9]_1\ : STD_LOGIC;
  signal \^sprite_x_reg[9]_2\ : STD_LOGIC;
  signal \^sprite_x_reg[9]_3\ : STD_LOGIC;
  signal \^sprite_x_reg[9]_4\ : STD_LOGIC;
  signal \^sprite_x_reg[9]_5\ : STD_LOGIC;
  signal \^sprite_x_reg[9]_6\ : STD_LOGIC;
  signal \^sprite_x_reg[9]_7\ : STD_LOGIC;
  signal stage2_enemy1_n_22 : STD_LOGIC;
  signal stage2_enemy1_n_23 : STD_LOGIC;
  signal stage2_enemy1_n_24 : STD_LOGIC;
  signal stage2_enemy1_n_25 : STD_LOGIC;
  signal stage2_enemy1_n_30 : STD_LOGIC;
  signal stage2_enemy1_n_31 : STD_LOGIC;
  signal stage2_enemy1_n_32 : STD_LOGIC;
  signal stage2_enemy1_n_33 : STD_LOGIC;
  signal stage2_enemy1_n_49 : STD_LOGIC;
  signal stage2_enemy1_n_51 : STD_LOGIC;
  signal stage2_enemy2_n_23 : STD_LOGIC;
  signal stage2_enemy2_n_24 : STD_LOGIC;
  signal stage2_enemy2_n_25 : STD_LOGIC;
  signal stage2_enemy2_n_26 : STD_LOGIC;
  signal stage2_enemy2_n_27 : STD_LOGIC;
  signal stage2_enemy2_n_28 : STD_LOGIC;
  signal stage2_enemy2_n_29 : STD_LOGIC;
  signal stage2_enemy2_n_34 : STD_LOGIC;
  signal stage2_enemy2_n_35 : STD_LOGIC;
  signal stage2_enemy2_n_36 : STD_LOGIC;
  signal stage2_enemy2_n_37 : STD_LOGIC;
  signal stage2_enemy2_n_53 : STD_LOGIC;
  signal stage2_enemy2_n_55 : STD_LOGIC;
  signal stage2_enemy2_n_56 : STD_LOGIC;
  signal stage2_enemy3_n_22 : STD_LOGIC;
  signal stage2_enemy3_n_23 : STD_LOGIC;
  signal stage2_enemy3_n_24 : STD_LOGIC;
  signal stage2_enemy3_n_25 : STD_LOGIC;
  signal stage2_enemy3_n_30 : STD_LOGIC;
  signal stage2_enemy3_n_31 : STD_LOGIC;
  signal stage2_enemy3_n_32 : STD_LOGIC;
  signal stage2_enemy3_n_33 : STD_LOGIC;
  signal stage2_enemy3_n_49 : STD_LOGIC;
  signal stage2_enemy3_n_51 : STD_LOGIC;
  signal stage2_enemy4_n_23 : STD_LOGIC;
  signal stage2_enemy4_n_24 : STD_LOGIC;
  signal stage2_enemy4_n_25 : STD_LOGIC;
  signal stage2_enemy4_n_26 : STD_LOGIC;
  signal stage2_enemy4_n_27 : STD_LOGIC;
  signal stage2_enemy4_n_28 : STD_LOGIC;
  signal stage2_enemy4_n_29 : STD_LOGIC;
  signal stage2_enemy4_n_34 : STD_LOGIC;
  signal stage2_enemy4_n_35 : STD_LOGIC;
  signal stage2_enemy4_n_36 : STD_LOGIC;
  signal stage2_enemy4_n_37 : STD_LOGIC;
  signal stage2_enemy4_n_53 : STD_LOGIC;
  signal stage2_enemy4_n_55 : STD_LOGIC;
  signal stage2_enemy5_n_18 : STD_LOGIC;
  signal stage2_enemy5_n_19 : STD_LOGIC;
  signal stage2_enemy5_n_25 : STD_LOGIC;
  signal stage2_enemy5_n_26 : STD_LOGIC;
  signal stage2_enemy5_n_27 : STD_LOGIC;
  signal stage2_enemy5_n_28 : STD_LOGIC;
  signal stage2_enemy5_n_33 : STD_LOGIC;
  signal stage2_enemy5_n_34 : STD_LOGIC;
  signal stage2_enemy5_n_35 : STD_LOGIC;
  signal stage2_enemy5_n_36 : STD_LOGIC;
  signal stage2_enemy5_n_52 : STD_LOGIC;
  signal stage2_enemy5_n_54 : STD_LOGIC;
  signal stage2_enemy6_n_23 : STD_LOGIC;
  signal stage2_enemy6_n_24 : STD_LOGIC;
  signal stage2_enemy6_n_25 : STD_LOGIC;
  signal stage2_enemy6_n_26 : STD_LOGIC;
  signal stage2_enemy6_n_27 : STD_LOGIC;
  signal stage2_enemy6_n_28 : STD_LOGIC;
  signal stage2_enemy6_n_29 : STD_LOGIC;
  signal stage2_enemy6_n_34 : STD_LOGIC;
  signal stage2_enemy6_n_35 : STD_LOGIC;
  signal stage2_enemy6_n_36 : STD_LOGIC;
  signal stage2_enemy6_n_37 : STD_LOGIC;
  signal stage2_enemy6_n_53 : STD_LOGIC;
  signal stage2_enemy6_n_55 : STD_LOGIC;
  signal stage2_enemy6_n_56 : STD_LOGIC;
  signal stage2_enemy7_n_20 : STD_LOGIC;
  signal stage2_enemy7_n_25 : STD_LOGIC;
  signal stage2_enemy7_n_43 : STD_LOGIC;
  signal stage2_enemy7_n_44 : STD_LOGIC;
  signal stage2_enemy7_n_45 : STD_LOGIC;
  signal stage2_enemy7_n_46 : STD_LOGIC;
  signal stage2_enemy7_n_51 : STD_LOGIC;
  signal stage2_enemy7_n_52 : STD_LOGIC;
  signal stage2_enemy7_n_53 : STD_LOGIC;
  signal stage2_enemy7_n_54 : STD_LOGIC;
  signal stage2_enemy7_n_70 : STD_LOGIC;
  signal stage2_enemy8_n_23 : STD_LOGIC;
  signal stage2_enemy8_n_24 : STD_LOGIC;
  signal stage2_enemy8_n_25 : STD_LOGIC;
  signal stage2_enemy8_n_26 : STD_LOGIC;
  signal stage2_enemy8_n_27 : STD_LOGIC;
  signal stage2_enemy8_n_28 : STD_LOGIC;
  signal stage2_enemy8_n_29 : STD_LOGIC;
  signal stage2_enemy8_n_34 : STD_LOGIC;
  signal stage2_enemy8_n_35 : STD_LOGIC;
  signal stage2_enemy8_n_36 : STD_LOGIC;
  signal stage2_enemy8_n_37 : STD_LOGIC;
  signal stage2_enemy8_n_53 : STD_LOGIC;
  signal stage2_enemy8_n_55 : STD_LOGIC;
  signal stage2_enemy8_n_56 : STD_LOGIC;
  signal stage2_enemy8_n_57 : STD_LOGIC;
  signal stage2_enemy9_n_22 : STD_LOGIC;
  signal stage2_enemy9_n_23 : STD_LOGIC;
  signal stage2_enemy9_n_24 : STD_LOGIC;
  signal stage2_enemy9_n_25 : STD_LOGIC;
  signal stage2_enemy9_n_30 : STD_LOGIC;
  signal stage2_enemy9_n_31 : STD_LOGIC;
  signal stage2_enemy9_n_32 : STD_LOGIC;
  signal stage2_enemy9_n_33 : STD_LOGIC;
  signal stage2_enemy9_n_49 : STD_LOGIC;
  signal stage2_enemy9_n_51 : STD_LOGIC;
  signal stage3_enemy1_n_19 : STD_LOGIC;
  signal stage3_enemy1_n_20 : STD_LOGIC;
  signal stage3_enemy1_n_21 : STD_LOGIC;
  signal stage3_enemy1_n_25 : STD_LOGIC;
  signal stage3_enemy1_n_26 : STD_LOGIC;
  signal stage3_enemy1_n_27 : STD_LOGIC;
  signal stage3_enemy1_n_28 : STD_LOGIC;
  signal stage3_enemy1_n_33 : STD_LOGIC;
  signal stage3_enemy1_n_34 : STD_LOGIC;
  signal stage3_enemy1_n_35 : STD_LOGIC;
  signal stage3_enemy1_n_36 : STD_LOGIC;
  signal stage3_enemy1_n_50 : STD_LOGIC;
  signal stage3_enemy1_n_52 : STD_LOGIC;
  signal stage3_enemy1_n_54 : STD_LOGIC;
  signal stage3_enemy2_n_21 : STD_LOGIC;
  signal stage3_enemy2_n_22 : STD_LOGIC;
  signal stage3_enemy2_n_23 : STD_LOGIC;
  signal stage3_enemy2_n_24 : STD_LOGIC;
  signal stage3_enemy2_n_29 : STD_LOGIC;
  signal stage3_enemy2_n_30 : STD_LOGIC;
  signal stage3_enemy2_n_31 : STD_LOGIC;
  signal stage3_enemy2_n_32 : STD_LOGIC;
  signal stage3_enemy2_n_46 : STD_LOGIC;
  signal stage3_enemy3_n_19 : STD_LOGIC;
  signal stage3_enemy3_n_20 : STD_LOGIC;
  signal stage3_enemy3_n_21 : STD_LOGIC;
  signal stage3_enemy3_n_22 : STD_LOGIC;
  signal stage3_enemy3_n_23 : STD_LOGIC;
  signal stage3_enemy3_n_28 : STD_LOGIC;
  signal stage3_enemy3_n_38 : STD_LOGIC;
  signal stage3_enemy3_n_39 : STD_LOGIC;
  signal stage3_enemy4_n_21 : STD_LOGIC;
  signal stage3_enemy4_n_22 : STD_LOGIC;
  signal stage3_enemy4_n_23 : STD_LOGIC;
  signal stage3_enemy4_n_25 : STD_LOGIC;
  signal stage3_enemy4_n_27 : STD_LOGIC;
  signal stage3_enemy4_n_28 : STD_LOGIC;
  signal stage3_enemy4_n_29 : STD_LOGIC;
  signal stage3_enemy4_n_34 : STD_LOGIC;
  signal stage3_enemy5_n_24 : STD_LOGIC;
  signal stage3_enemy5_n_25 : STD_LOGIC;
  signal stage3_enemy5_n_26 : STD_LOGIC;
  signal stage3_enemy5_n_27 : STD_LOGIC;
  signal stage3_enemy5_n_28 : STD_LOGIC;
  signal stage3_enemy5_n_29 : STD_LOGIC;
  signal stage3_enemy5_n_30 : STD_LOGIC;
  signal stage3_enemy5_n_35 : STD_LOGIC;
  signal stage3_enemy5_n_36 : STD_LOGIC;
  signal stage3_enemy5_n_37 : STD_LOGIC;
  signal stage3_enemy5_n_38 : STD_LOGIC;
  signal stage3_enemy5_n_52 : STD_LOGIC;
  signal stage3_enemy5_n_54 : STD_LOGIC;
  signal stage3_enemy5_n_55 : STD_LOGIC;
  signal stage3_enemy5_n_56 : STD_LOGIC;
  signal sw_1_sn_1 : STD_LOGIC;
  signal total_score : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bias[3]_i_628\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \life_control[2]_i_5\ : label is "soft_lutpair225";
begin
  O(3 downto 0) <= \^o\(3 downto 0);
  cnt_reg <= \^cnt_reg\;
  life_control(2 downto 0) <= \^life_control\(2 downto 0);
  notcollision <= \^notcollision\;
  notcollision_reg_0_sp_1 <= notcollision_reg_0_sn_1;
  notcollision_reg_1_sp_1 <= notcollision_reg_1_sn_1;
  sprite_e1_x(15 downto 0) <= \^sprite_e1_x\(15 downto 0);
  sprite_e3_x(15 downto 0) <= \^sprite_e3_x\(15 downto 0);
  sprite_e5_x(15 downto 0) <= \^sprite_e5_x\(15 downto 0);
  sprite_p1_x(15 downto 0) <= \^sprite_p1_x\(15 downto 0);
  sprite_shoot_y_e1(15 downto 0) <= \^sprite_shoot_y_e1\(15 downto 0);
  sprite_shoot_y_e3(15 downto 0) <= \^sprite_shoot_y_e3\(15 downto 0);
  sprite_shoot_y_e5(15 downto 0) <= \^sprite_shoot_y_e5\(15 downto 0);
  sprite_shoot_y_stage2_e2(15 downto 0) <= \^sprite_shoot_y_stage2_e2\(15 downto 0);
  sprite_shoot_y_stage2_e4(15 downto 0) <= \^sprite_shoot_y_stage2_e4\(15 downto 0);
  sprite_shoot_y_stage2_e6(15 downto 0) <= \^sprite_shoot_y_stage2_e6\(15 downto 0);
  sprite_shoot_y_stage2_e8(15 downto 0) <= \^sprite_shoot_y_stage2_e8\(15 downto 0);
  sprite_shoot_y_stage3_e1(15 downto 0) <= \^sprite_shoot_y_stage3_e1\(15 downto 0);
  sprite_shoot_y_stage3_e3(15 downto 0) <= \^sprite_shoot_y_stage3_e3\(15 downto 0);
  sprite_shoot_y_stage3_e5(15 downto 0) <= \^sprite_shoot_y_stage3_e5\(15 downto 0);
  sprite_stage2_e2_x(15 downto 0) <= \^sprite_stage2_e2_x\(15 downto 0);
  sprite_stage2_e4_x(15 downto 0) <= \^sprite_stage2_e4_x\(15 downto 0);
  sprite_stage2_e6_x(15 downto 0) <= \^sprite_stage2_e6_x\(15 downto 0);
  sprite_stage2_e8_x(15 downto 0) <= \^sprite_stage2_e8_x\(15 downto 0);
  sprite_stage3_e1_x(15 downto 0) <= \^sprite_stage3_e1_x\(15 downto 0);
  sprite_stage3_e5_x(15 downto 0) <= \^sprite_stage3_e5_x\(15 downto 0);
  \sprite_x_reg[0]\ <= \^sprite_x_reg[0]\;
  \sprite_x_reg[0]_0\ <= \^sprite_x_reg[0]_0\;
  \sprite_x_reg[0]_1\ <= \^sprite_x_reg[0]_1\;
  \sprite_x_reg[0]_2\ <= \^sprite_x_reg[0]_2\;
  \sprite_x_reg[0]_3\ <= \^sprite_x_reg[0]_3\;
  \sprite_x_reg[0]_4\ <= \^sprite_x_reg[0]_4\;
  \sprite_x_reg[0]_5\ <= \^sprite_x_reg[0]_5\;
  \sprite_x_reg[0]_6\ <= \^sprite_x_reg[0]_6\;
  \sprite_x_reg[0]_7\ <= \^sprite_x_reg[0]_7\;
  \sprite_x_reg[10]\ <= \^sprite_x_reg[10]\;
  \sprite_x_reg[10]_0\ <= \^sprite_x_reg[10]_0\;
  \sprite_x_reg[10]_1\ <= \^sprite_x_reg[10]_1\;
  \sprite_x_reg[10]_2\ <= \^sprite_x_reg[10]_2\;
  \sprite_x_reg[10]_3\ <= \^sprite_x_reg[10]_3\;
  \sprite_x_reg[10]_4\ <= \^sprite_x_reg[10]_4\;
  \sprite_x_reg[10]_5\ <= \^sprite_x_reg[10]_5\;
  \sprite_x_reg[10]_6\ <= \^sprite_x_reg[10]_6\;
  \sprite_x_reg[10]_7\ <= \^sprite_x_reg[10]_7\;
  \sprite_x_reg[11]\ <= \^sprite_x_reg[11]\;
  \sprite_x_reg[11]_0\ <= \^sprite_x_reg[11]_0\;
  \sprite_x_reg[11]_1\ <= \^sprite_x_reg[11]_1\;
  \sprite_x_reg[11]_2\ <= \^sprite_x_reg[11]_2\;
  \sprite_x_reg[11]_3\ <= \^sprite_x_reg[11]_3\;
  \sprite_x_reg[11]_4\ <= \^sprite_x_reg[11]_4\;
  \sprite_x_reg[11]_5\ <= \^sprite_x_reg[11]_5\;
  \sprite_x_reg[11]_6\ <= \^sprite_x_reg[11]_6\;
  \sprite_x_reg[11]_7\(9 downto 0) <= \^sprite_x_reg[11]_7\(9 downto 0);
  \sprite_x_reg[11]_8\ <= \^sprite_x_reg[11]_8\;
  \sprite_x_reg[12]\ <= \^sprite_x_reg[12]\;
  \sprite_x_reg[12]_0\ <= \^sprite_x_reg[12]_0\;
  \sprite_x_reg[12]_1\ <= \^sprite_x_reg[12]_1\;
  \sprite_x_reg[12]_10\(3 downto 0) <= \^sprite_x_reg[12]_10\(3 downto 0);
  \sprite_x_reg[12]_11\(3 downto 0) <= \^sprite_x_reg[12]_11\(3 downto 0);
  \sprite_x_reg[12]_12\(3 downto 0) <= \^sprite_x_reg[12]_12\(3 downto 0);
  \sprite_x_reg[12]_13\(3 downto 0) <= \^sprite_x_reg[12]_13\(3 downto 0);
  \sprite_x_reg[12]_14\(3 downto 0) <= \^sprite_x_reg[12]_14\(3 downto 0);
  \sprite_x_reg[12]_15\(3 downto 0) <= \^sprite_x_reg[12]_15\(3 downto 0);
  \sprite_x_reg[12]_16\(3 downto 0) <= \^sprite_x_reg[12]_16\(3 downto 0);
  \sprite_x_reg[12]_17\(3 downto 0) <= \^sprite_x_reg[12]_17\(3 downto 0);
  \sprite_x_reg[12]_18\(3 downto 0) <= \^sprite_x_reg[12]_18\(3 downto 0);
  \sprite_x_reg[12]_19\(3 downto 0) <= \^sprite_x_reg[12]_19\(3 downto 0);
  \sprite_x_reg[12]_2\ <= \^sprite_x_reg[12]_2\;
  \sprite_x_reg[12]_20\(3 downto 0) <= \^sprite_x_reg[12]_20\(3 downto 0);
  \sprite_x_reg[12]_21\(3 downto 0) <= \^sprite_x_reg[12]_21\(3 downto 0);
  \sprite_x_reg[12]_3\ <= \^sprite_x_reg[12]_3\;
  \sprite_x_reg[12]_4\ <= \^sprite_x_reg[12]_4\;
  \sprite_x_reg[12]_5\ <= \^sprite_x_reg[12]_5\;
  \sprite_x_reg[12]_6\ <= \^sprite_x_reg[12]_6\;
  \sprite_x_reg[12]_7\ <= \^sprite_x_reg[12]_7\;
  \sprite_x_reg[12]_8\(3 downto 0) <= \^sprite_x_reg[12]_8\(3 downto 0);
  \sprite_x_reg[12]_9\(3 downto 0) <= \^sprite_x_reg[12]_9\(3 downto 0);
  \sprite_x_reg[13]\ <= \^sprite_x_reg[13]\;
  \sprite_x_reg[13]_0\ <= \^sprite_x_reg[13]_0\;
  \sprite_x_reg[13]_1\ <= \^sprite_x_reg[13]_1\;
  \sprite_x_reg[13]_2\ <= \^sprite_x_reg[13]_2\;
  \sprite_x_reg[13]_3\ <= \^sprite_x_reg[13]_3\;
  \sprite_x_reg[13]_4\ <= \^sprite_x_reg[13]_4\;
  \sprite_x_reg[13]_5\ <= \^sprite_x_reg[13]_5\;
  \sprite_x_reg[13]_6\ <= \^sprite_x_reg[13]_6\;
  \sprite_x_reg[13]_7\ <= \^sprite_x_reg[13]_7\;
  \sprite_x_reg[14]\ <= \^sprite_x_reg[14]\;
  \sprite_x_reg[14]_0\ <= \^sprite_x_reg[14]_0\;
  \sprite_x_reg[14]_1\ <= \^sprite_x_reg[14]_1\;
  \sprite_x_reg[14]_2\ <= \^sprite_x_reg[14]_2\;
  \sprite_x_reg[14]_3\ <= \^sprite_x_reg[14]_3\;
  \sprite_x_reg[14]_4\ <= \^sprite_x_reg[14]_4\;
  \sprite_x_reg[14]_5\ <= \^sprite_x_reg[14]_5\;
  \sprite_x_reg[14]_6\ <= \^sprite_x_reg[14]_6\;
  \sprite_x_reg[14]_7\ <= \^sprite_x_reg[14]_7\;
  \sprite_x_reg[15]\ <= \^sprite_x_reg[15]\;
  \sprite_x_reg[15]_0\ <= \^sprite_x_reg[15]_0\;
  \sprite_x_reg[15]_1\ <= \^sprite_x_reg[15]_1\;
  \sprite_x_reg[15]_10\(15 downto 0) <= \^sprite_x_reg[15]_10\(15 downto 0);
  \sprite_x_reg[15]_11\(15 downto 0) <= \^sprite_x_reg[15]_11\(15 downto 0);
  \sprite_x_reg[15]_12\(15 downto 0) <= \^sprite_x_reg[15]_12\(15 downto 0);
  \sprite_x_reg[15]_13\(15 downto 0) <= \^sprite_x_reg[15]_13\(15 downto 0);
  \sprite_x_reg[15]_14\(15 downto 0) <= \^sprite_x_reg[15]_14\(15 downto 0);
  \sprite_x_reg[15]_15\(15 downto 0) <= \^sprite_x_reg[15]_15\(15 downto 0);
  \sprite_x_reg[15]_16\(15 downto 0) <= \^sprite_x_reg[15]_16\(15 downto 0);
  \sprite_x_reg[15]_17\(15 downto 0) <= \^sprite_x_reg[15]_17\(15 downto 0);
  \sprite_x_reg[15]_18\(15 downto 0) <= \^sprite_x_reg[15]_18\(15 downto 0);
  \sprite_x_reg[15]_19\(10 downto 0) <= \^sprite_x_reg[15]_19\(10 downto 0);
  \sprite_x_reg[15]_2\ <= \^sprite_x_reg[15]_2\;
  \sprite_x_reg[15]_22\(10 downto 0) <= \^sprite_x_reg[15]_22\(10 downto 0);
  \sprite_x_reg[15]_25\(10 downto 0) <= \^sprite_x_reg[15]_25\(10 downto 0);
  \sprite_x_reg[15]_28\(10 downto 0) <= \^sprite_x_reg[15]_28\(10 downto 0);
  \sprite_x_reg[15]_3\ <= \^sprite_x_reg[15]_3\;
  \sprite_x_reg[15]_31\(10 downto 0) <= \^sprite_x_reg[15]_31\(10 downto 0);
  \sprite_x_reg[15]_34\(2 downto 0) <= \^sprite_x_reg[15]_34\(2 downto 0);
  \sprite_x_reg[15]_37\(2 downto 0) <= \^sprite_x_reg[15]_37\(2 downto 0);
  \sprite_x_reg[15]_4\ <= \^sprite_x_reg[15]_4\;
  \sprite_x_reg[15]_40\(2 downto 0) <= \^sprite_x_reg[15]_40\(2 downto 0);
  \sprite_x_reg[15]_43\(2 downto 0) <= \^sprite_x_reg[15]_43\(2 downto 0);
  \sprite_x_reg[15]_46\(2 downto 0) <= \^sprite_x_reg[15]_46\(2 downto 0);
  \sprite_x_reg[15]_49\(2 downto 0) <= \^sprite_x_reg[15]_49\(2 downto 0);
  \sprite_x_reg[15]_5\ <= \^sprite_x_reg[15]_5\;
  \sprite_x_reg[15]_52\(2 downto 0) <= \^sprite_x_reg[15]_52\(2 downto 0);
  \sprite_x_reg[15]_55\(2 downto 0) <= \^sprite_x_reg[15]_55\(2 downto 0);
  \sprite_x_reg[15]_58\(2 downto 0) <= \^sprite_x_reg[15]_58\(2 downto 0);
  \sprite_x_reg[15]_6\ <= \^sprite_x_reg[15]_6\;
  \sprite_x_reg[15]_61\(2 downto 0) <= \^sprite_x_reg[15]_61\(2 downto 0);
  \sprite_x_reg[15]_64\(2 downto 0) <= \^sprite_x_reg[15]_64\(2 downto 0);
  \sprite_x_reg[15]_67\(2 downto 0) <= \^sprite_x_reg[15]_67\(2 downto 0);
  \sprite_x_reg[15]_69\(2 downto 0) <= \^sprite_x_reg[15]_69\(2 downto 0);
  \sprite_x_reg[15]_7\ <= \^sprite_x_reg[15]_7\;
  \sprite_x_reg[15]_71\(2 downto 0) <= \^sprite_x_reg[15]_71\(2 downto 0);
  \sprite_x_reg[15]_8\(15 downto 0) <= \^sprite_x_reg[15]_8\(15 downto 0);
  \sprite_x_reg[15]_9\(15 downto 0) <= \^sprite_x_reg[15]_9\(15 downto 0);
  \sprite_x_reg[1]\ <= \^sprite_x_reg[1]\;
  \sprite_x_reg[1]_0\ <= \^sprite_x_reg[1]_0\;
  \sprite_x_reg[1]_1\ <= \^sprite_x_reg[1]_1\;
  \sprite_x_reg[1]_2\ <= \^sprite_x_reg[1]_2\;
  \sprite_x_reg[1]_3\ <= \^sprite_x_reg[1]_3\;
  \sprite_x_reg[1]_4\ <= \^sprite_x_reg[1]_4\;
  \sprite_x_reg[1]_5\ <= \^sprite_x_reg[1]_5\;
  \sprite_x_reg[1]_6\ <= \^sprite_x_reg[1]_6\;
  \sprite_x_reg[1]_7\ <= \^sprite_x_reg[1]_7\;
  \sprite_x_reg[2]\ <= \^sprite_x_reg[2]\;
  \sprite_x_reg[2]_0\ <= \^sprite_x_reg[2]_0\;
  \sprite_x_reg[2]_1\ <= \^sprite_x_reg[2]_1\;
  \sprite_x_reg[2]_2\ <= \^sprite_x_reg[2]_2\;
  \sprite_x_reg[2]_3\ <= \^sprite_x_reg[2]_3\;
  \sprite_x_reg[2]_4\ <= \^sprite_x_reg[2]_4\;
  \sprite_x_reg[2]_5\ <= \^sprite_x_reg[2]_5\;
  \sprite_x_reg[2]_6\ <= \^sprite_x_reg[2]_6\;
  \sprite_x_reg[2]_7\ <= \^sprite_x_reg[2]_7\;
  \sprite_x_reg[3]\ <= \^sprite_x_reg[3]\;
  \sprite_x_reg[3]_0\ <= \^sprite_x_reg[3]_0\;
  \sprite_x_reg[3]_1\ <= \^sprite_x_reg[3]_1\;
  \sprite_x_reg[3]_2\ <= \^sprite_x_reg[3]_2\;
  \sprite_x_reg[3]_3\ <= \^sprite_x_reg[3]_3\;
  \sprite_x_reg[3]_4\ <= \^sprite_x_reg[3]_4\;
  \sprite_x_reg[3]_5\ <= \^sprite_x_reg[3]_5\;
  \sprite_x_reg[3]_6\ <= \^sprite_x_reg[3]_6\;
  \sprite_x_reg[3]_7\ <= \^sprite_x_reg[3]_7\;
  \sprite_x_reg[4]\ <= \^sprite_x_reg[4]\;
  \sprite_x_reg[4]_0\ <= \^sprite_x_reg[4]_0\;
  \sprite_x_reg[4]_1\ <= \^sprite_x_reg[4]_1\;
  \sprite_x_reg[4]_2\ <= \^sprite_x_reg[4]_2\;
  \sprite_x_reg[4]_3\ <= \^sprite_x_reg[4]_3\;
  \sprite_x_reg[4]_4\ <= \^sprite_x_reg[4]_4\;
  \sprite_x_reg[4]_5\ <= \^sprite_x_reg[4]_5\;
  \sprite_x_reg[4]_6\ <= \^sprite_x_reg[4]_6\;
  \sprite_x_reg[4]_7\ <= \^sprite_x_reg[4]_7\;
  \sprite_x_reg[5]\ <= \^sprite_x_reg[5]\;
  \sprite_x_reg[5]_0\ <= \^sprite_x_reg[5]_0\;
  \sprite_x_reg[5]_1\ <= \^sprite_x_reg[5]_1\;
  \sprite_x_reg[5]_2\ <= \^sprite_x_reg[5]_2\;
  \sprite_x_reg[5]_3\ <= \^sprite_x_reg[5]_3\;
  \sprite_x_reg[5]_4\ <= \^sprite_x_reg[5]_4\;
  \sprite_x_reg[5]_5\ <= \^sprite_x_reg[5]_5\;
  \sprite_x_reg[5]_6\ <= \^sprite_x_reg[5]_6\;
  \sprite_x_reg[5]_7\ <= \^sprite_x_reg[5]_7\;
  \sprite_x_reg[6]\ <= \^sprite_x_reg[6]\;
  \sprite_x_reg[6]_0\ <= \^sprite_x_reg[6]_0\;
  \sprite_x_reg[6]_1\ <= \^sprite_x_reg[6]_1\;
  \sprite_x_reg[6]_10\(3 downto 0) <= \^sprite_x_reg[6]_10\(3 downto 0);
  \sprite_x_reg[6]_11\(3 downto 0) <= \^sprite_x_reg[6]_11\(3 downto 0);
  \sprite_x_reg[6]_12\(3 downto 0) <= \^sprite_x_reg[6]_12\(3 downto 0);
  \sprite_x_reg[6]_13\(3 downto 0) <= \^sprite_x_reg[6]_13\(3 downto 0);
  \sprite_x_reg[6]_14\(3 downto 0) <= \^sprite_x_reg[6]_14\(3 downto 0);
  \sprite_x_reg[6]_15\(3 downto 0) <= \^sprite_x_reg[6]_15\(3 downto 0);
  \sprite_x_reg[6]_16\(3 downto 0) <= \^sprite_x_reg[6]_16\(3 downto 0);
  \sprite_x_reg[6]_17\(3 downto 0) <= \^sprite_x_reg[6]_17\(3 downto 0);
  \sprite_x_reg[6]_18\(3 downto 0) <= \^sprite_x_reg[6]_18\(3 downto 0);
  \sprite_x_reg[6]_19\(3 downto 0) <= \^sprite_x_reg[6]_19\(3 downto 0);
  \sprite_x_reg[6]_2\ <= \^sprite_x_reg[6]_2\;
  \sprite_x_reg[6]_20\(3 downto 0) <= \^sprite_x_reg[6]_20\(3 downto 0);
  \sprite_x_reg[6]_3\ <= \^sprite_x_reg[6]_3\;
  \sprite_x_reg[6]_4\ <= \^sprite_x_reg[6]_4\;
  \sprite_x_reg[6]_5\ <= \^sprite_x_reg[6]_5\;
  \sprite_x_reg[6]_6\ <= \^sprite_x_reg[6]_6\;
  \sprite_x_reg[6]_7\ <= \^sprite_x_reg[6]_7\;
  \sprite_x_reg[6]_8\(3 downto 0) <= \^sprite_x_reg[6]_8\(3 downto 0);
  \sprite_x_reg[6]_9\(3 downto 0) <= \^sprite_x_reg[6]_9\(3 downto 0);
  \sprite_x_reg[7]\ <= \^sprite_x_reg[7]\;
  \sprite_x_reg[7]_0\ <= \^sprite_x_reg[7]_0\;
  \sprite_x_reg[7]_1\ <= \^sprite_x_reg[7]_1\;
  \sprite_x_reg[7]_2\ <= \^sprite_x_reg[7]_2\;
  \sprite_x_reg[7]_3\ <= \^sprite_x_reg[7]_3\;
  \sprite_x_reg[7]_4\ <= \^sprite_x_reg[7]_4\;
  \sprite_x_reg[7]_5\ <= \^sprite_x_reg[7]_5\;
  \sprite_x_reg[7]_6\ <= \^sprite_x_reg[7]_6\;
  \sprite_x_reg[7]_7\ <= \^sprite_x_reg[7]_7\;
  \sprite_x_reg[8]\ <= \^sprite_x_reg[8]\;
  \sprite_x_reg[8]_0\ <= \^sprite_x_reg[8]_0\;
  \sprite_x_reg[8]_1\ <= \^sprite_x_reg[8]_1\;
  \sprite_x_reg[8]_2\ <= \^sprite_x_reg[8]_2\;
  \sprite_x_reg[8]_3\ <= \^sprite_x_reg[8]_3\;
  \sprite_x_reg[8]_4\ <= \^sprite_x_reg[8]_4\;
  \sprite_x_reg[8]_5\ <= \^sprite_x_reg[8]_5\;
  \sprite_x_reg[8]_6\ <= \^sprite_x_reg[8]_6\;
  \sprite_x_reg[8]_7\ <= \^sprite_x_reg[8]_7\;
  \sprite_x_reg[9]\ <= \^sprite_x_reg[9]\;
  \sprite_x_reg[9]_0\ <= \^sprite_x_reg[9]_0\;
  \sprite_x_reg[9]_1\ <= \^sprite_x_reg[9]_1\;
  \sprite_x_reg[9]_2\ <= \^sprite_x_reg[9]_2\;
  \sprite_x_reg[9]_3\ <= \^sprite_x_reg[9]_3\;
  \sprite_x_reg[9]_4\ <= \^sprite_x_reg[9]_4\;
  \sprite_x_reg[9]_5\ <= \^sprite_x_reg[9]_5\;
  \sprite_x_reg[9]_6\ <= \^sprite_x_reg[9]_6\;
  \sprite_x_reg[9]_7\ <= \^sprite_x_reg[9]_7\;
  sw_1_sp_1 <= sw_1_sn_1;
\bias[3]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDC0D0DDDDC000"
    )
        port map (
      I0 => \^life_control\(2),
      I1 => sprite_red_p1(0),
      I2 => \^life_control\(1),
      I3 => \^life_control\(0),
      I4 => \bias[3]_i_11\,
      I5 => \bias[3]_i_11_0\,
      O => sprite_green_p1(0)
    );
\bias[3]_i_628\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^life_control\(2),
      I1 => \^life_control\(1),
      O => \life_control_reg[2]_0\
    );
enemy1: entity work.design_1_HDMI_TOP_0_0_sprite_compositor_e1
     port map (
      CO(0) => notcollision2,
      D(0) => \^sprite_e1_x\(0),
      Q(15 downto 0) => \^sprite_x_reg[15]_8\(15 downto 0),
      S(3) => enemy1_n_23,
      S(2) => enemy1_n_24,
      S(1) => enemy1_n_25,
      S(0) => enemy1_n_26,
      \bias[3]_i_22\(0) => \bias[3]_i_22\(0),
      \bias[3]_i_557\ => stage3_enemy5_n_56,
      \bias_reg[3]_i_187\ => \bias_reg[3]_i_187_0\,
      \bias_reg[3]_i_187_0\ => \bias_reg[3]_i_187\,
      \bias_reg[3]_i_450\ => \bias_reg[3]_i_450\,
      \bias_reg[3]_i_450_0\ => \bias_reg[3]_i_450_0\,
      \bias_reg[3]_i_69\(11 downto 2) => \bias_reg[3]_i_69\(15 downto 6),
      \bias_reg[3]_i_69\(1 downto 0) => \bias_reg[3]_i_69\(2 downto 1),
      cnt_reg_0 => enemy1_n_56,
      cnt_reg_1 => player_projectile_n_41,
      notcollision => \^notcollision\,
      notcollision_reg_0 => player_projectile_n_42,
      notcollision_reg_i_19_0(0) => player_projectile_n_36,
      notcollision_reg_i_4_0(3) => player_projectile_n_37,
      notcollision_reg_i_4_0(2) => player_projectile_n_38,
      notcollision_reg_i_4_0(1) => player_projectile_n_39,
      notcollision_reg_i_4_0(0) => player_projectile_n_40,
      score_e1 => score_e1,
      score_stage2_e9 => score_stage2_e9,
      score_stage3_e1 => score_stage3_e1,
      score_stage3_e2 => score_stage3_e2,
      shoot_reg_0(0) => enemy1_n_55,
      shoot_signal_e1 => shoot_signal_e1,
      shoot_x(14 downto 0) => \^sprite_e1_x\(15 downto 1),
      \sprite_x_reg[15]_0\(10 downto 0) => \^sprite_x_reg[15]_19\(10 downto 0),
      \sprite_x_reg[15]_1\(3) => enemy1_n_41,
      \sprite_x_reg[15]_1\(2) => enemy1_n_42,
      \sprite_x_reg[15]_1\(1) => enemy1_n_43,
      \sprite_x_reg[15]_1\(0) => enemy1_n_44,
      \sprite_x_reg[15]_2\(3 downto 0) => \sprite_x_reg[15]_20\(3 downto 0),
      \sprite_x_reg[15]_3\(0) => \sprite_x_reg[15]_21\(0),
      \sprite_x_reg[2]_0\(1 downto 0) => \sprite_x_reg[2]_8\(1 downto 0),
      \sprite_x_reg[2]_1\(1 downto 0) => \sprite_x_reg[2]_9\(1 downto 0),
      \sprite_x_reg[4]_0\(2) => enemy1_n_38,
      \sprite_x_reg[4]_0\(1) => enemy1_n_39,
      \sprite_x_reg[4]_0\(0) => enemy1_n_40,
      \sprite_x_reg[7]_0\(3 downto 0) => \sprite_x_reg[7]_9\(3 downto 0),
      \sprite_y_reg[3]\ => \^sprite_shoot_y_e1\(1),
      v_sync => v_sync
    );
enemy2: entity work.design_1_HDMI_TOP_0_0_sprite_compositor_e2
     port map (
      CO(0) => notcollision25_in_29,
      DI(0) => \^sprite_x_reg[6]\,
      Q(15 downto 0) => \^sprite_x_reg[15]_8\(15 downto 0),
      S(2) => \^sprite_x_reg[8]\,
      S(1) => \^sprite_x_reg[7]\,
      S(0) => \^sprite_x_reg[5]\,
      \bias[3]_i_59\(0) => \bias[3]_i_59\(0),
      \bias_reg[3]_i_169\(11 downto 2) => \bias_reg[3]_i_69\(15 downto 6),
      \bias_reg[3]_i_169\(1 downto 0) => \bias_reg[3]_i_69\(2 downto 1),
      \bias_reg[3]_i_393\ => \bias_reg[3]_i_187_0\,
      \bias_reg[3]_i_393_0\ => \bias_reg[3]_i_187\,
      \bias_reg[3]_i_761\ => \bias_reg[3]_i_450\,
      \bias_reg[3]_i_761_0\ => \bias_reg[3]_i_450_0\,
      cnt_reg_0 => enemy2_n_50,
      cnt_reg_1(0) => notcollision1_30,
      notcollision_0 => notcollision_0,
      \notcollision_reg_i_19__0_0\(0) => player_projectile_n_43,
      \notcollision_reg_i_4__0_0\(3) => player_projectile_n_44,
      \notcollision_reg_i_4__0_0\(2) => player_projectile_n_45,
      \notcollision_reg_i_4__0_0\(1) => player_projectile_n_46,
      \notcollision_reg_i_4__0_0\(0) => player_projectile_n_47,
      score_e2 => score_e2,
      score_e3 => score_e3,
      score_e4 => score_e4,
      \sprite_x_reg[0]_0\ => \^sprite_x_reg[0]\,
      \sprite_x_reg[12]_0\(3) => \^sprite_x_reg[12]\,
      \sprite_x_reg[12]_0\(2) => \^sprite_x_reg[11]\,
      \sprite_x_reg[12]_0\(1) => \^sprite_x_reg[10]\,
      \sprite_x_reg[12]_0\(0) => \^sprite_x_reg[9]\,
      \sprite_x_reg[15]_0\(2) => \^sprite_x_reg[15]\,
      \sprite_x_reg[15]_0\(1) => \^sprite_x_reg[14]\,
      \sprite_x_reg[15]_0\(0) => \^sprite_x_reg[13]\,
      \sprite_x_reg[15]_1\(10 downto 0) => \^sprite_x_reg[15]_22\(10 downto 0),
      \sprite_x_reg[15]_2\(3) => enemy2_n_37,
      \sprite_x_reg[15]_2\(2) => enemy2_n_38,
      \sprite_x_reg[15]_2\(1) => enemy2_n_39,
      \sprite_x_reg[15]_2\(0) => enemy2_n_40,
      \sprite_x_reg[15]_3\(3 downto 0) => \sprite_x_reg[15]_23\(3 downto 0),
      \sprite_x_reg[15]_4\(0) => \sprite_x_reg[15]_24\(0),
      \sprite_x_reg[1]_0\ => \^sprite_x_reg[1]\,
      \sprite_x_reg[2]_0\ => \^sprite_x_reg[2]\,
      \sprite_x_reg[2]_1\(1 downto 0) => \sprite_x_reg[2]_10\(1 downto 0),
      \sprite_x_reg[2]_2\(1 downto 0) => \sprite_x_reg[2]_11\(1 downto 0),
      \sprite_x_reg[3]_0\ => \^sprite_x_reg[3]\,
      \sprite_x_reg[4]_0\ => \^sprite_x_reg[4]\,
      \sprite_x_reg[7]_0\(3 downto 0) => \sprite_x_reg[7]_10\(3 downto 0),
      \sprite_x_reg[7]_1\(3) => enemy2_n_22,
      \sprite_x_reg[7]_1\(2) => enemy2_n_23,
      \sprite_x_reg[7]_1\(1) => enemy2_n_24,
      \sprite_x_reg[7]_1\(0) => enemy2_n_25,
      v_sync => v_sync
    );
enemy3: entity work.design_1_HDMI_TOP_0_0_sprite_compositor_e3
     port map (
      CO(0) => notcollision25_in_27,
      D(0) => \^sprite_e3_x\(0),
      Q(15 downto 0) => \^sprite_x_reg[15]_8\(15 downto 0),
      S(3) => enemy3_n_23,
      S(2) => enemy3_n_24,
      S(1) => enemy3_n_25,
      S(0) => enemy3_n_26,
      \bias[3]_i_16\(0) => \bias[3]_i_16\(0),
      \bias[3]_i_557\ => stage2_enemy1_n_51,
      \bias[3]_i_557_0\ => stage3_enemy1_n_54,
      \bias_reg[3]_i_124\ => \bias_reg[3]_i_187_0\,
      \bias_reg[3]_i_124_0\ => \bias_reg[3]_i_187\,
      \bias_reg[3]_i_346\ => \bias_reg[3]_i_450\,
      \bias_reg[3]_i_346_0\ => \bias_reg[3]_i_450_0\,
      \bias_reg[3]_i_48\(11 downto 2) => \bias_reg[3]_i_69\(15 downto 6),
      \bias_reg[3]_i_48\(1 downto 0) => \bias_reg[3]_i_69\(2 downto 1),
      cnt_reg_0 => enemy3_n_55,
      cnt_reg_1(0) => notcollision1_28,
      notcollision_1 => notcollision_1,
      \notcollision_reg_i_19__1_0\(0) => player_projectile_n_50,
      \notcollision_reg_i_4__1_0\(3) => player_projectile_n_51,
      \notcollision_reg_i_4__1_0\(2) => player_projectile_n_52,
      \notcollision_reg_i_4__1_0\(1) => player_projectile_n_53,
      \notcollision_reg_i_4__1_0\(0) => player_projectile_n_54,
      score_e2 => score_e2,
      score_e3 => score_e3,
      score_e4 => score_e4,
      shoot_reg_0(0) => enemy3_n_54,
      shoot_signal_e3 => shoot_signal_e3,
      shoot_x(14 downto 0) => \^sprite_e3_x\(15 downto 1),
      \sprite_x_reg[15]_0\(10 downto 0) => \^sprite_x_reg[15]_25\(10 downto 0),
      \sprite_x_reg[15]_1\(3) => enemy3_n_41,
      \sprite_x_reg[15]_1\(2) => enemy3_n_42,
      \sprite_x_reg[15]_1\(1) => enemy3_n_43,
      \sprite_x_reg[15]_1\(0) => enemy3_n_44,
      \sprite_x_reg[15]_2\(3 downto 0) => \sprite_x_reg[15]_26\(3 downto 0),
      \sprite_x_reg[15]_3\(0) => \sprite_x_reg[15]_27\(0),
      \sprite_x_reg[2]_0\(1 downto 0) => \sprite_x_reg[2]_12\(1 downto 0),
      \sprite_x_reg[2]_1\(1 downto 0) => \sprite_x_reg[2]_13\(1 downto 0),
      \sprite_x_reg[4]_0\(2) => enemy3_n_38,
      \sprite_x_reg[4]_0\(1) => enemy3_n_39,
      \sprite_x_reg[4]_0\(0) => enemy3_n_40,
      \sprite_x_reg[7]_0\(3 downto 0) => \sprite_x_reg[7]_11\(3 downto 0),
      \sprite_y_reg[3]\ => \^sprite_shoot_y_e3\(1),
      v_sync => v_sync
    );
enemy4: entity work.design_1_HDMI_TOP_0_0_sprite_compositor_e4
     port map (
      CO(0) => notcollision25_in_25,
      DI(0) => \^sprite_x_reg[6]_0\,
      Q(15 downto 0) => \^sprite_x_reg[15]_8\(15 downto 0),
      S(2) => \^sprite_x_reg[8]_0\,
      S(1) => \^sprite_x_reg[7]_0\,
      S(0) => \^sprite_x_reg[5]_0\,
      \bias[3]_i_481\ => stage2_enemy8_n_57,
      \bias[3]_i_481_0\ => stage2_enemy7_n_25,
      \bias[3]_i_522\ => stage2_enemy5_n_19,
      \bias[3]_i_522_0\ => stage3_enemy5_n_55,
      \bias[3]_i_557\ => stage2_enemy3_n_51,
      \bias[3]_i_557_0\ => enemy5_n_55,
      \bias[3]_i_57\(0) => \bias[3]_i_57\(0),
      \bias_reg[3]_i_162\(11 downto 2) => \bias_reg[3]_i_69\(15 downto 6),
      \bias_reg[3]_i_162\(1 downto 0) => \bias_reg[3]_i_69\(2 downto 1),
      \bias_reg[3]_i_362\ => \bias_reg[3]_i_187_0\,
      \bias_reg[3]_i_362_0\ => \bias_reg[3]_i_187\,
      \bias_reg[3]_i_732\ => \bias_reg[3]_i_450\,
      \bias_reg[3]_i_732_0\ => \bias_reg[3]_i_450_0\,
      cnt_reg_0 => enemy4_n_50,
      cnt_reg_1 => enemy4_n_51,
      cnt_reg_2 => enemy4_n_52,
      cnt_reg_3(0) => notcollision1_26,
      notcollision_2 => notcollision_2,
      \notcollision_reg_i_19__2_0\(0) => player_projectile_n_57,
      \notcollision_reg_i_4__2_0\(3) => player_projectile_n_58,
      \notcollision_reg_i_4__2_0\(2) => player_projectile_n_59,
      \notcollision_reg_i_4__2_0\(1) => player_projectile_n_60,
      \notcollision_reg_i_4__2_0\(0) => player_projectile_n_61,
      score_e2 => score_e2,
      score_e3 => score_e3,
      score_e4 => score_e4,
      \sprite_x_reg[0]_0\ => \^sprite_x_reg[0]_0\,
      \sprite_x_reg[12]_0\(3) => \^sprite_x_reg[12]_0\,
      \sprite_x_reg[12]_0\(2) => \^sprite_x_reg[11]_0\,
      \sprite_x_reg[12]_0\(1) => \^sprite_x_reg[10]_0\,
      \sprite_x_reg[12]_0\(0) => \^sprite_x_reg[9]_0\,
      \sprite_x_reg[15]_0\(2) => \^sprite_x_reg[15]_0\,
      \sprite_x_reg[15]_0\(1) => \^sprite_x_reg[14]_0\,
      \sprite_x_reg[15]_0\(0) => \^sprite_x_reg[13]_0\,
      \sprite_x_reg[15]_1\(10 downto 0) => \^sprite_x_reg[15]_28\(10 downto 0),
      \sprite_x_reg[15]_2\(3) => enemy4_n_37,
      \sprite_x_reg[15]_2\(2) => enemy4_n_38,
      \sprite_x_reg[15]_2\(1) => enemy4_n_39,
      \sprite_x_reg[15]_2\(0) => enemy4_n_40,
      \sprite_x_reg[15]_3\(3 downto 0) => \sprite_x_reg[15]_29\(3 downto 0),
      \sprite_x_reg[15]_4\(0) => \sprite_x_reg[15]_30\(0),
      \sprite_x_reg[1]_0\ => \^sprite_x_reg[1]_0\,
      \sprite_x_reg[2]_0\ => \^sprite_x_reg[2]_0\,
      \sprite_x_reg[2]_1\(1 downto 0) => \sprite_x_reg[2]_14\(1 downto 0),
      \sprite_x_reg[2]_2\(1 downto 0) => \sprite_x_reg[2]_15\(1 downto 0),
      \sprite_x_reg[3]_0\ => \^sprite_x_reg[3]_0\,
      \sprite_x_reg[4]_0\ => \^sprite_x_reg[4]_0\,
      \sprite_x_reg[7]_0\(3 downto 0) => \sprite_x_reg[7]_12\(3 downto 0),
      \sprite_x_reg[7]_1\(3) => enemy4_n_22,
      \sprite_x_reg[7]_1\(2) => enemy4_n_23,
      \sprite_x_reg[7]_1\(1) => enemy4_n_24,
      \sprite_x_reg[7]_1\(0) => enemy4_n_25,
      v_sync => v_sync
    );
enemy5: entity work.design_1_HDMI_TOP_0_0_sprite_compositor_e5
     port map (
      CO(0) => notcollision25_in,
      D(0) => \^sprite_e5_x\(0),
      Q(15 downto 0) => \^sprite_x_reg[15]_8\(15 downto 0),
      S(3) => enemy5_n_23,
      S(2) => enemy5_n_24,
      S(1) => enemy5_n_25,
      S(0) => enemy5_n_26,
      \bias[4]_i_53\(0) => \bias[4]_i_53\(0),
      \bias_reg[4]_i_120\(11 downto 4) => \bias_reg[3]_i_69\(15 downto 8),
      \bias_reg[4]_i_120\(3) => \bias_reg[3]_i_69\(6),
      \bias_reg[4]_i_120\(2) => \bias_reg[3]_i_69\(4),
      \bias_reg[4]_i_120\(1 downto 0) => \bias_reg[3]_i_69\(2 downto 1),
      \bias_reg[4]_i_222\ => \bias_reg[4]_i_222_0\,
      \bias_reg[4]_i_222_0\ => \bias_reg[4]_i_222\,
      \bias_reg[4]_i_406\ => \bias_reg[3]_i_450\,
      \bias_reg[4]_i_406_0\ => \bias_reg[3]_i_450_0\,
      cnt_reg_0 => enemy5_n_55,
      cnt_reg_1(0) => notcollision1_24,
      notcollision_3 => notcollision_3,
      \notcollision_reg_i_19__3_0\(0) => player_projectile_n_64,
      \notcollision_reg_i_4__3_0\(3) => player_projectile_n_65,
      \notcollision_reg_i_4__3_0\(2) => player_projectile_n_66,
      \notcollision_reg_i_4__3_0\(1) => player_projectile_n_67,
      \notcollision_reg_i_4__3_0\(0) => player_projectile_n_68,
      score_e5 => score_e5,
      score_stage2_e1 => score_stage2_e1,
      score_stage2_e2 => score_stage2_e2,
      shoot_reg_0(0) => enemy5_n_54,
      shoot_signal_e5 => shoot_signal_e5,
      shoot_x(14 downto 0) => \^sprite_e5_x\(15 downto 1),
      \sprite_x_reg[15]_0\(10 downto 0) => \^sprite_x_reg[15]_31\(10 downto 0),
      \sprite_x_reg[15]_1\(3) => enemy5_n_41,
      \sprite_x_reg[15]_1\(2) => enemy5_n_42,
      \sprite_x_reg[15]_1\(1) => enemy5_n_43,
      \sprite_x_reg[15]_1\(0) => enemy5_n_44,
      \sprite_x_reg[15]_2\(3 downto 0) => \sprite_x_reg[15]_32\(3 downto 0),
      \sprite_x_reg[15]_3\(0) => \sprite_x_reg[15]_33\(0),
      \sprite_x_reg[2]_0\(1 downto 0) => \sprite_x_reg[2]_16\(1 downto 0),
      \sprite_x_reg[2]_1\(1 downto 0) => \sprite_x_reg[2]_17\(1 downto 0),
      \sprite_x_reg[4]_0\(2) => enemy5_n_38,
      \sprite_x_reg[4]_0\(1) => enemy5_n_39,
      \sprite_x_reg[4]_0\(0) => enemy5_n_40,
      \sprite_x_reg[7]_0\(3 downto 0) => \sprite_x_reg[7]_13\(3 downto 0),
      \sprite_y_reg[3]\ => \^sprite_shoot_y_e5\(1),
      v_sync => v_sync
    );
enemy_projectile1: entity work.design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile
     port map (
      CO(0) => life_control4,
      DI(1) => player_n_68,
      DI(0) => player_n_69,
      Q(12 downto 5) => Q(14 downto 7),
      Q(4) => Q(5),
      Q(3 downto 0) => Q(3 downto 0),
      S(1) => player_n_66,
      S(0) => player_n_67,
      \bias[3]_i_302\(0) => \bias[3]_i_302\(0),
      \bias_reg[3]_i_1126\ => \bias_reg[3]_i_450\,
      \bias_reg[3]_i_1126_0\ => \bias_reg[3]_i_450_0\,
      \bias_reg[3]_i_1137\(0) => \bias_reg[3]_i_1137\(0),
      \bias_reg[3]_i_1146_0\(12 downto 5) => \bias_reg[3]_i_69\(15 downto 8),
      \bias_reg[3]_i_1146_0\(4 downto 3) => \bias_reg[3]_i_69\(5 downto 4),
      \bias_reg[3]_i_1146_0\(2 downto 0) => \bias_reg[3]_i_69\(2 downto 0),
      \bias_reg[3]_i_1146_1\(3 downto 0) => \bias_reg[3]_i_1146\(3 downto 0),
      \bias_reg[3]_i_1851_0\(0) => \bias_reg[3]_i_1851\(0),
      \bias_reg[3]_i_1851_1\(2 downto 0) => \bias_reg[3]_i_1851_0\(2 downto 0),
      \bias_reg[3]_i_2480\ => \bias_reg[3]_i_2480\,
      \bias_reg[3]_i_2480_0\ => \bias_reg[3]_i_2480_0\,
      \bias_reg[3]_i_2489_0\ => \bias_reg[3]_i_2489\,
      \bias_reg[3]_i_2489_1\ => \bias_reg[4]_i_222\,
      \bias_reg[3]_i_2925\(0) => \bias_reg[3]_i_2925\(0),
      \bias_reg[3]_i_638_0\(3 downto 0) => \bias_reg[3]_i_638\(3 downto 0),
      finish_13 => finish_13,
      life_control0 => life_control0,
      life_control268_in => life_control268_in,
      \life_control_reg[0]\ => enemy_projectile1_n_67,
      \life_control_reg[0]_0\ => enemy_projectile1_n_68,
      \life_control_reg[0]_1\ => enemy_projectile2_2_n_65,
      \life_control_reg[0]_2\ => \^life_control\(0),
      \life_control_reg[1]\ => enemy_projectile1_n_66,
      \life_control_reg[1]_0\ => \^life_control\(1),
      \life_control_reg[2]\ => \^life_control\(2),
      \life_control_reg[2]_i_6_0\(11 downto 0) => \^sprite_p1_x\(11 downto 0),
      \o_sx_reg[15]\(0) => \o_sx_reg[15]_0\(0),
      p_0_in(10 downto 0) => p_0_in(15 downto 5),
      shoot_signal_e1 => shoot_signal_e1,
      shoot_x(3 downto 0) => \^sprite_p1_x\(15 downto 12),
      sprite_e1_x(15 downto 0) => \^sprite_e1_x\(15 downto 0),
      \sprite_x_reg[14]_0\(3 downto 0) => \sprite_x_reg[14]_9\(3 downto 0),
      \sprite_x_reg[14]_1\(0) => enemy_projectile1_n_65,
      \sprite_x_reg[15]_0\(15 downto 0) => \^sprite_x_reg[15]_9\(15 downto 0),
      \sprite_x_reg[3]_0\(3 downto 0) => \sprite_x_reg[3]_8\(3 downto 0),
      \sprite_x_reg[4]_0\(0) => \sprite_x_reg[4]_8\(0),
      \sprite_x_reg[4]_1\(2) => enemy1_n_38,
      \sprite_x_reg[4]_1\(1) => enemy1_n_39,
      \sprite_x_reg[4]_1\(0) => enemy1_n_40,
      \sprite_x_reg[6]_0\(2 downto 0) => \sprite_x_reg[6]_21\(2 downto 0),
      \sprite_y_reg[0]_0\ => \^sprite_shoot_y_e1\(0),
      \sprite_y_reg[10]_0\ => \^sprite_shoot_y_e1\(10),
      \sprite_y_reg[10]_1\(3 downto 0) => \sprite_y_reg[10]_0\(3 downto 0),
      \sprite_y_reg[11]_0\ => \^sprite_shoot_y_e1\(11),
      \sprite_y_reg[12]_0\ => \^sprite_shoot_y_e1\(12),
      \sprite_y_reg[13]_0\ => \^sprite_shoot_y_e1\(13),
      \sprite_y_reg[14]_0\ => \^sprite_shoot_y_e1\(14),
      \sprite_y_reg[14]_1\(3 downto 0) => \sprite_y_reg[14]_0\(3 downto 0),
      \sprite_y_reg[14]_2\(3 downto 0) => \sprite_y_reg[14]_1\(3 downto 0),
      \sprite_y_reg[15]_0\ => \^sprite_shoot_y_e1\(15),
      \sprite_y_reg[1]_0\ => \^sprite_shoot_y_e1\(1),
      \sprite_y_reg[2]_0\ => \^sprite_shoot_y_e1\(2),
      \sprite_y_reg[3]_0\ => \^sprite_shoot_y_e1\(3),
      \sprite_y_reg[3]_1\(0) => enemy1_n_55,
      \sprite_y_reg[4]_0\(2 downto 0) => \sprite_y_reg[4]\(2 downto 0),
      \sprite_y_reg[5]_0\ => \^sprite_shoot_y_e1\(5),
      \sprite_y_reg[6]_0\(2 downto 0) => \sprite_y_reg[6]_0\(2 downto 0),
      \sprite_y_reg[6]_1\ => \^sprite_shoot_y_e1\(6),
      \sprite_y_reg[6]_2\(0) => \sprite_y_reg[6]_10\(0),
      \sprite_y_reg[7]_0\(1) => \^sprite_shoot_y_e1\(7),
      \sprite_y_reg[7]_0\(0) => \^sprite_shoot_y_e1\(4),
      \sprite_y_reg[8]_0\ => \^sprite_shoot_y_e1\(8),
      \sprite_y_reg[9]_0\ => \^sprite_shoot_y_e1\(9),
      v_sync => v_sync
    );
enemy_projectile2_2: entity work.design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_0
     port map (
      CO(0) => life_control6,
      D(0) => \^sprite_stage2_e2_x\(0),
      DI(1) => player_n_56,
      DI(0) => player_n_57,
      Q(14 downto 0) => Q(14 downto 0),
      S(0) => stage2_enemy2_n_55,
      \bias[3]_i_689\(0) => \bias[3]_i_689\(0),
      \bias_reg[3]_i_1246_0\(3 downto 0) => \bias_reg[3]_i_1246\(3 downto 0),
      \bias_reg[3]_i_2039_0\(15 downto 0) => \bias_reg[3]_i_69\(15 downto 0),
      \bias_reg[3]_i_2039_1\(3 downto 0) => \bias_reg[3]_i_2039\(3 downto 0),
      \bias_reg[3]_i_2041\(0) => \bias_reg[3]_i_1137\(0),
      \bias_reg[3]_i_2052\ => \bias_reg[3]_i_450\,
      \bias_reg[3]_i_2720_0\(0) => \bias_reg[3]_i_2720\(0),
      \bias_reg[3]_i_2720_1\(2 downto 0) => \bias_reg[3]_i_2720_0\(2 downto 0),
      \bias_reg[3]_i_3248\(0) => \bias_reg[3]_i_2925\(0),
      finish_16 => finish_16,
      life_control268_in => life_control268_in,
      \life_control[2]_i_2\ => enemy_projectile3_n_65,
      \life_control[2]_i_2_0\ => enemy_projectile5_n_65,
      \life_control[2]_i_2_1\ => enemy_projectile3_1_n_65,
      \life_control[2]_i_2_2\ => enemy_projectile3_3_n_66,
      \life_control[2]_i_2_3\ => enemy_projectile2_6_n_65,
      \life_control[2]_i_8_0\ => enemy_projectile2_4_n_65,
      \life_control_reg[1]\ => enemy_projectile2_2_n_65,
      \life_control_reg[2]_i_111_0\(1) => player_n_54,
      \life_control_reg[2]_i_111_0\(0) => player_n_55,
      \life_control_reg[2]_i_66_0\(11 downto 0) => \^sprite_p1_x\(11 downto 0),
      \o_sx_reg[15]\(0) => \o_sx_reg[15]_3\(0),
      p_0_in(10 downto 0) => p_0_in(15 downto 5),
      p_2_in => p_2_in,
      shoot_signal_stage2_e2 => shoot_signal_stage2_e2,
      shoot_x(3 downto 0) => \^sprite_p1_x\(15 downto 12),
      \sprite_x_reg[14]_0\(3 downto 0) => \sprite_x_reg[14]_12\(3 downto 0),
      \sprite_x_reg[14]_1\(0) => enemy_projectile2_2_n_66,
      \sprite_x_reg[15]_0\(15 downto 0) => \^sprite_x_reg[15]_12\(15 downto 0),
      \sprite_x_reg[15]_1\(14 downto 0) => \^sprite_stage2_e2_x\(15 downto 1),
      \sprite_x_reg[3]_0\(3 downto 0) => \sprite_x_reg[3]_11\(3 downto 0),
      \sprite_x_reg[4]_0\(0) => \sprite_x_reg[4]_11\(0),
      \sprite_x_reg[4]_1\(2) => stage2_enemy2_n_23,
      \sprite_x_reg[4]_1\(1) => stage2_enemy2_n_24,
      \sprite_x_reg[4]_1\(0) => stage2_enemy2_n_25,
      \sprite_x_reg[6]_0\(2 downto 0) => \sprite_x_reg[6]_24\(2 downto 0),
      \sprite_y_reg[0]_0\ => \^sprite_shoot_y_stage2_e2\(0),
      \sprite_y_reg[10]_0\ => \^sprite_shoot_y_stage2_e2\(10),
      \sprite_y_reg[10]_1\(3 downto 0) => \sprite_y_reg[10]_3\(3 downto 0),
      \sprite_y_reg[11]_0\ => \^sprite_shoot_y_stage2_e2\(11),
      \sprite_y_reg[12]_0\ => \^sprite_shoot_y_stage2_e2\(12),
      \sprite_y_reg[13]_0\ => \^sprite_shoot_y_stage2_e2\(13),
      \sprite_y_reg[14]_0\ => \^sprite_shoot_y_stage2_e2\(14),
      \sprite_y_reg[14]_1\(3 downto 0) => \sprite_y_reg[14]_6\(3 downto 0),
      \sprite_y_reg[14]_2\(3 downto 0) => \sprite_y_reg[14]_7\(3 downto 0),
      \sprite_y_reg[15]_0\ => \^sprite_shoot_y_stage2_e2\(15),
      \sprite_y_reg[1]_0\ => \^sprite_shoot_y_stage2_e2\(1),
      \sprite_y_reg[2]_0\ => \^sprite_shoot_y_stage2_e2\(2),
      \sprite_y_reg[3]_0\ => \^sprite_shoot_y_stage2_e2\(3),
      \sprite_y_reg[4]_0\(2 downto 0) => \sprite_y_reg[4]_2\(2 downto 0),
      \sprite_y_reg[5]_0\ => \^sprite_shoot_y_stage2_e2\(5),
      \sprite_y_reg[6]_0\(2 downto 0) => \sprite_y_reg[6]_3\(2 downto 0),
      \sprite_y_reg[6]_1\ => \^sprite_shoot_y_stage2_e2\(6),
      \sprite_y_reg[6]_2\(0) => \sprite_y_reg[6]_13\(0),
      \sprite_y_reg[7]_0\(1) => \^sprite_shoot_y_stage2_e2\(7),
      \sprite_y_reg[7]_0\(0) => \^sprite_shoot_y_stage2_e2\(4),
      \sprite_y_reg[8]_0\ => \^sprite_shoot_y_stage2_e2\(8),
      \sprite_y_reg[9]_0\ => \^sprite_shoot_y_stage2_e2\(9),
      v_sync => v_sync
    );
enemy_projectile2_4: entity work.design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_1
     port map (
      CO(0) => life_control680_in,
      D(0) => \^sprite_stage2_e4_x\(0),
      DI(1) => player_n_52,
      DI(0) => player_n_53,
      Q(14 downto 0) => Q(14 downto 0),
      S(0) => stage2_enemy4_n_55,
      \bias[3]_i_673\(0) => \bias[3]_i_673\(0),
      \bias_reg[3]_i_1184_0\(3 downto 0) => \bias_reg[3]_i_1184\(3 downto 0),
      \bias_reg[3]_i_1917_0\(15 downto 0) => \bias_reg[3]_i_69\(15 downto 0),
      \bias_reg[3]_i_1917_1\(3 downto 0) => \bias_reg[3]_i_1917\(3 downto 0),
      \bias_reg[3]_i_1919\ => \bias_reg[3]_i_1919\,
      \bias_reg[3]_i_1930\ => \bias_reg[3]_i_450\,
      \bias_reg[3]_i_2566_0\(0) => \bias_reg[3]_i_2566\(0),
      \bias_reg[3]_i_2566_1\(2 downto 0) => \bias_reg[3]_i_2566_0\(2 downto 0),
      \bias_reg[3]_i_3180\(0) => \bias_reg[3]_i_2925\(0),
      finish_17 => finish_17,
      \life_control_reg[2]_i_125_0\(11 downto 0) => \^sprite_p1_x\(11 downto 0),
      \life_control_reg[2]_i_215_0\(1) => player_n_50,
      \life_control_reg[2]_i_215_0\(0) => player_n_51,
      \o_sx_reg[15]\(0) => \o_sx_reg[15]_4\(0),
      p_0_in(10 downto 0) => p_0_in(15 downto 5),
      shoot_signal_stage2_e4 => shoot_signal_stage2_e4,
      shoot_x(3 downto 0) => \^sprite_p1_x\(15 downto 12),
      \sprite_x_reg[14]_0\(3 downto 0) => \sprite_x_reg[14]_13\(3 downto 0),
      \sprite_x_reg[14]_1\(0) => enemy_projectile2_4_n_66,
      \sprite_x_reg[15]_0\(15 downto 0) => \^sprite_x_reg[15]_13\(15 downto 0),
      \sprite_x_reg[15]_1\(14 downto 0) => \^sprite_stage2_e4_x\(15 downto 1),
      \sprite_x_reg[3]_0\(3 downto 0) => \sprite_x_reg[3]_12\(3 downto 0),
      \sprite_x_reg[4]_0\(0) => \sprite_x_reg[4]_12\(0),
      \sprite_x_reg[4]_1\(2) => stage2_enemy4_n_23,
      \sprite_x_reg[4]_1\(1) => stage2_enemy4_n_24,
      \sprite_x_reg[4]_1\(0) => stage2_enemy4_n_25,
      \sprite_x_reg[6]_0\(2 downto 0) => \sprite_x_reg[6]_25\(2 downto 0),
      \sprite_y_reg[0]_0\ => \^sprite_shoot_y_stage2_e4\(0),
      \sprite_y_reg[10]_0\ => \^sprite_shoot_y_stage2_e4\(10),
      \sprite_y_reg[10]_1\(3 downto 0) => \sprite_y_reg[10]_4\(3 downto 0),
      \sprite_y_reg[11]_0\ => \^sprite_shoot_y_stage2_e4\(11),
      \sprite_y_reg[12]_0\ => \^sprite_shoot_y_stage2_e4\(12),
      \sprite_y_reg[13]_0\ => \^sprite_shoot_y_stage2_e4\(13),
      \sprite_y_reg[14]_0\ => \^sprite_shoot_y_stage2_e4\(14),
      \sprite_y_reg[14]_1\(3 downto 0) => \sprite_y_reg[14]_8\(3 downto 0),
      \sprite_y_reg[14]_2\(3 downto 0) => \sprite_y_reg[14]_9\(3 downto 0),
      \sprite_y_reg[15]_0\ => \^sprite_shoot_y_stage2_e4\(15),
      \sprite_y_reg[1]_0\ => \^sprite_shoot_y_stage2_e4\(1),
      \sprite_y_reg[2]_0\ => \^sprite_shoot_y_stage2_e4\(2),
      \sprite_y_reg[3]_0\ => \^sprite_shoot_y_stage2_e4\(3),
      \sprite_y_reg[4]_0\(2 downto 0) => \sprite_y_reg[4]_3\(2 downto 0),
      \sprite_y_reg[5]_0\ => \^sprite_shoot_y_stage2_e4\(5),
      \sprite_y_reg[6]_0\(2 downto 0) => \sprite_y_reg[6]_4\(2 downto 0),
      \sprite_y_reg[6]_1\ => \^sprite_shoot_y_stage2_e4\(6),
      \sprite_y_reg[6]_2\(0) => \sprite_y_reg[6]_14\(0),
      \sprite_y_reg[7]_0\(1) => \^sprite_shoot_y_stage2_e4\(7),
      \sprite_y_reg[7]_0\(0) => \^sprite_shoot_y_stage2_e4\(4),
      \sprite_y_reg[8]_0\ => \^sprite_shoot_y_stage2_e4\(8),
      \sprite_y_reg[9]_0\ => \^sprite_shoot_y_stage2_e4\(9),
      sw(1 downto 0) => sw(1 downto 0),
      sw_0_sp_1 => enemy_projectile2_4_n_65,
      v_sync => v_sync
    );
enemy_projectile2_6: entity work.design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_2
     port map (
      CO(0) => life_control684_in,
      D(0) => \^sprite_stage2_e6_x\(0),
      DI(1) => player_n_48,
      DI(0) => player_n_49,
      Q(14 downto 0) => Q(14 downto 0),
      S(0) => stage2_enemy6_n_55,
      \bias[3]_i_667\(0) => \bias[3]_i_667\(0),
      \bias_reg[3]_i_1164_0\(3 downto 0) => \bias_reg[3]_i_1164\(3 downto 0),
      \bias_reg[3]_i_1873_0\(15 downto 0) => \bias_reg[3]_i_69\(15 downto 0),
      \bias_reg[3]_i_1873_1\(3 downto 0) => \bias_reg[3]_i_1873\(3 downto 0),
      \bias_reg[3]_i_1875\ => \bias_reg[3]_i_1919\,
      \bias_reg[3]_i_1886\ => \bias_reg[3]_i_450\,
      \bias_reg[3]_i_2498_0\(0) => \bias_reg[3]_i_2498\(0),
      \bias_reg[3]_i_2498_1\(2 downto 0) => \bias_reg[3]_i_2498_0\(2 downto 0),
      \bias_reg[3]_i_3150\(0) => \bias_reg[3]_i_2925\(0),
      finish_18 => finish_18,
      life_control268_in => life_control268_in,
      \life_control[2]_i_8\ => enemy_projectile2_8_n_65,
      \life_control_reg[2]_i_171_0\(1) => player_n_46,
      \life_control_reg[2]_i_171_0\(0) => player_n_47,
      \life_control_reg[2]_i_81_0\(11 downto 0) => \^sprite_p1_x\(11 downto 0),
      \o_sx_reg[15]\(0) => \o_sx_reg[15]_5\(0),
      p_0_in(10 downto 0) => p_0_in(15 downto 5),
      p_2_in => p_2_in,
      shoot_signal_stage2_e6 => shoot_signal_stage2_e6,
      shoot_x(3 downto 0) => \^sprite_p1_x\(15 downto 12),
      \sprite_x_reg[14]_0\(3 downto 0) => \sprite_x_reg[14]_14\(3 downto 0),
      \sprite_x_reg[14]_1\(0) => enemy_projectile2_6_n_66,
      \sprite_x_reg[15]_0\(15 downto 0) => \^sprite_x_reg[15]_14\(15 downto 0),
      \sprite_x_reg[15]_1\(14 downto 0) => \^sprite_stage2_e6_x\(15 downto 1),
      \sprite_x_reg[3]_0\(3 downto 0) => \sprite_x_reg[3]_13\(3 downto 0),
      \sprite_x_reg[4]_0\(0) => \sprite_x_reg[4]_13\(0),
      \sprite_x_reg[4]_1\(2) => stage2_enemy6_n_23,
      \sprite_x_reg[4]_1\(1) => stage2_enemy6_n_24,
      \sprite_x_reg[4]_1\(0) => stage2_enemy6_n_25,
      \sprite_x_reg[6]_0\(2 downto 0) => \sprite_x_reg[6]_26\(2 downto 0),
      \sprite_y_reg[0]_0\ => \^sprite_shoot_y_stage2_e6\(0),
      \sprite_y_reg[10]_0\ => \^sprite_shoot_y_stage2_e6\(10),
      \sprite_y_reg[10]_1\(3 downto 0) => \sprite_y_reg[10]_5\(3 downto 0),
      \sprite_y_reg[11]_0\ => \^sprite_shoot_y_stage2_e6\(11),
      \sprite_y_reg[12]_0\ => \^sprite_shoot_y_stage2_e6\(12),
      \sprite_y_reg[13]_0\ => \^sprite_shoot_y_stage2_e6\(13),
      \sprite_y_reg[14]_0\ => \^sprite_shoot_y_stage2_e6\(14),
      \sprite_y_reg[14]_1\(3 downto 0) => \sprite_y_reg[14]_10\(3 downto 0),
      \sprite_y_reg[14]_2\(3 downto 0) => \sprite_y_reg[14]_11\(3 downto 0),
      \sprite_y_reg[15]_0\ => \^sprite_shoot_y_stage2_e6\(15),
      \sprite_y_reg[1]_0\ => \^sprite_shoot_y_stage2_e6\(1),
      \sprite_y_reg[2]_0\ => \^sprite_shoot_y_stage2_e6\(2),
      \sprite_y_reg[3]_0\ => \^sprite_shoot_y_stage2_e6\(3),
      \sprite_y_reg[4]_0\(2 downto 0) => \sprite_y_reg[4]_4\(2 downto 0),
      \sprite_y_reg[5]_0\ => \^sprite_shoot_y_stage2_e6\(5),
      \sprite_y_reg[6]_0\(2 downto 0) => \sprite_y_reg[6]_5\(2 downto 0),
      \sprite_y_reg[6]_1\ => \^sprite_shoot_y_stage2_e6\(6),
      \sprite_y_reg[6]_2\(0) => \sprite_y_reg[6]_15\(0),
      \sprite_y_reg[7]_0\(1) => \^sprite_shoot_y_stage2_e6\(7),
      \sprite_y_reg[7]_0\(0) => \^sprite_shoot_y_stage2_e6\(4),
      \sprite_y_reg[8]_0\ => \^sprite_shoot_y_stage2_e6\(8),
      \sprite_y_reg[9]_0\ => \^sprite_shoot_y_stage2_e6\(9),
      \sw[0]\ => enemy_projectile2_6_n_65,
      v_sync => v_sync
    );
enemy_projectile2_8: entity work.design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_3
     port map (
      CO(0) => life_control688_in,
      D(0) => \^sprite_stage2_e8_x\(0),
      DI(1) => player_n_44,
      DI(0) => player_n_45,
      Q(14 downto 0) => Q(14 downto 0),
      S(0) => stage2_enemy8_n_55,
      \bias[3]_i_670\(0) => \bias[3]_i_670\(0),
      \bias_reg[3]_i_1174_0\(3 downto 0) => \bias_reg[3]_i_1174\(3 downto 0),
      \bias_reg[3]_i_1895_0\(15 downto 0) => \bias_reg[3]_i_69\(15 downto 0),
      \bias_reg[3]_i_1895_1\(3 downto 0) => \bias_reg[3]_i_1895\(3 downto 0),
      \bias_reg[3]_i_1897\ => \bias_reg[3]_i_1919\,
      \bias_reg[3]_i_1908\ => \bias_reg[3]_i_450\,
      \bias_reg[3]_i_2532_0\(0) => \bias_reg[3]_i_2532\(0),
      \bias_reg[3]_i_2532_1\(2 downto 0) => \bias_reg[3]_i_2532_0\(2 downto 0),
      \bias_reg[3]_i_3165\(0) => \bias_reg[3]_i_2925\(0),
      finish_19 => finish_19,
      \life_control_reg[2]_i_186_0\(11 downto 0) => \^sprite_p1_x\(11 downto 0),
      \life_control_reg[2]_i_321_0\(1) => player_n_42,
      \life_control_reg[2]_i_321_0\(0) => player_n_43,
      \o_sx_reg[15]\(0) => \o_sx_reg[15]_6\(0),
      p_0_in(10 downto 0) => p_0_in(15 downto 5),
      shoot_signal_stage2_e8 => shoot_signal_stage2_e8,
      shoot_x(3 downto 0) => \^sprite_p1_x\(15 downto 12),
      \sprite_x_reg[14]_0\(3 downto 0) => \sprite_x_reg[14]_15\(3 downto 0),
      \sprite_x_reg[14]_1\(0) => enemy_projectile2_8_n_66,
      \sprite_x_reg[15]_0\(15 downto 0) => \^sprite_x_reg[15]_15\(15 downto 0),
      \sprite_x_reg[15]_1\(14 downto 0) => \^sprite_stage2_e8_x\(15 downto 1),
      \sprite_x_reg[3]_0\(3 downto 0) => \sprite_x_reg[3]_14\(3 downto 0),
      \sprite_x_reg[4]_0\(0) => \sprite_x_reg[4]_14\(0),
      \sprite_x_reg[4]_1\(2) => stage2_enemy8_n_23,
      \sprite_x_reg[4]_1\(1) => stage2_enemy8_n_24,
      \sprite_x_reg[4]_1\(0) => stage2_enemy8_n_25,
      \sprite_x_reg[6]_0\(2 downto 0) => \sprite_x_reg[6]_27\(2 downto 0),
      \sprite_y_reg[0]_0\ => \^sprite_shoot_y_stage2_e8\(0),
      \sprite_y_reg[10]_0\ => \^sprite_shoot_y_stage2_e8\(10),
      \sprite_y_reg[10]_1\(3 downto 0) => \sprite_y_reg[10]_6\(3 downto 0),
      \sprite_y_reg[11]_0\ => \^sprite_shoot_y_stage2_e8\(11),
      \sprite_y_reg[12]_0\ => \^sprite_shoot_y_stage2_e8\(12),
      \sprite_y_reg[13]_0\ => \^sprite_shoot_y_stage2_e8\(13),
      \sprite_y_reg[14]_0\ => \^sprite_shoot_y_stage2_e8\(14),
      \sprite_y_reg[14]_1\(3 downto 0) => \sprite_y_reg[14]_12\(3 downto 0),
      \sprite_y_reg[14]_2\(3 downto 0) => \sprite_y_reg[14]_13\(3 downto 0),
      \sprite_y_reg[15]_0\ => \^sprite_shoot_y_stage2_e8\(15),
      \sprite_y_reg[1]_0\ => \^sprite_shoot_y_stage2_e8\(1),
      \sprite_y_reg[2]_0\ => \^sprite_shoot_y_stage2_e8\(2),
      \sprite_y_reg[3]_0\ => \^sprite_shoot_y_stage2_e8\(3),
      \sprite_y_reg[4]_0\(2 downto 0) => \sprite_y_reg[4]_5\(2 downto 0),
      \sprite_y_reg[5]_0\ => \^sprite_shoot_y_stage2_e8\(5),
      \sprite_y_reg[6]_0\(2 downto 0) => \sprite_y_reg[6]_6\(2 downto 0),
      \sprite_y_reg[6]_1\ => \^sprite_shoot_y_stage2_e8\(6),
      \sprite_y_reg[6]_2\(0) => \sprite_y_reg[6]_16\(0),
      \sprite_y_reg[7]_0\(1) => \^sprite_shoot_y_stage2_e8\(7),
      \sprite_y_reg[7]_0\(0) => \^sprite_shoot_y_stage2_e8\(4),
      \sprite_y_reg[8]_0\ => \^sprite_shoot_y_stage2_e8\(8),
      \sprite_y_reg[9]_0\ => \^sprite_shoot_y_stage2_e8\(9),
      sw(1 downto 0) => sw(1 downto 0),
      sw_0_sp_1 => enemy_projectile2_8_n_65,
      v_sync => v_sync
    );
enemy_projectile3: entity work.design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_4
     port map (
      CO(0) => life_control470_in,
      DI(1) => player_n_64,
      DI(0) => player_n_65,
      Q(14 downto 0) => Q(14 downto 0),
      S(1) => player_n_62,
      S(0) => player_n_63,
      \bias[3]_i_319\(0) => \bias[3]_i_319\(0),
      \bias_reg[3]_i_1256\ => \bias_reg[3]_i_450\,
      \bias_reg[3]_i_1267\(0) => \bias_reg[3]_i_1137\(0),
      \bias_reg[3]_i_1276_0\(15 downto 0) => \bias_reg[3]_i_69\(15 downto 0),
      \bias_reg[3]_i_1276_1\(3 downto 0) => \bias_reg[3]_i_1276\(3 downto 0),
      \bias_reg[3]_i_2086_0\(0) => \bias_reg[3]_i_2086\(0),
      \bias_reg[3]_i_2086_1\(2 downto 0) => \bias_reg[3]_i_2086_0\(2 downto 0),
      \bias_reg[3]_i_3081\(0) => \bias_reg[3]_i_2925\(0),
      \bias_reg[3]_i_695_0\(3 downto 0) => \bias_reg[3]_i_695\(3 downto 0),
      finish_14 => finish_14,
      \life_control[2]_i_8\ => \^life_control\(1),
      \life_control[2]_i_8_0\ => \^life_control\(2),
      \life_control[2]_i_8_1\ => \^life_control\(0),
      \life_control_reg[1]\ => enemy_projectile3_n_65,
      \life_control_reg[2]_i_71_0\(11 downto 0) => \^sprite_p1_x\(11 downto 0),
      \o_sx_reg[15]\(0) => \o_sx_reg[15]_1\(0),
      p_0_in(10 downto 0) => p_0_in(15 downto 5),
      shoot_signal_e3 => shoot_signal_e3,
      shoot_x(3 downto 0) => \^sprite_p1_x\(15 downto 12),
      sprite_e3_x(15 downto 0) => \^sprite_e3_x\(15 downto 0),
      \sprite_x_reg[14]_0\(3 downto 0) => \sprite_x_reg[14]_10\(3 downto 0),
      \sprite_x_reg[14]_1\(0) => enemy_projectile3_n_66,
      \sprite_x_reg[15]_0\(15 downto 0) => \^sprite_x_reg[15]_10\(15 downto 0),
      \sprite_x_reg[3]_0\(3 downto 0) => \sprite_x_reg[3]_9\(3 downto 0),
      \sprite_x_reg[4]_0\(0) => \sprite_x_reg[4]_9\(0),
      \sprite_x_reg[4]_1\(2) => enemy3_n_38,
      \sprite_x_reg[4]_1\(1) => enemy3_n_39,
      \sprite_x_reg[4]_1\(0) => enemy3_n_40,
      \sprite_x_reg[6]_0\(2 downto 0) => \sprite_x_reg[6]_22\(2 downto 0),
      \sprite_y_reg[0]_0\ => \^sprite_shoot_y_e3\(0),
      \sprite_y_reg[10]_0\ => \^sprite_shoot_y_e3\(10),
      \sprite_y_reg[10]_1\(3 downto 0) => \sprite_y_reg[10]_1\(3 downto 0),
      \sprite_y_reg[11]_0\ => \^sprite_shoot_y_e3\(11),
      \sprite_y_reg[12]_0\ => \^sprite_shoot_y_e3\(12),
      \sprite_y_reg[13]_0\ => \^sprite_shoot_y_e3\(13),
      \sprite_y_reg[14]_0\ => \^sprite_shoot_y_e3\(14),
      \sprite_y_reg[14]_1\(3 downto 0) => \sprite_y_reg[14]_2\(3 downto 0),
      \sprite_y_reg[14]_2\(3 downto 0) => \sprite_y_reg[14]_3\(3 downto 0),
      \sprite_y_reg[15]_0\ => \^sprite_shoot_y_e3\(15),
      \sprite_y_reg[1]_0\ => \^sprite_shoot_y_e3\(1),
      \sprite_y_reg[2]_0\ => \^sprite_shoot_y_e3\(2),
      \sprite_y_reg[3]_0\ => \^sprite_shoot_y_e3\(3),
      \sprite_y_reg[3]_1\(0) => enemy3_n_54,
      \sprite_y_reg[4]_0\(2 downto 0) => \sprite_y_reg[4]_0\(2 downto 0),
      \sprite_y_reg[5]_0\ => \^sprite_shoot_y_e3\(5),
      \sprite_y_reg[6]_0\(2 downto 0) => \sprite_y_reg[6]_1\(2 downto 0),
      \sprite_y_reg[6]_1\ => \^sprite_shoot_y_e3\(6),
      \sprite_y_reg[6]_2\(0) => \sprite_y_reg[6]_11\(0),
      \sprite_y_reg[7]_0\(1) => \^sprite_shoot_y_e3\(7),
      \sprite_y_reg[7]_0\(0) => \^sprite_shoot_y_e3\(4),
      \sprite_y_reg[8]_0\ => \^sprite_shoot_y_e3\(8),
      \sprite_y_reg[9]_0\ => \^sprite_shoot_y_e3\(9),
      v_sync => v_sync
    );
enemy_projectile3_1: entity work.design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_5
     port map (
      CO(0) => life_control692_in,
      D(0) => \^sprite_stage3_e1_x\(0),
      DI(1) => player_n_40,
      DI(0) => player_n_41,
      Q(14 downto 0) => Q(14 downto 0),
      S(0) => stage3_enemy1_n_52,
      \bias[3]_i_682\(0) => \bias[3]_i_682\(0),
      \bias_reg[3]_i_1214_0\(3 downto 0) => \bias_reg[3]_i_1214\(3 downto 0),
      \bias_reg[3]_i_1983_0\(15 downto 0) => \bias_reg[3]_i_69\(15 downto 0),
      \bias_reg[3]_i_1983_1\(3 downto 0) => \bias_reg[3]_i_1983\(3 downto 0),
      \bias_reg[3]_i_1985\ => \bias_reg[3]_i_1919\,
      \bias_reg[3]_i_1996\ => \bias_reg[3]_i_450\,
      \bias_reg[3]_i_2668_0\(0) => \bias_reg[3]_i_2668\(0),
      \bias_reg[3]_i_2668_1\(2 downto 0) => \bias_reg[3]_i_2668_0\(2 downto 0),
      \bias_reg[3]_i_3225\(0) => \bias_reg[3]_i_2925\(0),
      finish_20 => finish_20,
      life_control268_in => life_control268_in,
      \life_control_reg[2]_i_163_0\(1) => player_n_38,
      \life_control_reg[2]_i_163_0\(0) => player_n_39,
      \life_control_reg[2]_i_75_0\(11 downto 0) => \^sprite_p1_x\(11 downto 0),
      \o_sx_reg[15]\(0) => \o_sx_reg[15]_7\(0),
      p_0_in(10 downto 0) => p_0_in(15 downto 5),
      shoot_signal_stage3_e1 => shoot_signal_stage3_e1,
      shoot_x(3 downto 0) => \^sprite_p1_x\(15 downto 12),
      \sprite_x_reg[14]_0\(3 downto 0) => \sprite_x_reg[14]_16\(3 downto 0),
      \sprite_x_reg[14]_1\(0) => enemy_projectile3_1_n_66,
      \sprite_x_reg[15]_0\(15 downto 0) => \^sprite_x_reg[15]_16\(15 downto 0),
      \sprite_x_reg[15]_1\(14 downto 0) => \^sprite_stage3_e1_x\(15 downto 1),
      \sprite_x_reg[3]_0\(3 downto 0) => \sprite_x_reg[3]_15\(3 downto 0),
      \sprite_x_reg[4]_0\(0) => \sprite_x_reg[4]_15\(0),
      \sprite_x_reg[4]_1\(2) => stage3_enemy1_n_19,
      \sprite_x_reg[4]_1\(1) => stage3_enemy1_n_20,
      \sprite_x_reg[4]_1\(0) => stage3_enemy1_n_21,
      \sprite_x_reg[6]_0\(2 downto 0) => \sprite_x_reg[6]_28\(2 downto 0),
      \sprite_y_reg[0]_0\ => \^sprite_shoot_y_stage3_e1\(0),
      \sprite_y_reg[10]_0\ => \^sprite_shoot_y_stage3_e1\(10),
      \sprite_y_reg[10]_1\(3 downto 0) => \sprite_y_reg[10]_7\(3 downto 0),
      \sprite_y_reg[11]_0\ => \^sprite_shoot_y_stage3_e1\(11),
      \sprite_y_reg[12]_0\ => \^sprite_shoot_y_stage3_e1\(12),
      \sprite_y_reg[13]_0\ => \^sprite_shoot_y_stage3_e1\(13),
      \sprite_y_reg[14]_0\ => \^sprite_shoot_y_stage3_e1\(14),
      \sprite_y_reg[14]_1\(3 downto 0) => \sprite_y_reg[14]_14\(3 downto 0),
      \sprite_y_reg[14]_2\(3 downto 0) => \sprite_y_reg[14]_15\(3 downto 0),
      \sprite_y_reg[15]_0\ => \^sprite_shoot_y_stage3_e1\(15),
      \sprite_y_reg[1]_0\ => \^sprite_shoot_y_stage3_e1\(1),
      \sprite_y_reg[2]_0\ => \^sprite_shoot_y_stage3_e1\(2),
      \sprite_y_reg[3]_0\ => \^sprite_shoot_y_stage3_e1\(3),
      \sprite_y_reg[4]_0\(2 downto 0) => \sprite_y_reg[4]_6\(2 downto 0),
      \sprite_y_reg[5]_0\ => \^sprite_shoot_y_stage3_e1\(5),
      \sprite_y_reg[6]_0\(2 downto 0) => \sprite_y_reg[6]_7\(2 downto 0),
      \sprite_y_reg[6]_1\ => \^sprite_shoot_y_stage3_e1\(6),
      \sprite_y_reg[6]_2\(0) => \sprite_y_reg[6]_17\(0),
      \sprite_y_reg[7]_0\(1) => \^sprite_shoot_y_stage3_e1\(7),
      \sprite_y_reg[7]_0\(0) => \^sprite_shoot_y_stage3_e1\(4),
      \sprite_y_reg[8]_0\ => \^sprite_shoot_y_stage3_e1\(8),
      \sprite_y_reg[9]_0\ => \^sprite_shoot_y_stage3_e1\(9),
      sw(1 downto 0) => sw(1 downto 0),
      sw_1_sp_1 => enemy_projectile3_1_n_65,
      v_sync => v_sync
    );
enemy_projectile3_3: entity work.design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_6
     port map (
      CO(0) => life_control5100_in,
      D(0) => \^sprite_x_reg[11]_7\(0),
      DI(1) => player_n_36,
      DI(0) => player_n_37,
      Q(14 downto 0) => Q(14 downto 0),
      S(0) => stage3_enemy3_n_38,
      \bias[3]_i_676\(0) => \bias[3]_i_676\(0),
      \bias_reg[3]_i_1194_0\(3 downto 0) => \bias_reg[3]_i_1194\(3 downto 0),
      \bias_reg[3]_i_1939_0\(15 downto 0) => \bias_reg[3]_i_69\(15 downto 0),
      \bias_reg[3]_i_1939_1\(3 downto 0) => \bias_reg[3]_i_1939\(3 downto 0),
      \bias_reg[3]_i_1941\ => \bias_reg[3]_i_1919\,
      \bias_reg[3]_i_1952\ => \bias_reg[3]_i_450\,
      \bias_reg[3]_i_2600_0\(0) => \bias_reg[3]_i_2600\(0),
      \bias_reg[3]_i_2600_1\(2 downto 0) => \bias_reg[3]_i_2600_0\(2 downto 0),
      \bias_reg[3]_i_3195\(0) => \bias_reg[3]_i_2925\(0),
      finish_21 => finish_21,
      life_control0 => life_control0,
      life_control268_in => life_control268_in,
      life_control4101_in => life_control4101_in,
      \life_control[2]_i_8\(0) => life_control696_in,
      \life_control_reg[2]_i_169_0\(1) => player_n_34,
      \life_control_reg[2]_i_169_0\(0) => player_n_35,
      \life_control_reg[2]_i_9_0\(11 downto 0) => \^sprite_p1_x\(11 downto 0),
      \o_sx_reg[15]\(0) => \o_sx_reg[15]_8\(0),
      p_0_in(10 downto 0) => p_0_in(15 downto 5),
      shoot_signal_stage3_e3 => shoot_signal_stage3_e3,
      shoot_x(3 downto 0) => \^sprite_p1_x\(15 downto 12),
      \sprite_x_reg[14]_0\(3 downto 0) => \sprite_x_reg[14]_17\(3 downto 0),
      \sprite_x_reg[14]_1\(0) => enemy_projectile3_3_n_67,
      \sprite_x_reg[15]_0\(15 downto 0) => \^sprite_x_reg[15]_17\(15 downto 0),
      \sprite_x_reg[15]_1\(14 downto 11) => sprite_stage3_e3_x(15 downto 12),
      \sprite_x_reg[15]_1\(10 downto 9) => \^sprite_x_reg[11]_7\(9 downto 8),
      \sprite_x_reg[15]_1\(8 downto 7) => sprite_stage3_e3_x(9 downto 8),
      \sprite_x_reg[15]_1\(6 downto 0) => \^sprite_x_reg[11]_7\(7 downto 1),
      \sprite_x_reg[3]_0\(3 downto 0) => \sprite_x_reg[3]_16\(3 downto 0),
      \sprite_x_reg[4]_0\(0) => \sprite_x_reg[4]_16\(0),
      \sprite_x_reg[4]_1\(2) => stage3_enemy3_n_20,
      \sprite_x_reg[4]_1\(1) => stage3_enemy3_n_21,
      \sprite_x_reg[4]_1\(0) => stage3_enemy3_n_22,
      \sprite_x_reg[6]_0\(2 downto 0) => \sprite_x_reg[6]_29\(2 downto 0),
      \sprite_y_reg[0]_0\ => \^sprite_shoot_y_stage3_e3\(0),
      \sprite_y_reg[10]_0\ => \^sprite_shoot_y_stage3_e3\(10),
      \sprite_y_reg[10]_1\(3 downto 0) => \sprite_y_reg[10]_8\(3 downto 0),
      \sprite_y_reg[11]_0\ => \^sprite_shoot_y_stage3_e3\(11),
      \sprite_y_reg[12]_0\ => \^sprite_shoot_y_stage3_e3\(12),
      \sprite_y_reg[13]_0\ => \^sprite_shoot_y_stage3_e3\(13),
      \sprite_y_reg[14]_0\ => \^sprite_shoot_y_stage3_e3\(14),
      \sprite_y_reg[14]_1\(3 downto 0) => \sprite_y_reg[14]_16\(3 downto 0),
      \sprite_y_reg[14]_2\(3 downto 0) => \sprite_y_reg[14]_17\(3 downto 0),
      \sprite_y_reg[15]_0\ => \^sprite_shoot_y_stage3_e3\(15),
      \sprite_y_reg[1]_0\ => \^sprite_shoot_y_stage3_e3\(1),
      \sprite_y_reg[2]_0\ => \^sprite_shoot_y_stage3_e3\(2),
      \sprite_y_reg[3]_0\ => \^sprite_shoot_y_stage3_e3\(3),
      \sprite_y_reg[4]_0\(2 downto 0) => \sprite_y_reg[4]_7\(2 downto 0),
      \sprite_y_reg[5]_0\ => \^sprite_shoot_y_stage3_e3\(5),
      \sprite_y_reg[6]_0\(2 downto 0) => \sprite_y_reg[6]_8\(2 downto 0),
      \sprite_y_reg[6]_1\ => \^sprite_shoot_y_stage3_e3\(6),
      \sprite_y_reg[6]_2\(0) => \sprite_y_reg[6]_18\(0),
      \sprite_y_reg[7]_0\(1) => \^sprite_shoot_y_stage3_e3\(7),
      \sprite_y_reg[7]_0\(0) => \^sprite_shoot_y_stage3_e3\(4),
      \sprite_y_reg[8]_0\ => \^sprite_shoot_y_stage3_e3\(8),
      \sprite_y_reg[9]_0\ => \^sprite_shoot_y_stage3_e3\(9),
      sw(1 downto 0) => sw(1 downto 0),
      sw_0_sp_1 => enemy_projectile3_3_n_66,
      v_sync => v_sync
    );
enemy_projectile3_5: entity work.design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_7
     port map (
      CO(0) => enemy_projectile3_5_n_66,
      D(0) => \^sprite_stage3_e5_x\(0),
      DI(1) => player_n_32,
      DI(0) => player_n_33,
      Q(14 downto 0) => Q(14 downto 0),
      S(0) => stage3_enemy5_n_54,
      \bias[3]_i_679\(0) => \bias[3]_i_679\(0),
      \bias_reg[3]_i_1204_0\(3 downto 0) => \bias_reg[3]_i_1204\(3 downto 0),
      \bias_reg[3]_i_1961_0\(15 downto 0) => \bias_reg[3]_i_69\(15 downto 0),
      \bias_reg[3]_i_1961_1\(3 downto 0) => \bias_reg[3]_i_1961\(3 downto 0),
      \bias_reg[3]_i_1963\ => \bias_reg[3]_i_1919\,
      \bias_reg[3]_i_1974\ => \bias_reg[3]_i_450\,
      \bias_reg[3]_i_2634_0\(0) => \bias_reg[3]_i_2634\(0),
      \bias_reg[3]_i_2634_1\(2 downto 0) => \bias_reg[3]_i_2634_0\(2 downto 0),
      \bias_reg[3]_i_3210\(0) => \bias_reg[3]_i_2925\(0),
      finish_22 => finish_22,
      life_control4101_in => life_control4101_in,
      \life_control_reg[2]_i_43_0\(1) => player_n_30,
      \life_control_reg[2]_i_43_0\(0) => player_n_31,
      \life_control_reg[2]_i_93_0\(0) => \^sprite_p1_x\(4),
      \o_sx_reg[15]\(0) => \o_sx_reg[15]_9\(0),
      p_0_in(10 downto 0) => p_0_in(15 downto 5),
      shoot_signal_stage3_e5 => shoot_signal_stage3_e5,
      shoot_x(14 downto 0) => \^sprite_stage3_e5_x\(15 downto 1),
      \sprite_x_reg[14]_0\(3 downto 0) => \sprite_x_reg[14]_18\(3 downto 0),
      \sprite_x_reg[15]_0\(15 downto 0) => \^sprite_x_reg[15]_18\(15 downto 0),
      \sprite_x_reg[3]_0\(3 downto 0) => \sprite_x_reg[3]_17\(3 downto 0),
      \sprite_x_reg[4]_0\(0) => \sprite_x_reg[4]_17\(0),
      \sprite_x_reg[4]_1\(2) => stage3_enemy5_n_24,
      \sprite_x_reg[4]_1\(1) => stage3_enemy5_n_25,
      \sprite_x_reg[4]_1\(0) => stage3_enemy5_n_26,
      \sprite_x_reg[6]_0\(2 downto 0) => \sprite_x_reg[6]_30\(2 downto 0),
      \sprite_y_reg[0]_0\ => \^sprite_shoot_y_stage3_e5\(0),
      \sprite_y_reg[10]_0\ => \^sprite_shoot_y_stage3_e5\(10),
      \sprite_y_reg[10]_1\(3 downto 0) => \sprite_y_reg[10]_9\(3 downto 0),
      \sprite_y_reg[11]_0\ => \^sprite_shoot_y_stage3_e5\(11),
      \sprite_y_reg[12]_0\ => \^sprite_shoot_y_stage3_e5\(12),
      \sprite_y_reg[13]_0\ => \^sprite_shoot_y_stage3_e5\(13),
      \sprite_y_reg[14]_0\ => \^sprite_shoot_y_stage3_e5\(14),
      \sprite_y_reg[14]_1\(3 downto 0) => \sprite_y_reg[14]_18\(3 downto 0),
      \sprite_y_reg[14]_2\(3 downto 0) => \sprite_y_reg[14]_19\(3 downto 0),
      \sprite_y_reg[15]_0\ => \^sprite_shoot_y_stage3_e5\(15),
      \sprite_y_reg[1]_0\ => \^sprite_shoot_y_stage3_e5\(1),
      \sprite_y_reg[2]_0\ => \^sprite_shoot_y_stage3_e5\(2),
      \sprite_y_reg[3]_0\ => \^sprite_shoot_y_stage3_e5\(3),
      \sprite_y_reg[4]_0\(2 downto 0) => \sprite_y_reg[4]_8\(2 downto 0),
      \sprite_y_reg[5]_0\ => \^sprite_shoot_y_stage3_e5\(5),
      \sprite_y_reg[6]_0\(2 downto 0) => \sprite_y_reg[6]_9\(2 downto 0),
      \sprite_y_reg[6]_1\ => \^sprite_shoot_y_stage3_e5\(6),
      \sprite_y_reg[6]_2\(0) => \sprite_y_reg[6]_19\(0),
      \sprite_y_reg[7]_0\(1) => \^sprite_shoot_y_stage3_e5\(7),
      \sprite_y_reg[7]_0\(0) => \^sprite_shoot_y_stage3_e5\(4),
      \sprite_y_reg[8]_0\ => \^sprite_shoot_y_stage3_e5\(8),
      \sprite_y_reg[9]_0\ => \^sprite_shoot_y_stage3_e5\(9),
      v_sync => v_sync
    );
enemy_projectile5: entity work.design_1_HDMI_TOP_0_0_sprite_compositor_e_projectile_8
     port map (
      CO(0) => life_control474_in,
      DI(1) => player_n_60,
      DI(0) => player_n_61,
      Q(14 downto 0) => Q(14 downto 0),
      S(1) => player_n_58,
      S(0) => player_n_59,
      \bias[3]_i_317\(0) => \bias[3]_i_317\(0),
      \bias_reg[3]_i_1224\ => \bias_reg[3]_i_450\,
      \bias_reg[3]_i_1235\(0) => \bias_reg[3]_i_1137\(0),
      \bias_reg[3]_i_1244_0\(15 downto 0) => \bias_reg[3]_i_69\(15 downto 0),
      \bias_reg[3]_i_1244_1\(3 downto 0) => \bias_reg[3]_i_1244\(3 downto 0),
      \bias_reg[3]_i_2030_0\(0) => \bias_reg[3]_i_2030\(0),
      \bias_reg[3]_i_2030_1\(2 downto 0) => \bias_reg[3]_i_2030_0\(2 downto 0),
      \bias_reg[3]_i_3048\(0) => \bias_reg[3]_i_2925\(0),
      \bias_reg[3]_i_688_0\(3 downto 0) => \bias_reg[3]_i_688\(3 downto 0),
      finish_15 => finish_15,
      \life_control[2]_i_8\ => \^life_control\(1),
      \life_control[2]_i_8_0\ => \^life_control\(2),
      \life_control[2]_i_8_1\ => \^life_control\(0),
      \life_control_reg[1]\ => enemy_projectile5_n_65,
      \life_control_reg[2]_i_73_0\(11 downto 0) => \^sprite_p1_x\(11 downto 0),
      \o_sx_reg[15]\(0) => \o_sx_reg[15]_2\(0),
      p_0_in(10 downto 0) => p_0_in(15 downto 5),
      shoot_signal_e5 => shoot_signal_e5,
      shoot_x(3 downto 0) => \^sprite_p1_x\(15 downto 12),
      sprite_e5_x(15 downto 0) => \^sprite_e5_x\(15 downto 0),
      \sprite_x_reg[14]_0\(3 downto 0) => \sprite_x_reg[14]_11\(3 downto 0),
      \sprite_x_reg[14]_1\(0) => enemy_projectile5_n_66,
      \sprite_x_reg[15]_0\(15 downto 0) => \^sprite_x_reg[15]_11\(15 downto 0),
      \sprite_x_reg[3]_0\(3 downto 0) => \sprite_x_reg[3]_10\(3 downto 0),
      \sprite_x_reg[4]_0\(0) => \sprite_x_reg[4]_10\(0),
      \sprite_x_reg[4]_1\(2) => enemy5_n_38,
      \sprite_x_reg[4]_1\(1) => enemy5_n_39,
      \sprite_x_reg[4]_1\(0) => enemy5_n_40,
      \sprite_x_reg[6]_0\(2 downto 0) => \sprite_x_reg[6]_23\(2 downto 0),
      \sprite_y_reg[0]_0\ => \^sprite_shoot_y_e5\(0),
      \sprite_y_reg[10]_0\ => \^sprite_shoot_y_e5\(10),
      \sprite_y_reg[10]_1\(3 downto 0) => \sprite_y_reg[10]_2\(3 downto 0),
      \sprite_y_reg[11]_0\ => \^sprite_shoot_y_e5\(11),
      \sprite_y_reg[12]_0\ => \^sprite_shoot_y_e5\(12),
      \sprite_y_reg[13]_0\ => \^sprite_shoot_y_e5\(13),
      \sprite_y_reg[14]_0\ => \^sprite_shoot_y_e5\(14),
      \sprite_y_reg[14]_1\(3 downto 0) => \sprite_y_reg[14]_4\(3 downto 0),
      \sprite_y_reg[14]_2\(3 downto 0) => \sprite_y_reg[14]_5\(3 downto 0),
      \sprite_y_reg[15]_0\ => \^sprite_shoot_y_e5\(15),
      \sprite_y_reg[1]_0\ => \^sprite_shoot_y_e5\(1),
      \sprite_y_reg[2]_0\ => \^sprite_shoot_y_e5\(2),
      \sprite_y_reg[3]_0\ => \^sprite_shoot_y_e5\(3),
      \sprite_y_reg[3]_1\(0) => enemy5_n_54,
      \sprite_y_reg[4]_0\(2 downto 0) => \sprite_y_reg[4]_1\(2 downto 0),
      \sprite_y_reg[5]_0\ => \^sprite_shoot_y_e5\(5),
      \sprite_y_reg[6]_0\(2 downto 0) => \sprite_y_reg[6]_2\(2 downto 0),
      \sprite_y_reg[6]_1\ => \^sprite_shoot_y_e5\(6),
      \sprite_y_reg[6]_2\(0) => \sprite_y_reg[6]_12\(0),
      \sprite_y_reg[7]_0\(1) => \^sprite_shoot_y_e5\(7),
      \sprite_y_reg[7]_0\(0) => \^sprite_shoot_y_e5\(4),
      \sprite_y_reg[8]_0\ => \^sprite_shoot_y_e5\(8),
      \sprite_y_reg[9]_0\ => \^sprite_shoot_y_e5\(9),
      v_sync => v_sync
    );
\life_control[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^life_control\(1),
      I1 => \^life_control\(2),
      I2 => \^life_control\(0),
      O => life_control268_in
    );
\life_control_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => enemy_projectile1_n_68,
      Q => \^life_control\(0),
      R => '0'
    );
\life_control_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => enemy_projectile1_n_67,
      Q => \^life_control\(1),
      R => '0'
    );
\life_control_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => v_sync,
      CE => '1',
      D => enemy_projectile1_n_66,
      Q => \^life_control\(2),
      R => '0'
    );
player: entity work.design_1_HDMI_TOP_0_0_sprite_compositor
     port map (
      CO(0) => CO(0),
      DI(1) => player_n_32,
      DI(0) => player_n_33,
      Q(11 downto 0) => \^sprite_p1_x\(11 downto 0),
      S(2) => player_n_18,
      S(1) => player_n_19,
      S(0) => player_n_20,
      \bias[3]_i_76\(3 downto 0) => \bias[3]_i_76\(3 downto 0),
      \bias_reg[3]_i_1308\ => \bias_reg[4]_i_222\,
      \bias_reg[3]_i_1308_0\ => \bias_reg[3]_i_2489\,
      \bias_reg[3]_i_219_0\(3 downto 0) => S(3 downto 0),
      \bias_reg[3]_i_459_0\ => \bias_reg[3]_i_450\,
      \bias_reg[3]_i_459_1\(0) => \bias_reg[3]_i_2925\(0),
      \bias_reg[3]_i_459_2\ => \bias_reg[3]_i_187\,
      \bias_reg[3]_i_459_3\ => \bias_reg[3]_i_187_0\,
      \bias_reg[3]_i_468\(9 downto 2) => \bias_reg[3]_i_69\(15 downto 8),
      \bias_reg[3]_i_468\(1 downto 0) => \bias_reg[3]_i_69\(2 downto 1),
      btn2 => btn2,
      btn3 => btn3,
      \life_control[2]_i_2\(0) => enemy_projectile1_n_65,
      \life_control[2]_i_26\(0) => enemy_projectile2_2_n_66,
      \life_control[2]_i_27\(0) => enemy_projectile3_n_66,
      \life_control[2]_i_28\(0) => enemy_projectile5_n_66,
      \life_control[2]_i_29\(0) => enemy_projectile3_1_n_66,
      \life_control[2]_i_3\(0) => enemy_projectile3_5_n_66,
      \life_control[2]_i_30\(0) => enemy_projectile3_3_n_67,
      \life_control[2]_i_31\(0) => enemy_projectile2_6_n_66,
      \life_control[2]_i_68\(0) => enemy_projectile2_4_n_66,
      \life_control[2]_i_83\(0) => enemy_projectile2_8_n_66,
      \life_control_reg[2]_i_197\(3 downto 0) => \^sprite_x_reg[15]_12\(3 downto 0),
      \life_control_reg[2]_i_228\(3 downto 0) => \^sprite_x_reg[15]_10\(3 downto 0),
      \life_control_reg[2]_i_246\(3 downto 0) => \^sprite_x_reg[15]_11\(3 downto 0),
      \life_control_reg[2]_i_272\(3 downto 0) => \^sprite_x_reg[15]_16\(3 downto 0),
      \life_control_reg[2]_i_283\(3 downto 0) => \^sprite_x_reg[15]_17\(3 downto 0),
      \life_control_reg[2]_i_292\(3 downto 0) => \^sprite_x_reg[15]_14\(3 downto 0),
      \life_control_reg[2]_i_331\(3 downto 0) => \^sprite_x_reg[15]_13\(3 downto 0),
      \life_control_reg[2]_i_396\(3 downto 0) => \^sprite_x_reg[15]_15\(3 downto 0),
      \life_control_reg[2]_i_45\(3 downto 0) => \^sprite_x_reg[15]_9\(3 downto 0),
      \life_control_reg[2]_i_93\(3 downto 0) => \^sprite_x_reg[15]_18\(3 downto 0),
      shoot_x(3 downto 0) => \^sprite_p1_x\(15 downto 12),
      \sprite_x_reg[10]_0\(3 downto 0) => \sprite_x_reg[10]_8\(3 downto 0),
      \sprite_x_reg[14]_0\(3 downto 0) => \sprite_x_reg[14]_8\(3 downto 0),
      \sprite_x_reg[15]_0\(10 downto 0) => p_0_in(15 downto 5),
      \sprite_x_reg[15]_1\(0) => life_control5100_in,
      \sprite_x_reg[15]_10\(0) => life_control4,
      \sprite_x_reg[15]_2\(0) => life_control696_in,
      \sprite_x_reg[15]_3\(0) => life_control692_in,
      \sprite_x_reg[15]_4\(0) => life_control688_in,
      \sprite_x_reg[15]_5\(0) => life_control684_in,
      \sprite_x_reg[15]_6\(0) => life_control680_in,
      \sprite_x_reg[15]_7\(0) => life_control6,
      \sprite_x_reg[15]_8\(0) => life_control474_in,
      \sprite_x_reg[15]_9\(0) => life_control470_in,
      \sprite_x_reg[2]_0\(1) => player_n_30,
      \sprite_x_reg[2]_0\(0) => player_n_31,
      \sprite_x_reg[2]_1\(1) => player_n_34,
      \sprite_x_reg[2]_1\(0) => player_n_35,
      \sprite_x_reg[2]_10\(1) => player_n_52,
      \sprite_x_reg[2]_10\(0) => player_n_53,
      \sprite_x_reg[2]_11\(1) => player_n_54,
      \sprite_x_reg[2]_11\(0) => player_n_55,
      \sprite_x_reg[2]_12\(1) => player_n_56,
      \sprite_x_reg[2]_12\(0) => player_n_57,
      \sprite_x_reg[2]_13\(1) => player_n_58,
      \sprite_x_reg[2]_13\(0) => player_n_59,
      \sprite_x_reg[2]_14\(1) => player_n_60,
      \sprite_x_reg[2]_14\(0) => player_n_61,
      \sprite_x_reg[2]_15\(1) => player_n_62,
      \sprite_x_reg[2]_15\(0) => player_n_63,
      \sprite_x_reg[2]_16\(1) => player_n_64,
      \sprite_x_reg[2]_16\(0) => player_n_65,
      \sprite_x_reg[2]_17\(1) => player_n_66,
      \sprite_x_reg[2]_17\(0) => player_n_67,
      \sprite_x_reg[2]_18\(1) => player_n_68,
      \sprite_x_reg[2]_18\(0) => player_n_69,
      \sprite_x_reg[2]_2\(1) => player_n_36,
      \sprite_x_reg[2]_2\(0) => player_n_37,
      \sprite_x_reg[2]_3\(1) => player_n_38,
      \sprite_x_reg[2]_3\(0) => player_n_39,
      \sprite_x_reg[2]_4\(1) => player_n_40,
      \sprite_x_reg[2]_4\(0) => player_n_41,
      \sprite_x_reg[2]_5\(1) => player_n_42,
      \sprite_x_reg[2]_5\(0) => player_n_43,
      \sprite_x_reg[2]_6\(1) => player_n_44,
      \sprite_x_reg[2]_6\(0) => player_n_45,
      \sprite_x_reg[2]_7\(1) => player_n_46,
      \sprite_x_reg[2]_7\(0) => player_n_47,
      \sprite_x_reg[2]_8\(1) => player_n_48,
      \sprite_x_reg[2]_8\(0) => player_n_49,
      \sprite_x_reg[2]_9\(1) => player_n_50,
      \sprite_x_reg[2]_9\(0) => player_n_51,
      \sprite_x_reg[7]_0\(1 downto 0) => \sprite_x_reg[7]_8\(1 downto 0),
      v_sync => v_sync
    );
player_projectile: entity work.design_1_HDMI_TOP_0_0_sprite_compositor_6
     port map (
      CO(0) => notcollision2,
      D(0) => \^sprite_stage2_e2_x\(0),
      DI(0) => DI(0),
      O(3 downto 0) => \^o\(3 downto 0),
      Q(11 downto 4) => Q(14 downto 7),
      Q(3) => Q(5),
      Q(2 downto 0) => Q(2 downto 0),
      S(3) => enemy1_n_23,
      S(2) => enemy1_n_24,
      S(1) => enemy1_n_25,
      S(0) => enemy1_n_26,
      \bias[3]_i_301\(0) => \bias[3]_i_301\(0),
      \bias_reg[3]_i_1106_0\(11 downto 4) => \bias_reg[3]_i_69\(15 downto 8),
      \bias_reg[3]_i_1106_0\(3 downto 2) => \bias_reg[3]_i_69\(5 downto 4),
      \bias_reg[3]_i_1106_0\(1 downto 0) => \bias_reg[3]_i_69\(2 downto 1),
      \bias_reg[3]_i_1106_1\(3 downto 0) => \bias_reg[3]_i_1106\(3 downto 0),
      \bias_reg[3]_i_1108\(0) => \bias_reg[3]_i_1137\(0),
      \bias_reg[3]_i_1117\ => \bias_reg[3]_i_450\,
      \bias_reg[3]_i_1117_0\ => \bias_reg[3]_i_450_0\,
      \bias_reg[3]_i_1801_0\(0) => \bias_reg[3]_i_1801\(0),
      \bias_reg[3]_i_1801_1\(2 downto 0) => \bias_reg[3]_i_1801_0\(2 downto 0),
      \bias_reg[3]_i_2462\ => \bias_reg[3]_i_2480_0\,
      \bias_reg[3]_i_2462_0\ => \bias_reg[3]_i_2480\,
      \bias_reg[3]_i_2471_0\ => \bias_reg[3]_i_2489\,
      \bias_reg[3]_i_2471_1\ => \bias_reg[4]_i_222\,
      \bias_reg[3]_i_632_0\(3 downto 0) => \bias_reg[3]_i_632\(3 downto 0),
      btn1 => btn1,
      cnt_reg => player_projectile_n_41,
      cnt_reg_0(3 downto 0) => cnt_reg_4(3 downto 0),
      cnt_reg_1(3) => enemy2_n_37,
      cnt_reg_1(2) => enemy2_n_38,
      cnt_reg_1(1) => enemy2_n_39,
      cnt_reg_1(0) => enemy2_n_40,
      cnt_reg_10(3) => stage2_enemy2_n_34,
      cnt_reg_10(2) => stage2_enemy2_n_35,
      cnt_reg_10(1) => stage2_enemy2_n_36,
      cnt_reg_10(0) => stage2_enemy2_n_37,
      cnt_reg_11(3 downto 0) => cnt_reg_9(3 downto 0),
      cnt_reg_12(3) => stage2_enemy3_n_30,
      cnt_reg_12(2) => stage2_enemy3_n_31,
      cnt_reg_12(1) => stage2_enemy3_n_32,
      cnt_reg_12(0) => stage2_enemy3_n_33,
      cnt_reg_13(3 downto 0) => cnt_reg_10(3 downto 0),
      cnt_reg_14(3) => stage2_enemy4_n_34,
      cnt_reg_14(2) => stage2_enemy4_n_35,
      cnt_reg_14(1) => stage2_enemy4_n_36,
      cnt_reg_14(0) => stage2_enemy4_n_37,
      cnt_reg_15(3 downto 0) => cnt_reg_11(3 downto 0),
      cnt_reg_16(3) => stage2_enemy5_n_33,
      cnt_reg_16(2) => stage2_enemy5_n_34,
      cnt_reg_16(1) => stage2_enemy5_n_35,
      cnt_reg_16(0) => stage2_enemy5_n_36,
      cnt_reg_17(3 downto 0) => cnt_reg_12(3 downto 0),
      cnt_reg_18(3) => stage2_enemy6_n_34,
      cnt_reg_18(2) => stage2_enemy6_n_35,
      cnt_reg_18(1) => stage2_enemy6_n_36,
      cnt_reg_18(0) => stage2_enemy6_n_37,
      cnt_reg_19(3 downto 0) => cnt_reg_13(3 downto 0),
      cnt_reg_2(3 downto 0) => cnt_reg_5(3 downto 0),
      cnt_reg_20(3) => stage2_enemy7_n_51,
      cnt_reg_20(2) => stage2_enemy7_n_52,
      cnt_reg_20(1) => stage2_enemy7_n_53,
      cnt_reg_20(0) => stage2_enemy7_n_54,
      cnt_reg_21(3 downto 0) => cnt_reg_14(3 downto 0),
      cnt_reg_22(3) => stage2_enemy8_n_34,
      cnt_reg_22(2) => stage2_enemy8_n_35,
      cnt_reg_22(1) => stage2_enemy8_n_36,
      cnt_reg_22(0) => stage2_enemy8_n_37,
      cnt_reg_23(3 downto 0) => cnt_reg_15(3 downto 0),
      cnt_reg_24(3) => stage2_enemy9_n_30,
      cnt_reg_24(2) => stage2_enemy9_n_31,
      cnt_reg_24(1) => stage2_enemy9_n_32,
      cnt_reg_24(0) => stage2_enemy9_n_33,
      cnt_reg_25(3 downto 0) => cnt_reg_16(3 downto 0),
      cnt_reg_26(0) => notcollision4,
      cnt_reg_3(3) => enemy3_n_41,
      cnt_reg_3(2) => enemy3_n_42,
      cnt_reg_3(1) => enemy3_n_43,
      cnt_reg_3(0) => enemy3_n_44,
      cnt_reg_4(3 downto 0) => cnt_reg_6(3 downto 0),
      cnt_reg_5(3) => enemy4_n_37,
      cnt_reg_5(2) => enemy4_n_38,
      cnt_reg_5(1) => enemy4_n_39,
      cnt_reg_5(0) => enemy4_n_40,
      cnt_reg_6(3 downto 0) => cnt_reg_7(3 downto 0),
      cnt_reg_7(3) => enemy5_n_41,
      cnt_reg_7(2) => enemy5_n_42,
      cnt_reg_7(1) => enemy5_n_43,
      cnt_reg_7(0) => enemy5_n_44,
      cnt_reg_8(3) => stage2_enemy1_n_30,
      cnt_reg_8(2) => stage2_enemy1_n_31,
      cnt_reg_8(1) => stage2_enemy1_n_32,
      cnt_reg_8(0) => stage2_enemy1_n_33,
      cnt_reg_9(3 downto 0) => cnt_reg_8(3 downto 0),
      finish => finish,
      finish_reg_0(1 downto 0) => finish_reg(1 downto 0),
      notcollision => \^notcollision\,
      notcollision_reg => player_projectile_n_42,
      \notcollision_reg[0]\(0) => stage3_enemy1_n_36,
      \notcollision_reg[0]_0\(2) => stage3_enemy1_n_33,
      \notcollision_reg[0]_0\(1) => stage3_enemy1_n_34,
      \notcollision_reg[0]_0\(0) => stage3_enemy1_n_35,
      \notcollision_reg[0]_1\(3 downto 0) => \notcollision_reg[0]_0\(3 downto 0),
      \notcollision_reg[0]_2\(0) => stage3_enemy2_n_32,
      \notcollision_reg[0]_3\(2) => stage3_enemy2_n_29,
      \notcollision_reg[0]_3\(1) => stage3_enemy2_n_30,
      \notcollision_reg[0]_3\(0) => stage3_enemy2_n_31,
      \notcollision_reg[0]_4\(3 downto 0) => \notcollision_reg[0]_1\(3 downto 0),
      \notcollision_reg[0]_5\(2) => stage3_enemy4_n_21,
      \notcollision_reg[0]_5\(1) => stage3_enemy4_n_22,
      \notcollision_reg[0]_5\(0) => stage3_enemy4_n_23,
      \notcollision_reg[0]_6\(0) => stage3_enemy5_n_38,
      \notcollision_reg[0]_7\(2) => stage3_enemy5_n_35,
      \notcollision_reg[0]_7\(1) => stage3_enemy5_n_36,
      \notcollision_reg[0]_7\(0) => stage3_enemy5_n_37,
      \notcollision_reg[0]_8\(3 downto 0) => \notcollision_reg[0]_2\(3 downto 0),
      \notcollision_reg[1]_i_10_0\(0) => \^sprite_x_reg[11]_7\(0),
      \notcollision_reg[1]_i_10__0_0\ => \^sprite_x_reg[0]_7\,
      \notcollision_reg[1]_i_10__0_1\ => \^sprite_x_reg[1]_7\,
      \notcollision_reg[1]_i_10__0_2\ => \^sprite_x_reg[2]_7\,
      \notcollision_reg[1]_i_10__0_3\ => \^sprite_x_reg[3]_7\,
      \notcollision_reg[1]_i_10__0_4\ => \^sprite_x_reg[4]_7\,
      \notcollision_reg[1]_i_10__0_5\(0) => \^sprite_x_reg[6]_7\,
      \notcollision_reg[1]_i_14_0\(3 downto 0) => \^sprite_x_reg[6]_17\(3 downto 0),
      \notcollision_reg[1]_i_14_1\(3 downto 0) => \^sprite_x_reg[12]_18\(3 downto 0),
      \notcollision_reg[1]_i_14_2\(2 downto 0) => \^sprite_x_reg[15]_64\(2 downto 0),
      \notcollision_reg[1]_i_14__0_0\(3 downto 0) => \^sprite_x_reg[6]_20\(3 downto 0),
      \notcollision_reg[1]_i_14__0_1\(3 downto 0) => \^sprite_x_reg[12]_21\(3 downto 0),
      \notcollision_reg[1]_i_14__0_2\(2 downto 0) => \^sprite_x_reg[15]_71\(2 downto 0),
      \notcollision_reg[1]_i_15_0\(3 downto 0) => \^sprite_x_reg[6]_16\(3 downto 0),
      \notcollision_reg[1]_i_15_1\(3 downto 0) => \^sprite_x_reg[12]_17\(3 downto 0),
      \notcollision_reg[1]_i_15_2\(2 downto 0) => \^sprite_x_reg[15]_61\(2 downto 0),
      \notcollision_reg[1]_i_19_0\(3 downto 0) => \^sprite_x_reg[6]_18\(3 downto 0),
      \notcollision_reg[1]_i_19_1\(3 downto 0) => \^sprite_x_reg[12]_19\(3 downto 0),
      \notcollision_reg[1]_i_19_2\(2 downto 0) => \^sprite_x_reg[15]_67\(2 downto 0),
      \notcollision_reg[1]_i_19_3\(0) => stage3_enemy3_n_19,
      \notcollision_reg[1]_i_19_4\(0) => stage3_enemy3_n_23,
      \notcollision_reg[1]_i_19__0_0\(3 downto 0) => \^sprite_x_reg[6]_19\(3 downto 0),
      \notcollision_reg[1]_i_19__0_1\(3 downto 0) => \^sprite_x_reg[12]_20\(3 downto 0),
      \notcollision_reg[1]_i_19__0_2\(2 downto 0) => \^sprite_x_reg[15]_69\(2 downto 0),
      \notcollision_reg[1]_i_19__0_3\(1) => stage3_enemy4_n_27,
      \notcollision_reg[1]_i_19__0_3\(0) => stage3_enemy4_n_28,
      \notcollision_reg[1]_i_19__0_4\(0) => stage3_enemy4_n_29,
      \notcollision_reg[1]_i_2_0\(2) => \^sprite_x_reg[8]_6\,
      \notcollision_reg[1]_i_2_0\(1) => \^sprite_x_reg[7]_6\,
      \notcollision_reg[1]_i_2_0\(0) => \^sprite_x_reg[5]_6\,
      \notcollision_reg[1]_i_2_1\(3) => \^sprite_x_reg[12]_6\,
      \notcollision_reg[1]_i_2_1\(2) => \^sprite_x_reg[11]_6\,
      \notcollision_reg[1]_i_2_1\(1) => \^sprite_x_reg[10]_6\,
      \notcollision_reg[1]_i_2_1\(0) => \^sprite_x_reg[9]_6\,
      \notcollision_reg[1]_i_2_2\(2) => \^sprite_x_reg[15]_6\,
      \notcollision_reg[1]_i_2_2\(1) => \^sprite_x_reg[14]_6\,
      \notcollision_reg[1]_i_2_2\(0) => \^sprite_x_reg[13]_6\,
      \notcollision_reg[1]_i_2_3\(3) => stage3_enemy2_n_21,
      \notcollision_reg[1]_i_2_3\(2) => stage3_enemy2_n_22,
      \notcollision_reg[1]_i_2_3\(1) => stage3_enemy2_n_23,
      \notcollision_reg[1]_i_2_3\(0) => stage3_enemy2_n_24,
      \notcollision_reg[1]_i_2__2_0\(3) => stage3_enemy5_n_27,
      \notcollision_reg[1]_i_2__2_0\(2) => stage3_enemy5_n_28,
      \notcollision_reg[1]_i_2__2_0\(1) => stage3_enemy5_n_29,
      \notcollision_reg[1]_i_2__2_0\(0) => stage3_enemy5_n_30,
      \notcollision_reg[1]_i_3_0\(14 downto 0) => \^sprite_stage3_e1_x\(15 downto 1),
      \notcollision_reg[1]_i_3_1\(3) => stage3_enemy1_n_25,
      \notcollision_reg[1]_i_3_1\(2) => stage3_enemy1_n_26,
      \notcollision_reg[1]_i_3_1\(1) => stage3_enemy1_n_27,
      \notcollision_reg[1]_i_3_1\(0) => stage3_enemy1_n_28,
      \notcollision_reg[1]_i_3__0\(0) => stage3_enemy2_n_46,
      \notcollision_reg[1]_i_3__1\(8 downto 0) => \^sprite_x_reg[11]_7\(9 downto 1),
      \notcollision_reg[1]_i_3__1_0\(0) => stage3_enemy3_n_28,
      \notcollision_reg[1]_i_3__2_0\(2) => \^sprite_x_reg[8]_7\,
      \notcollision_reg[1]_i_3__2_0\(1) => \^sprite_x_reg[7]_7\,
      \notcollision_reg[1]_i_3__2_0\(0) => \^sprite_x_reg[5]_7\,
      \notcollision_reg[1]_i_3__2_1\(3) => \^sprite_x_reg[12]_7\,
      \notcollision_reg[1]_i_3__2_1\(2) => \^sprite_x_reg[11]_8\,
      \notcollision_reg[1]_i_3__2_1\(1) => \^sprite_x_reg[10]_7\,
      \notcollision_reg[1]_i_3__2_1\(0) => \^sprite_x_reg[9]_7\,
      \notcollision_reg[1]_i_3__2_2\(2) => \^sprite_x_reg[15]_7\,
      \notcollision_reg[1]_i_3__2_2\(1) => \^sprite_x_reg[14]_7\,
      \notcollision_reg[1]_i_3__2_2\(0) => \^sprite_x_reg[13]_7\,
      \notcollision_reg[1]_i_3__2_3\(0) => stage3_enemy4_n_25,
      \notcollision_reg[1]_i_3__2_4\(0) => stage3_enemy4_n_34,
      \notcollision_reg[1]_i_3__3\(0) => stage3_enemy5_n_52,
      \notcollision_reg[1]_i_4\(0) => stage3_enemy1_n_50,
      \notcollision_reg[1]_i_4__0_0\(1 downto 0) => \notcollision_reg[1]_i_4__0\(1 downto 0),
      \notcollision_reg[1]_i_4__3_0\(1 downto 0) => \notcollision_reg[1]_i_4__3\(1 downto 0),
      \notcollision_reg[1]_i_5_0\(1 downto 0) => \notcollision_reg[1]_i_5\(1 downto 0),
      \notcollision_reg[1]_i_5__0_0\ => \^sprite_x_reg[0]_6\,
      \notcollision_reg[1]_i_5__0_1\ => \^sprite_x_reg[1]_6\,
      \notcollision_reg[1]_i_5__0_2\ => \^sprite_x_reg[2]_6\,
      \notcollision_reg[1]_i_5__0_3\ => \^sprite_x_reg[3]_6\,
      \notcollision_reg[1]_i_5__0_4\ => \^sprite_x_reg[4]_6\,
      \notcollision_reg[1]_i_5__0_5\(0) => \^sprite_x_reg[6]_6\,
      \notcollision_reg[1]_i_5__3_0\(0) => \^sprite_stage3_e5_x\(0),
      \notcollision_reg[1]_i_6_0\(0) => \^sprite_stage3_e1_x\(0),
      notcollision_reg_0(3 downto 0) => notcollision_reg(3 downto 0),
      notcollision_reg_1(3) => enemy1_n_41,
      notcollision_reg_1(2) => enemy1_n_42,
      notcollision_reg_1(1) => enemy1_n_43,
      notcollision_reg_1(0) => enemy1_n_44,
      notcollision_reg_i_19(9 downto 0) => \^sprite_x_reg[15]_19\(10 downto 1),
      \notcollision_reg_i_19__0\(9 downto 0) => \^sprite_x_reg[15]_22\(10 downto 1),
      \notcollision_reg_i_19__1\(9 downto 0) => \^sprite_x_reg[15]_25\(10 downto 1),
      \notcollision_reg_i_19__2\(9 downto 0) => \^sprite_x_reg[15]_28\(10 downto 1),
      \notcollision_reg_i_19__3\(9 downto 0) => \^sprite_x_reg[15]_31\(10 downto 1),
      \notcollision_reg_i_2__0_0\(2) => \^sprite_x_reg[8]\,
      \notcollision_reg_i_2__0_0\(1) => \^sprite_x_reg[7]\,
      \notcollision_reg_i_2__0_0\(0) => \^sprite_x_reg[5]\,
      \notcollision_reg_i_2__0_1\(3) => \^sprite_x_reg[12]\,
      \notcollision_reg_i_2__0_1\(2) => \^sprite_x_reg[11]\,
      \notcollision_reg_i_2__0_1\(1) => \^sprite_x_reg[10]\,
      \notcollision_reg_i_2__0_1\(0) => \^sprite_x_reg[9]\,
      \notcollision_reg_i_2__0_2\(2) => \^sprite_x_reg[15]\,
      \notcollision_reg_i_2__0_2\(1) => \^sprite_x_reg[14]\,
      \notcollision_reg_i_2__0_2\(0) => \^sprite_x_reg[13]\,
      \notcollision_reg_i_2__0_3\(3) => enemy2_n_22,
      \notcollision_reg_i_2__0_3\(2) => enemy2_n_23,
      \notcollision_reg_i_2__0_3\(1) => enemy2_n_24,
      \notcollision_reg_i_2__0_3\(0) => enemy2_n_25,
      \notcollision_reg_i_2__10\(0) => stage2_enemy7_n_70,
      \notcollision_reg_i_2__11\(0) => stage2_enemy8_n_53,
      \notcollision_reg_i_2__12\(0) => stage2_enemy9_n_49,
      \notcollision_reg_i_2__1_0\(3) => enemy3_n_23,
      \notcollision_reg_i_2__1_0\(2) => enemy3_n_24,
      \notcollision_reg_i_2__1_0\(1) => enemy3_n_25,
      \notcollision_reg_i_2__1_0\(0) => enemy3_n_26,
      \notcollision_reg_i_2__2_0\(2) => \^sprite_x_reg[8]_0\,
      \notcollision_reg_i_2__2_0\(1) => \^sprite_x_reg[7]_0\,
      \notcollision_reg_i_2__2_0\(0) => \^sprite_x_reg[5]_0\,
      \notcollision_reg_i_2__2_1\(3) => \^sprite_x_reg[12]_0\,
      \notcollision_reg_i_2__2_1\(2) => \^sprite_x_reg[11]_0\,
      \notcollision_reg_i_2__2_1\(1) => \^sprite_x_reg[10]_0\,
      \notcollision_reg_i_2__2_1\(0) => \^sprite_x_reg[9]_0\,
      \notcollision_reg_i_2__2_2\(2) => \^sprite_x_reg[15]_0\,
      \notcollision_reg_i_2__2_2\(1) => \^sprite_x_reg[14]_0\,
      \notcollision_reg_i_2__2_2\(0) => \^sprite_x_reg[13]_0\,
      \notcollision_reg_i_2__2_3\(3) => enemy4_n_22,
      \notcollision_reg_i_2__2_3\(2) => enemy4_n_23,
      \notcollision_reg_i_2__2_3\(1) => enemy4_n_24,
      \notcollision_reg_i_2__2_3\(0) => enemy4_n_25,
      \notcollision_reg_i_2__3_0\(3) => enemy5_n_23,
      \notcollision_reg_i_2__3_0\(2) => enemy5_n_24,
      \notcollision_reg_i_2__3_0\(1) => enemy5_n_25,
      \notcollision_reg_i_2__3_0\(0) => enemy5_n_26,
      \notcollision_reg_i_2__4\(0) => stage2_enemy1_n_49,
      \notcollision_reg_i_2__5\(0) => stage2_enemy2_n_53,
      \notcollision_reg_i_2__6\(0) => stage2_enemy3_n_49,
      \notcollision_reg_i_2__7\(0) => stage2_enemy4_n_53,
      \notcollision_reg_i_2__8\(0) => stage2_enemy5_n_52,
      \notcollision_reg_i_2__9\(0) => stage2_enemy6_n_53,
      notcollision_reg_i_3_0(1 downto 0) => notcollision_reg_i_3(1 downto 0),
      \notcollision_reg_i_3__0_0\(0) => \notcollision_reg_i_3__0\(0),
      \notcollision_reg_i_3__0_1\(1 downto 0) => \notcollision_reg_i_3__0_0\(1 downto 0),
      \notcollision_reg_i_3__10_0\(2) => \^sprite_x_reg[8]_4\,
      \notcollision_reg_i_3__10_0\(1) => \^sprite_x_reg[7]_4\,
      \notcollision_reg_i_3__10_0\(0) => \^sprite_x_reg[5]_4\,
      \notcollision_reg_i_3__10_1\(3) => \^sprite_x_reg[12]_4\,
      \notcollision_reg_i_3__10_1\(2) => \^sprite_x_reg[11]_4\,
      \notcollision_reg_i_3__10_1\(1) => \^sprite_x_reg[10]_4\,
      \notcollision_reg_i_3__10_1\(0) => \^sprite_x_reg[9]_4\,
      \notcollision_reg_i_3__10_2\(2) => \^sprite_x_reg[15]_4\,
      \notcollision_reg_i_3__10_2\(1) => \^sprite_x_reg[14]_4\,
      \notcollision_reg_i_3__10_2\(0) => \^sprite_x_reg[13]_4\,
      \notcollision_reg_i_3__10_3\(3) => stage2_enemy7_n_43,
      \notcollision_reg_i_3__10_3\(2) => stage2_enemy7_n_44,
      \notcollision_reg_i_3__10_3\(1) => stage2_enemy7_n_45,
      \notcollision_reg_i_3__10_3\(0) => stage2_enemy7_n_46,
      \notcollision_reg_i_3__11_0\(14 downto 0) => \^sprite_stage2_e8_x\(15 downto 1),
      \notcollision_reg_i_3__11_1\(3) => stage2_enemy8_n_26,
      \notcollision_reg_i_3__11_1\(2) => stage2_enemy8_n_27,
      \notcollision_reg_i_3__11_1\(1) => stage2_enemy8_n_28,
      \notcollision_reg_i_3__11_1\(0) => stage2_enemy8_n_29,
      \notcollision_reg_i_3__12_0\(2) => \^sprite_x_reg[8]_5\,
      \notcollision_reg_i_3__12_0\(1) => \^sprite_x_reg[7]_5\,
      \notcollision_reg_i_3__12_0\(0) => \^sprite_x_reg[5]_5\,
      \notcollision_reg_i_3__12_1\(3) => \^sprite_x_reg[12]_5\,
      \notcollision_reg_i_3__12_1\(2) => \^sprite_x_reg[11]_5\,
      \notcollision_reg_i_3__12_1\(1) => \^sprite_x_reg[10]_5\,
      \notcollision_reg_i_3__12_1\(0) => \^sprite_x_reg[9]_5\,
      \notcollision_reg_i_3__12_2\(2) => \^sprite_x_reg[15]_5\,
      \notcollision_reg_i_3__12_2\(1) => \^sprite_x_reg[14]_5\,
      \notcollision_reg_i_3__12_2\(0) => \^sprite_x_reg[13]_5\,
      \notcollision_reg_i_3__12_3\(3) => stage2_enemy9_n_22,
      \notcollision_reg_i_3__12_3\(2) => stage2_enemy9_n_23,
      \notcollision_reg_i_3__12_3\(1) => stage2_enemy9_n_24,
      \notcollision_reg_i_3__12_3\(0) => stage2_enemy9_n_25,
      \notcollision_reg_i_3__1_0\(0) => \notcollision_reg_i_3__1\(0),
      \notcollision_reg_i_3__1_1\(1 downto 0) => \notcollision_reg_i_3__1_0\(1 downto 0),
      \notcollision_reg_i_3__2_0\(0) => \notcollision_reg_i_3__2\(0),
      \notcollision_reg_i_3__2_1\(1 downto 0) => \notcollision_reg_i_3__2_0\(1 downto 0),
      \notcollision_reg_i_3__3_0\(0) => \notcollision_reg_i_3__3\(0),
      \notcollision_reg_i_3__3_1\(1 downto 0) => \notcollision_reg_i_3__3_0\(1 downto 0),
      \notcollision_reg_i_3__4_0\(2) => \^sprite_x_reg[8]_1\,
      \notcollision_reg_i_3__4_0\(1) => \^sprite_x_reg[7]_1\,
      \notcollision_reg_i_3__4_0\(0) => \^sprite_x_reg[5]_1\,
      \notcollision_reg_i_3__4_1\(3) => \^sprite_x_reg[12]_1\,
      \notcollision_reg_i_3__4_1\(2) => \^sprite_x_reg[11]_1\,
      \notcollision_reg_i_3__4_1\(1) => \^sprite_x_reg[10]_1\,
      \notcollision_reg_i_3__4_1\(0) => \^sprite_x_reg[9]_1\,
      \notcollision_reg_i_3__4_2\(2) => \^sprite_x_reg[15]_1\,
      \notcollision_reg_i_3__4_2\(1) => \^sprite_x_reg[14]_1\,
      \notcollision_reg_i_3__4_2\(0) => \^sprite_x_reg[13]_1\,
      \notcollision_reg_i_3__4_3\(3) => stage2_enemy1_n_22,
      \notcollision_reg_i_3__4_3\(2) => stage2_enemy1_n_23,
      \notcollision_reg_i_3__4_3\(1) => stage2_enemy1_n_24,
      \notcollision_reg_i_3__4_3\(0) => stage2_enemy1_n_25,
      \notcollision_reg_i_3__5_0\(14 downto 0) => \^sprite_stage2_e2_x\(15 downto 1),
      \notcollision_reg_i_3__5_1\(3) => stage2_enemy2_n_26,
      \notcollision_reg_i_3__5_1\(2) => stage2_enemy2_n_27,
      \notcollision_reg_i_3__5_1\(1) => stage2_enemy2_n_28,
      \notcollision_reg_i_3__5_1\(0) => stage2_enemy2_n_29,
      \notcollision_reg_i_3__6_0\(2) => \^sprite_x_reg[8]_2\,
      \notcollision_reg_i_3__6_0\(1) => \^sprite_x_reg[7]_2\,
      \notcollision_reg_i_3__6_0\(0) => \^sprite_x_reg[5]_2\,
      \notcollision_reg_i_3__6_1\(3) => \^sprite_x_reg[12]_2\,
      \notcollision_reg_i_3__6_1\(2) => \^sprite_x_reg[11]_2\,
      \notcollision_reg_i_3__6_1\(1) => \^sprite_x_reg[10]_2\,
      \notcollision_reg_i_3__6_1\(0) => \^sprite_x_reg[9]_2\,
      \notcollision_reg_i_3__6_2\(2) => \^sprite_x_reg[15]_2\,
      \notcollision_reg_i_3__6_2\(1) => \^sprite_x_reg[14]_2\,
      \notcollision_reg_i_3__6_2\(0) => \^sprite_x_reg[13]_2\,
      \notcollision_reg_i_3__6_3\(3) => stage2_enemy3_n_22,
      \notcollision_reg_i_3__6_3\(2) => stage2_enemy3_n_23,
      \notcollision_reg_i_3__6_3\(1) => stage2_enemy3_n_24,
      \notcollision_reg_i_3__6_3\(0) => stage2_enemy3_n_25,
      \notcollision_reg_i_3__7_0\(14 downto 0) => \^sprite_stage2_e4_x\(15 downto 1),
      \notcollision_reg_i_3__7_1\(3) => stage2_enemy4_n_26,
      \notcollision_reg_i_3__7_1\(2) => stage2_enemy4_n_27,
      \notcollision_reg_i_3__7_1\(1) => stage2_enemy4_n_28,
      \notcollision_reg_i_3__7_1\(0) => stage2_enemy4_n_29,
      \notcollision_reg_i_3__8_0\(2) => \^sprite_x_reg[8]_3\,
      \notcollision_reg_i_3__8_0\(1) => \^sprite_x_reg[7]_3\,
      \notcollision_reg_i_3__8_0\(0) => \^sprite_x_reg[5]_3\,
      \notcollision_reg_i_3__8_1\(3) => \^sprite_x_reg[12]_3\,
      \notcollision_reg_i_3__8_1\(2) => \^sprite_x_reg[11]_3\,
      \notcollision_reg_i_3__8_1\(1) => \^sprite_x_reg[10]_3\,
      \notcollision_reg_i_3__8_1\(0) => \^sprite_x_reg[9]_3\,
      \notcollision_reg_i_3__8_2\(2) => \^sprite_x_reg[15]_3\,
      \notcollision_reg_i_3__8_2\(1) => \^sprite_x_reg[14]_3\,
      \notcollision_reg_i_3__8_2\(0) => \^sprite_x_reg[13]_3\,
      \notcollision_reg_i_3__8_3\(3) => stage2_enemy5_n_25,
      \notcollision_reg_i_3__8_3\(2) => stage2_enemy5_n_26,
      \notcollision_reg_i_3__8_3\(1) => stage2_enemy5_n_27,
      \notcollision_reg_i_3__8_3\(0) => stage2_enemy5_n_28,
      \notcollision_reg_i_3__9_0\(14 downto 0) => \^sprite_stage2_e6_x\(15 downto 1),
      \notcollision_reg_i_3__9_1\(3) => stage2_enemy6_n_26,
      \notcollision_reg_i_3__9_1\(2) => stage2_enemy6_n_27,
      \notcollision_reg_i_3__9_1\(1) => stage2_enemy6_n_28,
      \notcollision_reg_i_3__9_1\(0) => stage2_enemy6_n_29,
      \notcollision_reg_i_4__10_0\(0) => \notcollision_reg_i_4__10\(0),
      \notcollision_reg_i_4__10_1\(1 downto 0) => \notcollision_reg_i_4__10_0\(1 downto 0),
      \notcollision_reg_i_4__11_0\(0) => \notcollision_reg_i_4__11\(0),
      \notcollision_reg_i_4__11_1\(1 downto 0) => \notcollision_reg_i_4__11_0\(1 downto 0),
      \notcollision_reg_i_4__12_0\(0) => \notcollision_reg_i_4__12\(0),
      \notcollision_reg_i_4__12_1\(1 downto 0) => \notcollision_reg_i_4__12_0\(1 downto 0),
      \notcollision_reg_i_4__4_0\(0) => \notcollision_reg_i_4__4\(0),
      \notcollision_reg_i_4__4_1\(1 downto 0) => \notcollision_reg_i_4__4_0\(1 downto 0),
      \notcollision_reg_i_4__5_0\(0) => \notcollision_reg_i_4__5\(0),
      \notcollision_reg_i_4__5_1\(1 downto 0) => \notcollision_reg_i_4__5_0\(1 downto 0),
      \notcollision_reg_i_4__6_0\(0) => \notcollision_reg_i_4__6\(0),
      \notcollision_reg_i_4__6_1\(1 downto 0) => \notcollision_reg_i_4__6_0\(1 downto 0),
      \notcollision_reg_i_4__7_0\(0) => \notcollision_reg_i_4__7\(0),
      \notcollision_reg_i_4__7_1\(1 downto 0) => \notcollision_reg_i_4__7_0\(1 downto 0),
      \notcollision_reg_i_4__8_0\(0) => \notcollision_reg_i_4__8\(0),
      \notcollision_reg_i_4__8_1\(1 downto 0) => \notcollision_reg_i_4__8_0\(1 downto 0),
      \notcollision_reg_i_4__9_0\(0) => \notcollision_reg_i_4__9\(0),
      \notcollision_reg_i_4__9_1\(1 downto 0) => \notcollision_reg_i_4__9_0\(1 downto 0),
      \notcollision_reg_i_5__0_0\ => \^sprite_x_reg[0]\,
      \notcollision_reg_i_5__0_1\ => \^sprite_x_reg[1]\,
      \notcollision_reg_i_5__0_2\ => \^sprite_x_reg[2]\,
      \notcollision_reg_i_5__0_3\ => \^sprite_x_reg[3]\,
      \notcollision_reg_i_5__0_4\ => \^sprite_x_reg[4]\,
      \notcollision_reg_i_5__0_5\ => \^sprite_x_reg[6]\,
      \notcollision_reg_i_5__10_0\(3 downto 0) => \^sprite_x_reg[6]_13\(3 downto 0),
      \notcollision_reg_i_5__10_1\(3 downto 0) => \^sprite_x_reg[12]_14\(3 downto 0),
      \notcollision_reg_i_5__10_2\(2 downto 0) => \^sprite_x_reg[15]_52\(2 downto 0),
      \notcollision_reg_i_5__11_0\(3 downto 0) => \^sprite_x_reg[6]_14\(3 downto 0),
      \notcollision_reg_i_5__11_1\(3 downto 0) => \^sprite_x_reg[12]_15\(3 downto 0),
      \notcollision_reg_i_5__11_2\(2 downto 0) => \^sprite_x_reg[15]_55\(2 downto 0),
      \notcollision_reg_i_5__12_0\(3 downto 0) => \^sprite_x_reg[6]_15\(3 downto 0),
      \notcollision_reg_i_5__12_1\(3 downto 0) => \^sprite_x_reg[12]_16\(3 downto 0),
      \notcollision_reg_i_5__12_2\(2 downto 0) => \^sprite_x_reg[15]_58\(2 downto 0),
      \notcollision_reg_i_5__2_0\ => \^sprite_x_reg[0]_0\,
      \notcollision_reg_i_5__2_1\ => \^sprite_x_reg[1]_0\,
      \notcollision_reg_i_5__2_2\ => \^sprite_x_reg[2]_0\,
      \notcollision_reg_i_5__2_3\ => \^sprite_x_reg[3]_0\,
      \notcollision_reg_i_5__2_4\ => \^sprite_x_reg[4]_0\,
      \notcollision_reg_i_5__2_5\ => \^sprite_x_reg[6]_0\,
      \notcollision_reg_i_5__4_0\(3 downto 0) => \^sprite_x_reg[12]_8\(3 downto 0),
      \notcollision_reg_i_5__4_1\(2 downto 0) => \^sprite_x_reg[15]_34\(2 downto 0),
      \notcollision_reg_i_5__5_0\(3 downto 0) => \^sprite_x_reg[6]_8\(3 downto 0),
      \notcollision_reg_i_5__5_1\(3 downto 0) => \^sprite_x_reg[12]_9\(3 downto 0),
      \notcollision_reg_i_5__5_2\(2 downto 0) => \^sprite_x_reg[15]_37\(2 downto 0),
      \notcollision_reg_i_5__6_0\(3 downto 0) => \^sprite_x_reg[6]_9\(3 downto 0),
      \notcollision_reg_i_5__6_1\(3 downto 0) => \^sprite_x_reg[12]_10\(3 downto 0),
      \notcollision_reg_i_5__6_2\(2 downto 0) => \^sprite_x_reg[15]_40\(2 downto 0),
      \notcollision_reg_i_5__7_0\(3 downto 0) => \^sprite_x_reg[6]_10\(3 downto 0),
      \notcollision_reg_i_5__7_1\(3 downto 0) => \^sprite_x_reg[12]_11\(3 downto 0),
      \notcollision_reg_i_5__7_2\(2 downto 0) => \^sprite_x_reg[15]_43\(2 downto 0),
      \notcollision_reg_i_5__8_0\(3 downto 0) => \^sprite_x_reg[6]_11\(3 downto 0),
      \notcollision_reg_i_5__8_1\(3 downto 0) => \^sprite_x_reg[12]_12\(3 downto 0),
      \notcollision_reg_i_5__8_2\(2 downto 0) => \^sprite_x_reg[15]_46\(2 downto 0),
      \notcollision_reg_i_5__9_0\(3 downto 0) => \^sprite_x_reg[6]_12\(3 downto 0),
      \notcollision_reg_i_5__9_1\(3 downto 0) => \^sprite_x_reg[12]_13\(3 downto 0),
      \notcollision_reg_i_5__9_2\(2 downto 0) => \^sprite_x_reg[15]_49\(2 downto 0),
      notcollision_reg_i_8_0 => \^sprite_x_reg[0]_1\,
      notcollision_reg_i_8_1 => \^sprite_x_reg[1]_1\,
      notcollision_reg_i_8_2 => \^sprite_x_reg[2]_1\,
      notcollision_reg_i_8_3 => \^sprite_x_reg[3]_1\,
      notcollision_reg_i_8_4 => \^sprite_x_reg[4]_1\,
      notcollision_reg_i_8_5(0) => \^sprite_x_reg[6]_1\,
      \notcollision_reg_i_8__1_0\ => \^sprite_x_reg[0]_2\,
      \notcollision_reg_i_8__1_1\ => \^sprite_x_reg[1]_2\,
      \notcollision_reg_i_8__1_2\ => \^sprite_x_reg[2]_2\,
      \notcollision_reg_i_8__1_3\ => \^sprite_x_reg[3]_2\,
      \notcollision_reg_i_8__1_4\ => \^sprite_x_reg[4]_2\,
      \notcollision_reg_i_8__1_5\(0) => \^sprite_x_reg[6]_2\,
      \notcollision_reg_i_8__2_0\(0) => \^sprite_stage2_e4_x\(0),
      \notcollision_reg_i_8__3_0\ => \^sprite_x_reg[0]_3\,
      \notcollision_reg_i_8__3_1\ => \^sprite_x_reg[1]_3\,
      \notcollision_reg_i_8__3_2\ => \^sprite_x_reg[2]_3\,
      \notcollision_reg_i_8__3_3\ => \^sprite_x_reg[3]_3\,
      \notcollision_reg_i_8__3_4\ => \^sprite_x_reg[4]_3\,
      \notcollision_reg_i_8__3_5\(0) => \^sprite_x_reg[6]_3\,
      \notcollision_reg_i_8__4_0\(0) => \^sprite_stage2_e6_x\(0),
      \notcollision_reg_i_8__5_0\ => \^sprite_x_reg[0]_4\,
      \notcollision_reg_i_8__5_1\ => \^sprite_x_reg[1]_4\,
      \notcollision_reg_i_8__5_2\ => \^sprite_x_reg[2]_4\,
      \notcollision_reg_i_8__5_3\ => \^sprite_x_reg[3]_4\,
      \notcollision_reg_i_8__5_4\ => \^sprite_x_reg[4]_4\,
      \notcollision_reg_i_8__5_5\(0) => \^sprite_x_reg[6]_4\,
      \notcollision_reg_i_8__6_0\(0) => \^sprite_stage2_e8_x\(0),
      \notcollision_reg_i_8__7_0\ => \^sprite_x_reg[0]_5\,
      \notcollision_reg_i_8__7_1\ => \^sprite_x_reg[1]_5\,
      \notcollision_reg_i_8__7_2\ => \^sprite_x_reg[2]_5\,
      \notcollision_reg_i_8__7_3\ => \^sprite_x_reg[3]_5\,
      \notcollision_reg_i_8__7_4\ => \^sprite_x_reg[4]_5\,
      \notcollision_reg_i_8__7_5\(0) => \^sprite_x_reg[6]_5\,
      \o_sx_reg[15]\(0) => \o_sx_reg[15]\(0),
      score_e1 => score_e1,
      shoot_x(14 downto 0) => \^sprite_stage3_e5_x\(15 downto 1),
      sprite_e1_x(15 downto 0) => \^sprite_e1_x\(15 downto 0),
      sprite_e3_x(15 downto 0) => \^sprite_e3_x\(15 downto 0),
      sprite_e5_x(15 downto 0) => \^sprite_e5_x\(15 downto 0),
      \sprite_x_reg[11]_0\(0) => player_projectile_n_137,
      \sprite_x_reg[12]_0\(11 downto 0) => \^sprite_p1_x\(11 downto 0),
      \sprite_x_reg[14]_0\(0) => notcollision25_in_29,
      \sprite_x_reg[14]_1\(0) => notcollision25_in_27,
      \sprite_x_reg[14]_10\(0) => notcollision3_17,
      \sprite_x_reg[14]_11\(0) => player_projectile_n_93,
      \sprite_x_reg[14]_12\(0) => notcollision3_15,
      \sprite_x_reg[14]_13\(0) => player_projectile_n_99,
      \sprite_x_reg[14]_14\(0) => notcollision3_13,
      \sprite_x_reg[14]_15\(0) => player_projectile_n_105,
      \sprite_x_reg[14]_16\(0) => notcollision3_11,
      \sprite_x_reg[14]_17\(0) => player_projectile_n_111,
      \sprite_x_reg[14]_18\(0) => notcollision3_9,
      \sprite_x_reg[14]_19\(0) => player_projectile_n_117,
      \sprite_x_reg[14]_2\(0) => notcollision25_in_25,
      \sprite_x_reg[14]_20\(0) => notcollision3_7,
      \sprite_x_reg[14]_21\(0) => player_projectile_n_123,
      \sprite_x_reg[14]_3\(0) => notcollision25_in,
      \sprite_x_reg[14]_4\(0) => notcollision3_23,
      \sprite_x_reg[14]_5\(0) => player_projectile_n_75,
      \sprite_x_reg[14]_6\(0) => notcollision3_21,
      \sprite_x_reg[14]_7\(0) => player_projectile_n_81,
      \sprite_x_reg[14]_8\(0) => notcollision3_19,
      \sprite_x_reg[14]_9\(0) => player_projectile_n_87,
      \sprite_x_reg[15]_0\(15 downto 0) => \^sprite_x_reg[15]_8\(15 downto 0),
      \sprite_x_reg[15]_1\(3) => player_projectile_n_37,
      \sprite_x_reg[15]_1\(2) => player_projectile_n_38,
      \sprite_x_reg[15]_1\(1) => player_projectile_n_39,
      \sprite_x_reg[15]_1\(0) => player_projectile_n_40,
      \sprite_x_reg[15]_10\(0) => player_projectile_n_139,
      \sprite_x_reg[15]_11\(0) => notcollision5_0,
      \sprite_x_reg[15]_12\(0) => player_projectile_n_144,
      \sprite_x_reg[15]_13\(0) => notcollision5,
      \sprite_x_reg[15]_14\(0) => player_projectile_n_149,
      \sprite_x_reg[15]_15\(3 downto 0) => \sprite_x_reg[15]_74\(3 downto 0),
      \sprite_x_reg[15]_16\(3 downto 0) => \^sprite_p1_x\(15 downto 12),
      \sprite_x_reg[15]_2\(3) => player_projectile_n_44,
      \sprite_x_reg[15]_2\(2) => player_projectile_n_45,
      \sprite_x_reg[15]_2\(1) => player_projectile_n_46,
      \sprite_x_reg[15]_2\(0) => player_projectile_n_47,
      \sprite_x_reg[15]_3\(3) => player_projectile_n_51,
      \sprite_x_reg[15]_3\(2) => player_projectile_n_52,
      \sprite_x_reg[15]_3\(1) => player_projectile_n_53,
      \sprite_x_reg[15]_3\(0) => player_projectile_n_54,
      \sprite_x_reg[15]_4\(3) => player_projectile_n_58,
      \sprite_x_reg[15]_4\(2) => player_projectile_n_59,
      \sprite_x_reg[15]_4\(1) => player_projectile_n_60,
      \sprite_x_reg[15]_4\(0) => player_projectile_n_61,
      \sprite_x_reg[15]_5\(3) => player_projectile_n_65,
      \sprite_x_reg[15]_5\(2) => player_projectile_n_66,
      \sprite_x_reg[15]_5\(1) => player_projectile_n_67,
      \sprite_x_reg[15]_5\(0) => player_projectile_n_68,
      \sprite_x_reg[15]_6\(0) => notcollision5_6,
      \sprite_x_reg[15]_7\(0) => player_projectile_n_129,
      \sprite_x_reg[15]_8\(0) => notcollision5_4,
      \sprite_x_reg[15]_9\(0) => player_projectile_n_135,
      \sprite_x_reg[15]_i_3__0_0\(0) => \sprite_x_reg[15]_i_3__0\(0),
      \sprite_x_reg[4]_0\(2) => player_n_18,
      \sprite_x_reg[4]_0\(1) => player_n_19,
      \sprite_x_reg[4]_0\(0) => player_n_20,
      \sprite_x_reg[6]_0\(1) => player_projectile_n_71,
      \sprite_x_reg[6]_0\(0) => player_projectile_n_72,
      \sprite_x_reg[6]_1\(1) => player_projectile_n_77,
      \sprite_x_reg[6]_1\(0) => player_projectile_n_78,
      \sprite_x_reg[6]_2\(1) => player_projectile_n_83,
      \sprite_x_reg[6]_2\(0) => player_projectile_n_84,
      \sprite_x_reg[6]_3\(1) => player_projectile_n_89,
      \sprite_x_reg[6]_3\(0) => player_projectile_n_90,
      \sprite_x_reg[6]_4\(1) => player_projectile_n_95,
      \sprite_x_reg[6]_4\(0) => player_projectile_n_96,
      \sprite_x_reg[6]_5\(1) => player_projectile_n_101,
      \sprite_x_reg[6]_5\(0) => player_projectile_n_102,
      \sprite_x_reg[6]_6\(1) => player_projectile_n_107,
      \sprite_x_reg[6]_6\(0) => player_projectile_n_108,
      \sprite_x_reg[6]_7\(1) => player_projectile_n_113,
      \sprite_x_reg[6]_7\(0) => player_projectile_n_114,
      \sprite_x_reg[6]_8\(1) => player_projectile_n_119,
      \sprite_x_reg[6]_8\(0) => player_projectile_n_120,
      \sprite_x_reg[6]_9\(0) => player_projectile_n_138,
      \sprite_x_reg[7]_0\(0) => player_projectile_n_36,
      \sprite_x_reg[7]_1\(0) => player_projectile_n_43,
      \sprite_x_reg[7]_10\(0) => player_projectile_n_103,
      \sprite_x_reg[7]_11\(0) => player_projectile_n_109,
      \sprite_x_reg[7]_12\(0) => player_projectile_n_115,
      \sprite_x_reg[7]_13\(0) => player_projectile_n_121,
      \sprite_x_reg[7]_14\(1) => player_projectile_n_125,
      \sprite_x_reg[7]_14\(0) => player_projectile_n_126,
      \sprite_x_reg[7]_15\(0) => player_projectile_n_127,
      \sprite_x_reg[7]_16\(1) => player_projectile_n_131,
      \sprite_x_reg[7]_16\(0) => player_projectile_n_132,
      \sprite_x_reg[7]_17\(0) => player_projectile_n_133,
      \sprite_x_reg[7]_18\(1) => player_projectile_n_145,
      \sprite_x_reg[7]_18\(0) => player_projectile_n_146,
      \sprite_x_reg[7]_19\(0) => player_projectile_n_147,
      \sprite_x_reg[7]_2\(0) => player_projectile_n_50,
      \sprite_x_reg[7]_20\(2 downto 0) => \sprite_x_reg[7]_27\(2 downto 0),
      \sprite_x_reg[7]_3\(0) => player_projectile_n_57,
      \sprite_x_reg[7]_4\(0) => player_projectile_n_64,
      \sprite_x_reg[7]_5\(0) => player_projectile_n_73,
      \sprite_x_reg[7]_6\(0) => player_projectile_n_79,
      \sprite_x_reg[7]_7\(0) => player_projectile_n_85,
      \sprite_x_reg[7]_8\(0) => player_projectile_n_91,
      \sprite_x_reg[7]_9\(0) => player_projectile_n_97,
      \sprite_y_reg[0]_0\ => shoot_e1_y(0),
      \sprite_y_reg[10]_0\ => shoot_e1_y(10),
      \sprite_y_reg[10]_1\(3 downto 0) => \sprite_y_reg[10]\(3 downto 0),
      \sprite_y_reg[11]_0\ => shoot_e1_y(11),
      \sprite_y_reg[12]_0\ => shoot_e1_y(12),
      \sprite_y_reg[13]_0\ => shoot_e1_y(13),
      \sprite_y_reg[14]_0\ => shoot_e1_y(14),
      \sprite_y_reg[14]_1\(0) => notcollision3_2,
      \sprite_y_reg[14]_2\(0) => notcollision3_1,
      \sprite_y_reg[14]_3\(3 downto 0) => \sprite_y_reg[14]\(3 downto 0),
      \sprite_y_reg[15]_0\ => shoot_e1_y(15),
      \sprite_y_reg[15]_1\(0) => notcollision1_30,
      \sprite_y_reg[15]_10\(0) => notcollision1_12,
      \sprite_y_reg[15]_11\(0) => notcollision1_10,
      \sprite_y_reg[15]_12\(0) => notcollision1_8,
      \sprite_y_reg[15]_13\(0) => notcollision1,
      \sprite_y_reg[15]_14\(0) => notcollision3_5,
      \sprite_y_reg[15]_15\(0) => notcollision3_3,
      \sprite_y_reg[15]_16\(0) => notcollision3,
      \sprite_y_reg[15]_2\(0) => notcollision1_28,
      \sprite_y_reg[15]_3\(0) => notcollision1_26,
      \sprite_y_reg[15]_4\(0) => notcollision1_24,
      \sprite_y_reg[15]_5\(0) => notcollision1_22,
      \sprite_y_reg[15]_6\(0) => notcollision1_20,
      \sprite_y_reg[15]_7\(0) => notcollision1_18,
      \sprite_y_reg[15]_8\(0) => notcollision1_16,
      \sprite_y_reg[15]_9\(0) => notcollision1_14,
      \sprite_y_reg[1]_0\ => shoot_e1_y(1),
      \sprite_y_reg[2]_0\ => shoot_e1_y(2),
      \sprite_y_reg[3]_0\ => shoot_e1_y(3),
      \sprite_y_reg[3]_1\(1 downto 0) => \sprite_y_reg[3]\(1 downto 0),
      \sprite_y_reg[4]_0\ => shoot_e1_y(4),
      \sprite_y_reg[5]_0\ => shoot_e1_y(5),
      \sprite_y_reg[6]_0\ => shoot_e1_y(6),
      \sprite_y_reg[6]_1\(2 downto 0) => \sprite_y_reg[6]\(2 downto 0),
      \sprite_y_reg[7]_0\ => shoot_e1_y(7),
      \sprite_y_reg[8]_0\ => shoot_e1_y(8),
      \sprite_y_reg[9]_0\ => shoot_e1_y(9),
      sw(1 downto 0) => sw(1 downto 0),
      sw_1_sp_1 => player_projectile_n_141,
      v_sync => v_sync
    );
stage2_enemy1: entity work.design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e1
     port map (
      O(3 downto 0) => \^o\(3 downto 0),
      \bias[3]_i_564\(0) => \bias[3]_i_564\(0),
      \bias[3]_i_917\ => stage2_enemy8_n_56,
      \bias[3]_i_917_0\ => stage2_enemy5_n_54,
      \bias_reg[3]_i_1409\ => \bias_reg[3]_i_187_0\,
      \bias_reg[3]_i_1409_0\ => \bias_reg[3]_i_187\,
      \bias_reg[3]_i_1409_1\ => \bias_reg[4]_i_222\,
      \bias_reg[3]_i_1409_2\ => \bias_reg[3]_i_2489\,
      \bias_reg[3]_i_2125\ => \bias_reg[3]_i_450\,
      \bias_reg[3]_i_2125_0\ => \bias_reg[3]_i_450_0\,
      \bias_reg[3]_i_934\(9 downto 2) => \bias_reg[3]_i_69\(15 downto 8),
      \bias_reg[3]_i_934\(1 downto 0) => \bias_reg[3]_i_69\(2 downto 1),
      cnt_reg_0 => stage2_enemy1_n_51,
      cnt_reg_1(0) => notcollision3_23,
      cnt_reg_2(0) => notcollision1_22,
      notcollision_4 => notcollision_4,
      notcollision_reg_0(0) => player_projectile_n_75,
      \notcollision_reg_i_3__4\(15 downto 0) => \^sprite_x_reg[15]_8\(15 downto 0),
      \notcollision_reg_i_5__4\(1) => player_projectile_n_71,
      \notcollision_reg_i_5__4\(0) => player_projectile_n_72,
      \notcollision_reg_i_5__4_0\(0) => player_projectile_n_73,
      score_e5 => score_e5,
      score_stage2_e1 => score_stage2_e1,
      score_stage2_e2 => score_stage2_e2,
      \sprite_x_reg[0]_0\ => \^sprite_x_reg[0]_1\,
      \sprite_x_reg[12]_0\(3) => \^sprite_x_reg[12]_1\,
      \sprite_x_reg[12]_0\(2) => \^sprite_x_reg[11]_1\,
      \sprite_x_reg[12]_0\(1) => \^sprite_x_reg[10]_1\,
      \sprite_x_reg[12]_0\(0) => \^sprite_x_reg[9]_1\,
      \sprite_x_reg[12]_1\(3 downto 0) => \^sprite_x_reg[12]_8\(3 downto 0),
      \sprite_x_reg[15]_0\(2) => \^sprite_x_reg[15]_1\,
      \sprite_x_reg[15]_0\(1) => \^sprite_x_reg[14]_1\,
      \sprite_x_reg[15]_0\(0) => \^sprite_x_reg[13]_1\,
      \sprite_x_reg[15]_1\(3) => stage2_enemy1_n_30,
      \sprite_x_reg[15]_1\(2) => stage2_enemy1_n_31,
      \sprite_x_reg[15]_1\(1) => stage2_enemy1_n_32,
      \sprite_x_reg[15]_1\(0) => stage2_enemy1_n_33,
      \sprite_x_reg[15]_2\(3 downto 0) => \sprite_x_reg[15]_35\(3 downto 0),
      \sprite_x_reg[15]_3\(2 downto 0) => \^sprite_x_reg[15]_34\(2 downto 0),
      \sprite_x_reg[15]_4\(0) => \sprite_x_reg[15]_36\(0),
      \sprite_x_reg[1]_0\ => \^sprite_x_reg[1]_1\,
      \sprite_x_reg[2]_0\ => \^sprite_x_reg[2]_1\,
      \sprite_x_reg[2]_1\(1 downto 0) => \sprite_x_reg[2]_18\(1 downto 0),
      \sprite_x_reg[2]_2\(1 downto 0) => \sprite_x_reg[2]_19\(1 downto 0),
      \sprite_x_reg[3]_0\ => \^sprite_x_reg[3]_1\,
      \sprite_x_reg[4]_0\ => \^sprite_x_reg[4]_1\,
      \sprite_x_reg[6]_0\(0) => \^sprite_x_reg[6]_1\,
      \sprite_x_reg[6]_1\(0) => stage2_enemy1_n_49,
      \sprite_x_reg[7]_0\(3 downto 0) => \sprite_x_reg[7]_14\(3 downto 0),
      \sprite_x_reg[7]_1\(3) => stage2_enemy1_n_22,
      \sprite_x_reg[7]_1\(2) => stage2_enemy1_n_23,
      \sprite_x_reg[7]_1\(1) => stage2_enemy1_n_24,
      \sprite_x_reg[7]_1\(0) => stage2_enemy1_n_25,
      \sprite_x_reg[8]_0\(2) => \^sprite_x_reg[8]_1\,
      \sprite_x_reg[8]_0\(1) => \^sprite_x_reg[7]_1\,
      \sprite_x_reg[8]_0\(0) => \^sprite_x_reg[5]_1\,
      sw(0) => sw(0),
      v_sync => v_sync
    );
stage2_enemy2: entity work.design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e2
     port map (
      D(0) => \^sprite_stage2_e2_x\(0),
      S(0) => stage2_enemy2_n_55,
      \bias[3]_i_565\(0) => \bias[3]_i_565\(0),
      \bias_reg[3]_i_1434\ => \bias_reg[3]_i_187_0\,
      \bias_reg[3]_i_1434_0\ => \bias_reg[3]_i_187\,
      \bias_reg[3]_i_1434_1\ => \bias_reg[4]_i_222\,
      \bias_reg[3]_i_1434_2\ => \bias_reg[3]_i_2489\,
      \bias_reg[3]_i_2154\ => \bias_reg[3]_i_450\,
      \bias_reg[3]_i_2154_0\ => \bias_reg[3]_i_450_0\,
      \bias_reg[3]_i_938\(9 downto 2) => \bias_reg[3]_i_69\(15 downto 8),
      \bias_reg[3]_i_938\(1 downto 0) => \bias_reg[3]_i_69\(2 downto 1),
      cnt_reg_0 => stage2_enemy2_n_56,
      cnt_reg_1(0) => notcollision3_21,
      cnt_reg_2(0) => notcollision1_20,
      notcollision_5 => notcollision_5,
      notcollision_reg_0(0) => player_projectile_n_81,
      \notcollision_reg_i_3__5\(15 downto 0) => \^sprite_x_reg[15]_8\(15 downto 0),
      \notcollision_reg_i_5__5\(1) => player_projectile_n_77,
      \notcollision_reg_i_5__5\(0) => player_projectile_n_78,
      \notcollision_reg_i_5__5_0\(0) => player_projectile_n_79,
      score_e5 => score_e5,
      score_stage2_e1 => score_stage2_e1,
      score_stage2_e2 => score_stage2_e2,
      shoot_signal_stage2_e2 => shoot_signal_stage2_e2,
      sprite_shoot_y_stage2_e2(0) => \^sprite_shoot_y_stage2_e2\(1),
      \sprite_x_reg[12]_0\(3 downto 0) => \^sprite_x_reg[12]_9\(3 downto 0),
      \sprite_x_reg[15]_0\(14 downto 0) => \^sprite_stage2_e2_x\(15 downto 1),
      \sprite_x_reg[15]_1\(3) => stage2_enemy2_n_34,
      \sprite_x_reg[15]_1\(2) => stage2_enemy2_n_35,
      \sprite_x_reg[15]_1\(1) => stage2_enemy2_n_36,
      \sprite_x_reg[15]_1\(0) => stage2_enemy2_n_37,
      \sprite_x_reg[15]_2\(3 downto 0) => \sprite_x_reg[15]_38\(3 downto 0),
      \sprite_x_reg[15]_3\(2 downto 0) => \^sprite_x_reg[15]_37\(2 downto 0),
      \sprite_x_reg[15]_4\(0) => \sprite_x_reg[15]_39\(0),
      \sprite_x_reg[2]_0\(1 downto 0) => \sprite_x_reg[2]_20\(1 downto 0),
      \sprite_x_reg[2]_1\(1 downto 0) => \sprite_x_reg[2]_21\(1 downto 0),
      \sprite_x_reg[4]_0\(2) => stage2_enemy2_n_23,
      \sprite_x_reg[4]_0\(1) => stage2_enemy2_n_24,
      \sprite_x_reg[4]_0\(0) => stage2_enemy2_n_25,
      \sprite_x_reg[6]_0\(3 downto 0) => \^sprite_x_reg[6]_8\(3 downto 0),
      \sprite_x_reg[6]_1\(0) => stage2_enemy2_n_53,
      \sprite_x_reg[7]_0\(3 downto 0) => \sprite_x_reg[7]_15\(3 downto 0),
      \sprite_x_reg[7]_1\(3) => stage2_enemy2_n_26,
      \sprite_x_reg[7]_1\(2) => stage2_enemy2_n_27,
      \sprite_x_reg[7]_1\(1) => stage2_enemy2_n_28,
      \sprite_x_reg[7]_1\(0) => stage2_enemy2_n_29,
      sw(0) => sw(0),
      v_sync => v_sync
    );
stage2_enemy3: entity work.design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e3
     port map (
      \bias[3]_i_587\(0) => \bias[3]_i_587\(0),
      \bias_reg[3]_i_1496\(0) => \bias_reg[3]_i_1496\(0),
      \bias_reg[3]_i_2193\ => \bias_reg[3]_i_450\,
      \bias_reg[3]_i_2193_0\ => \bias_reg[3]_i_450_0\,
      \bias_reg[3]_i_987\(12 downto 2) => \bias_reg[3]_i_69\(15 downto 5),
      \bias_reg[3]_i_987\(1 downto 0) => \bias_reg[3]_i_69\(2 downto 1),
      cnt_reg_0 => stage2_enemy3_n_51,
      cnt_reg_1(0) => notcollision3_19,
      cnt_reg_2(0) => notcollision1_18,
      notcollision_6 => notcollision_6,
      notcollision_reg_0(0) => player_projectile_n_87,
      \notcollision_reg_i_3__6\(15 downto 0) => \^sprite_x_reg[15]_8\(15 downto 0),
      \notcollision_reg_i_5__6\(1) => player_projectile_n_83,
      \notcollision_reg_i_5__6\(0) => player_projectile_n_84,
      \notcollision_reg_i_5__6_0\(0) => player_projectile_n_85,
      score_stage2_e3 => score_stage2_e3,
      score_stage2_e4 => score_stage2_e4,
      score_stage2_e5 => score_stage2_e5,
      \sprite_x_reg[0]_0\ => \^sprite_x_reg[0]_2\,
      \sprite_x_reg[12]_0\(3) => \^sprite_x_reg[12]_2\,
      \sprite_x_reg[12]_0\(2) => \^sprite_x_reg[11]_2\,
      \sprite_x_reg[12]_0\(1) => \^sprite_x_reg[10]_2\,
      \sprite_x_reg[12]_0\(0) => \^sprite_x_reg[9]_2\,
      \sprite_x_reg[12]_1\(3 downto 0) => \^sprite_x_reg[12]_10\(3 downto 0),
      \sprite_x_reg[15]_0\(2) => \^sprite_x_reg[15]_2\,
      \sprite_x_reg[15]_0\(1) => \^sprite_x_reg[14]_2\,
      \sprite_x_reg[15]_0\(0) => \^sprite_x_reg[13]_2\,
      \sprite_x_reg[15]_1\(3) => stage2_enemy3_n_30,
      \sprite_x_reg[15]_1\(2) => stage2_enemy3_n_31,
      \sprite_x_reg[15]_1\(1) => stage2_enemy3_n_32,
      \sprite_x_reg[15]_1\(0) => stage2_enemy3_n_33,
      \sprite_x_reg[15]_2\(3 downto 0) => \sprite_x_reg[15]_41\(3 downto 0),
      \sprite_x_reg[15]_3\(2 downto 0) => \^sprite_x_reg[15]_40\(2 downto 0),
      \sprite_x_reg[15]_4\(0) => \sprite_x_reg[15]_42\(0),
      \sprite_x_reg[1]_0\ => \^sprite_x_reg[1]_2\,
      \sprite_x_reg[2]_0\ => \^sprite_x_reg[2]_2\,
      \sprite_x_reg[2]_1\(1 downto 0) => \sprite_x_reg[2]_22\(1 downto 0),
      \sprite_x_reg[2]_2\(1 downto 0) => \sprite_x_reg[2]_23\(1 downto 0),
      \sprite_x_reg[3]_0\ => \^sprite_x_reg[3]_2\,
      \sprite_x_reg[4]_0\ => \^sprite_x_reg[4]_2\,
      \sprite_x_reg[6]_0\(0) => \^sprite_x_reg[6]_2\,
      \sprite_x_reg[6]_1\(3 downto 0) => \^sprite_x_reg[6]_9\(3 downto 0),
      \sprite_x_reg[6]_2\(0) => stage2_enemy3_n_49,
      \sprite_x_reg[7]_0\(3 downto 0) => \sprite_x_reg[7]_16\(3 downto 0),
      \sprite_x_reg[7]_1\(3) => stage2_enemy3_n_22,
      \sprite_x_reg[7]_1\(2) => stage2_enemy3_n_23,
      \sprite_x_reg[7]_1\(1) => stage2_enemy3_n_24,
      \sprite_x_reg[7]_1\(0) => stage2_enemy3_n_25,
      \sprite_x_reg[8]_0\(2) => \^sprite_x_reg[8]_2\,
      \sprite_x_reg[8]_0\(1) => \^sprite_x_reg[7]_2\,
      \sprite_x_reg[8]_0\(0) => \^sprite_x_reg[5]_2\,
      sw(0) => sw(0),
      v_sync => v_sync
    );
stage2_enemy4: entity work.design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e4
     port map (
      S(0) => stage2_enemy4_n_55,
      \bias[3]_i_589\(0) => \bias[3]_i_589\(0),
      \bias_reg[3]_i_1546\(0) => \bias_reg[3]_i_1496\(0),
      \bias_reg[3]_i_2251\ => \bias_reg[3]_i_450\,
      \bias_reg[3]_i_2251_0\ => \bias_reg[3]_i_450_0\,
      \bias_reg[3]_i_995\(12 downto 2) => \bias_reg[3]_i_69\(15 downto 5),
      \bias_reg[3]_i_995\(1 downto 0) => \bias_reg[3]_i_69\(2 downto 1),
      cnt_reg_0(0) => notcollision3_17,
      cnt_reg_1(0) => notcollision1_16,
      notcollision_7 => notcollision_7,
      notcollision_reg_0(0) => player_projectile_n_93,
      \notcollision_reg_i_3__7\(15 downto 0) => \^sprite_x_reg[15]_8\(15 downto 0),
      \notcollision_reg_i_5__7\(1) => player_projectile_n_89,
      \notcollision_reg_i_5__7\(0) => player_projectile_n_90,
      \notcollision_reg_i_5__7_0\(0) => player_projectile_n_91,
      score_stage2_e4 => score_stage2_e4,
      shoot_signal_stage2_e4 => shoot_signal_stage2_e4,
      sprite_shoot_y_stage2_e4(0) => \^sprite_shoot_y_stage2_e4\(1),
      \sprite_x_reg[0]_0\(0) => \^sprite_stage2_e4_x\(0),
      \sprite_x_reg[12]_0\(3 downto 0) => \^sprite_x_reg[12]_11\(3 downto 0),
      \sprite_x_reg[15]_0\(14 downto 0) => \^sprite_stage2_e4_x\(15 downto 1),
      \sprite_x_reg[15]_1\(3) => stage2_enemy4_n_34,
      \sprite_x_reg[15]_1\(2) => stage2_enemy4_n_35,
      \sprite_x_reg[15]_1\(1) => stage2_enemy4_n_36,
      \sprite_x_reg[15]_1\(0) => stage2_enemy4_n_37,
      \sprite_x_reg[15]_2\(3 downto 0) => \sprite_x_reg[15]_44\(3 downto 0),
      \sprite_x_reg[15]_3\(2 downto 0) => \^sprite_x_reg[15]_43\(2 downto 0),
      \sprite_x_reg[15]_4\(0) => \sprite_x_reg[15]_45\(0),
      \sprite_x_reg[2]_0\(1 downto 0) => \sprite_x_reg[2]_24\(1 downto 0),
      \sprite_x_reg[2]_1\(1 downto 0) => \sprite_x_reg[2]_25\(1 downto 0),
      \sprite_x_reg[4]_0\(2) => stage2_enemy4_n_23,
      \sprite_x_reg[4]_0\(1) => stage2_enemy4_n_24,
      \sprite_x_reg[4]_0\(0) => stage2_enemy4_n_25,
      \sprite_x_reg[6]_0\(3 downto 0) => \^sprite_x_reg[6]_10\(3 downto 0),
      \sprite_x_reg[6]_1\(0) => stage2_enemy4_n_53,
      \sprite_x_reg[7]_0\(3 downto 0) => \sprite_x_reg[7]_17\(3 downto 0),
      \sprite_x_reg[7]_1\(3) => stage2_enemy4_n_26,
      \sprite_x_reg[7]_1\(2) => stage2_enemy4_n_27,
      \sprite_x_reg[7]_1\(1) => stage2_enemy4_n_28,
      \sprite_x_reg[7]_1\(0) => stage2_enemy4_n_29,
      sw(0) => sw(0),
      v_sync => v_sync
    );
stage2_enemy5: entity work.design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e5
     port map (
      \bias[3]_i_230\ => stage3_enemy5_n_55,
      \bias[3]_i_230_0\ => enemy4_n_51,
      \bias[3]_i_230_1\ => stage2_enemy7_n_20,
      \bias[3]_i_558\ => enemy5_n_55,
      \bias[3]_i_558_0\ => enemy2_n_50,
      \bias[3]_i_588\(0) => \bias[3]_i_588\(0),
      \bias_reg[3]_i_1521\(0) => \bias_reg[3]_i_1496\(0),
      \bias_reg[3]_i_2222\ => \bias_reg[3]_i_450\,
      \bias_reg[3]_i_2222_0\ => \bias_reg[3]_i_450_0\,
      \bias_reg[3]_i_991\(12 downto 2) => \bias_reg[3]_i_69\(15 downto 5),
      \bias_reg[3]_i_991\(1 downto 0) => \bias_reg[3]_i_69\(2 downto 1),
      cnt_reg_0 => stage2_enemy5_n_18,
      cnt_reg_1 => stage2_enemy5_n_19,
      cnt_reg_2 => \^cnt_reg\,
      cnt_reg_3 => stage2_enemy5_n_54,
      cnt_reg_4(0) => notcollision3_15,
      cnt_reg_5(0) => notcollision1_14,
      notcollision_8 => notcollision_8,
      notcollision_reg_0(0) => player_projectile_n_99,
      \notcollision_reg_i_3__8\(15 downto 0) => \^sprite_x_reg[15]_8\(15 downto 0),
      \notcollision_reg_i_5__8\(1) => player_projectile_n_95,
      \notcollision_reg_i_5__8\(0) => player_projectile_n_96,
      \notcollision_reg_i_5__8_0\(0) => player_projectile_n_97,
      score_stage2_e3 => score_stage2_e3,
      score_stage2_e4 => score_stage2_e4,
      score_stage2_e5 => score_stage2_e5,
      \sprite_x_reg[0]_0\ => \^sprite_x_reg[0]_3\,
      \sprite_x_reg[12]_0\(3) => \^sprite_x_reg[12]_3\,
      \sprite_x_reg[12]_0\(2) => \^sprite_x_reg[11]_3\,
      \sprite_x_reg[12]_0\(1) => \^sprite_x_reg[10]_3\,
      \sprite_x_reg[12]_0\(0) => \^sprite_x_reg[9]_3\,
      \sprite_x_reg[12]_1\(3 downto 0) => \^sprite_x_reg[12]_12\(3 downto 0),
      \sprite_x_reg[15]_0\(2) => \^sprite_x_reg[15]_3\,
      \sprite_x_reg[15]_0\(1) => \^sprite_x_reg[14]_3\,
      \sprite_x_reg[15]_0\(0) => \^sprite_x_reg[13]_3\,
      \sprite_x_reg[15]_1\(3) => stage2_enemy5_n_33,
      \sprite_x_reg[15]_1\(2) => stage2_enemy5_n_34,
      \sprite_x_reg[15]_1\(1) => stage2_enemy5_n_35,
      \sprite_x_reg[15]_1\(0) => stage2_enemy5_n_36,
      \sprite_x_reg[15]_2\(3 downto 0) => \sprite_x_reg[15]_47\(3 downto 0),
      \sprite_x_reg[15]_3\(2 downto 0) => \^sprite_x_reg[15]_46\(2 downto 0),
      \sprite_x_reg[15]_4\(0) => \sprite_x_reg[15]_48\(0),
      \sprite_x_reg[1]_0\ => \^sprite_x_reg[1]_3\,
      \sprite_x_reg[2]_0\ => \^sprite_x_reg[2]_3\,
      \sprite_x_reg[2]_1\(1 downto 0) => \sprite_x_reg[2]_26\(1 downto 0),
      \sprite_x_reg[2]_2\(1 downto 0) => \sprite_x_reg[2]_27\(1 downto 0),
      \sprite_x_reg[3]_0\ => \^sprite_x_reg[3]_3\,
      \sprite_x_reg[4]_0\ => \^sprite_x_reg[4]_3\,
      \sprite_x_reg[6]_0\(0) => \^sprite_x_reg[6]_3\,
      \sprite_x_reg[6]_1\(3 downto 0) => \^sprite_x_reg[6]_11\(3 downto 0),
      \sprite_x_reg[6]_2\(0) => stage2_enemy5_n_52,
      \sprite_x_reg[7]_0\(3 downto 0) => \sprite_x_reg[7]_18\(3 downto 0),
      \sprite_x_reg[7]_1\(3) => stage2_enemy5_n_25,
      \sprite_x_reg[7]_1\(2) => stage2_enemy5_n_26,
      \sprite_x_reg[7]_1\(1) => stage2_enemy5_n_27,
      \sprite_x_reg[7]_1\(0) => stage2_enemy5_n_28,
      \sprite_x_reg[8]_0\(2) => \^sprite_x_reg[8]_3\,
      \sprite_x_reg[8]_0\(1) => \^sprite_x_reg[7]_3\,
      \sprite_x_reg[8]_0\(0) => \^sprite_x_reg[5]_3\,
      sw(0) => sw(0),
      v_sync => v_sync
    );
stage2_enemy6: entity work.design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e6
     port map (
      S(0) => stage2_enemy6_n_55,
      \bias[3]_i_613\(0) => \bias[3]_i_613\(0),
      \bias_reg[3]_i_1066\(12 downto 2) => \bias_reg[3]_i_69\(15 downto 5),
      \bias_reg[3]_i_1066\(1 downto 0) => \bias_reg[3]_i_69\(2 downto 1),
      \bias_reg[3]_i_1752\(0) => \bias_reg[3]_i_1496\(0),
      \bias_reg[3]_i_2430\ => \bias_reg[3]_i_450\,
      \bias_reg[3]_i_2430_0\ => \bias_reg[3]_i_450_0\,
      cnt_reg_0 => stage2_enemy6_n_56,
      cnt_reg_1(0) => notcollision3_13,
      cnt_reg_2(0) => notcollision1_12,
      notcollision_9 => notcollision_9,
      notcollision_reg_0(0) => player_projectile_n_105,
      \notcollision_reg_i_3__9\(15 downto 0) => \^sprite_x_reg[15]_8\(15 downto 0),
      \notcollision_reg_i_5__9\(1) => player_projectile_n_101,
      \notcollision_reg_i_5__9\(0) => player_projectile_n_102,
      \notcollision_reg_i_5__9_0\(0) => player_projectile_n_103,
      score_stage2_e6 => score_stage2_e6,
      score_stage2_e7 => score_stage2_e7,
      score_stage2_e8 => score_stage2_e8,
      shoot_signal_stage2_e6 => shoot_signal_stage2_e6,
      sprite_shoot_y_stage2_e6(0) => \^sprite_shoot_y_stage2_e6\(1),
      \sprite_x_reg[0]_0\(0) => \^sprite_stage2_e6_x\(0),
      \sprite_x_reg[12]_0\(3 downto 0) => \^sprite_x_reg[12]_13\(3 downto 0),
      \sprite_x_reg[15]_0\(14 downto 0) => \^sprite_stage2_e6_x\(15 downto 1),
      \sprite_x_reg[15]_1\(3) => stage2_enemy6_n_34,
      \sprite_x_reg[15]_1\(2) => stage2_enemy6_n_35,
      \sprite_x_reg[15]_1\(1) => stage2_enemy6_n_36,
      \sprite_x_reg[15]_1\(0) => stage2_enemy6_n_37,
      \sprite_x_reg[15]_2\(3 downto 0) => \sprite_x_reg[15]_50\(3 downto 0),
      \sprite_x_reg[15]_3\(2 downto 0) => \^sprite_x_reg[15]_49\(2 downto 0),
      \sprite_x_reg[15]_4\(0) => \sprite_x_reg[15]_51\(0),
      \sprite_x_reg[2]_0\(1 downto 0) => \sprite_x_reg[2]_28\(1 downto 0),
      \sprite_x_reg[2]_1\(1 downto 0) => \sprite_x_reg[2]_29\(1 downto 0),
      \sprite_x_reg[4]_0\(2) => stage2_enemy6_n_23,
      \sprite_x_reg[4]_0\(1) => stage2_enemy6_n_24,
      \sprite_x_reg[4]_0\(0) => stage2_enemy6_n_25,
      \sprite_x_reg[6]_0\(3 downto 0) => \^sprite_x_reg[6]_12\(3 downto 0),
      \sprite_x_reg[6]_1\(0) => stage2_enemy6_n_53,
      \sprite_x_reg[7]_0\(3 downto 0) => \sprite_x_reg[7]_19\(3 downto 0),
      \sprite_x_reg[7]_1\(3) => stage2_enemy6_n_26,
      \sprite_x_reg[7]_1\(2) => stage2_enemy6_n_27,
      \sprite_x_reg[7]_1\(1) => stage2_enemy6_n_28,
      \sprite_x_reg[7]_1\(0) => stage2_enemy6_n_29,
      sw(0) => sw(0),
      v_sync => v_sync
    );
stage2_enemy7: entity work.design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e7
     port map (
      \bias[3]_i_231\ => \^cnt_reg\,
      \bias[3]_i_244\(0) => total_score(0),
      \bias[3]_i_244_0\ => enemy4_n_50,
      \bias[3]_i_481\ => enemy4_n_52,
      \bias[3]_i_481_0\ => stage2_enemy8_n_57,
      \bias[3]_i_481_1\ => enemy3_n_55,
      \bias[3]_i_481_2\ => enemy1_n_56,
      \bias[3]_i_518_0\ => stage3_enemy5_n_55,
      \bias[3]_i_518_1\ => stage2_enemy5_n_19,
      \bias[3]_i_518_2\ => enemy4_n_51,
      \bias[3]_i_559_0\ => \bias[3]_i_559\,
      \bias[3]_i_577\ => stage2_enemy5_n_54,
      \bias[3]_i_577_0\ => stage2_enemy2_n_56,
      \bias[3]_i_608\(0) => \bias[3]_i_608\(0),
      \bias[3]_i_96\ => stage2_enemy5_n_18,
      \bias_reg[3]_i_1048\(12 downto 2) => \bias_reg[3]_i_69\(15 downto 5),
      \bias_reg[3]_i_1048\(1 downto 0) => \bias_reg[3]_i_69\(2 downto 1),
      \bias_reg[3]_i_1689\(0) => \bias_reg[3]_i_1496\(0),
      \bias_reg[3]_i_2372\ => \bias_reg[3]_i_450\,
      \bias_reg[3]_i_2372_0\ => \bias_reg[3]_i_450_0\,
      cnt_reg_0 => stage2_enemy7_n_20,
      cnt_reg_1 => cnt_reg_0,
      cnt_reg_2 => cnt_reg_1,
      cnt_reg_3 => stage2_enemy7_n_25,
      cnt_reg_4 => cnt_reg_2,
      cnt_reg_5 => cnt_reg_3,
      cnt_reg_6(0) => notcollision3_11,
      cnt_reg_7(0) => notcollision1_10,
      notcollision_10 => notcollision_10,
      notcollision_reg_0(0) => player_projectile_n_111,
      \notcollision_reg_i_3__10\(15 downto 0) => \^sprite_x_reg[15]_8\(15 downto 0),
      \notcollision_reg_i_5__10\(1) => player_projectile_n_107,
      \notcollision_reg_i_5__10\(0) => player_projectile_n_108,
      \notcollision_reg_i_5__10_0\(0) => player_projectile_n_109,
      p_0_in26_in => p_0_in26_in,
      p_0_in28_in => p_0_in28_in,
      p_0_in30_in => p_0_in30_in,
      p_0_in33_in => p_0_in33_in,
      p_0_in35_in => p_0_in35_in,
      p_0_in37_in => p_0_in37_in,
      p_0_in39_in => p_0_in39_in,
      p_0_in42_in => p_0_in42_in,
      p_0_in44_in => p_0_in44_in,
      p_0_in46_in => p_0_in46_in,
      p_0_in48_in => p_0_in48_in,
      p_0_in50_in => p_0_in50_in,
      p_0_in52_in => p_0_in52_in,
      p_0_in54_in => p_0_in54_in,
      p_0_in56_in => p_0_in56_in,
      p_0_in65_in => p_0_in65_in,
      score_stage2_e6 => score_stage2_e6,
      score_stage2_e7 => score_stage2_e7,
      score_stage2_e8 => score_stage2_e8,
      \sprite_x_reg[0]_0\ => \^sprite_x_reg[0]_4\,
      \sprite_x_reg[12]_0\(3) => \^sprite_x_reg[12]_4\,
      \sprite_x_reg[12]_0\(2) => \^sprite_x_reg[11]_4\,
      \sprite_x_reg[12]_0\(1) => \^sprite_x_reg[10]_4\,
      \sprite_x_reg[12]_0\(0) => \^sprite_x_reg[9]_4\,
      \sprite_x_reg[12]_1\(3 downto 0) => \^sprite_x_reg[12]_14\(3 downto 0),
      \sprite_x_reg[15]_0\(2) => \^sprite_x_reg[15]_4\,
      \sprite_x_reg[15]_0\(1) => \^sprite_x_reg[14]_4\,
      \sprite_x_reg[15]_0\(0) => \^sprite_x_reg[13]_4\,
      \sprite_x_reg[15]_1\(3) => stage2_enemy7_n_51,
      \sprite_x_reg[15]_1\(2) => stage2_enemy7_n_52,
      \sprite_x_reg[15]_1\(1) => stage2_enemy7_n_53,
      \sprite_x_reg[15]_1\(0) => stage2_enemy7_n_54,
      \sprite_x_reg[15]_2\(3 downto 0) => \sprite_x_reg[15]_53\(3 downto 0),
      \sprite_x_reg[15]_3\(2 downto 0) => \^sprite_x_reg[15]_52\(2 downto 0),
      \sprite_x_reg[15]_4\(0) => \sprite_x_reg[15]_54\(0),
      \sprite_x_reg[1]_0\ => \^sprite_x_reg[1]_4\,
      \sprite_x_reg[2]_0\ => \^sprite_x_reg[2]_4\,
      \sprite_x_reg[2]_1\(1 downto 0) => \sprite_x_reg[2]_30\(1 downto 0),
      \sprite_x_reg[2]_2\(1 downto 0) => \sprite_x_reg[2]_31\(1 downto 0),
      \sprite_x_reg[3]_0\ => \^sprite_x_reg[3]_4\,
      \sprite_x_reg[4]_0\ => \^sprite_x_reg[4]_4\,
      \sprite_x_reg[6]_0\(0) => \^sprite_x_reg[6]_4\,
      \sprite_x_reg[6]_1\(3 downto 0) => \^sprite_x_reg[6]_13\(3 downto 0),
      \sprite_x_reg[6]_2\(0) => stage2_enemy7_n_70,
      \sprite_x_reg[7]_0\(3 downto 0) => \sprite_x_reg[7]_20\(3 downto 0),
      \sprite_x_reg[7]_1\(3) => stage2_enemy7_n_43,
      \sprite_x_reg[7]_1\(2) => stage2_enemy7_n_44,
      \sprite_x_reg[7]_1\(1) => stage2_enemy7_n_45,
      \sprite_x_reg[7]_1\(0) => stage2_enemy7_n_46,
      \sprite_x_reg[8]_0\(2) => \^sprite_x_reg[8]_4\,
      \sprite_x_reg[8]_0\(1) => \^sprite_x_reg[7]_4\,
      \sprite_x_reg[8]_0\(0) => \^sprite_x_reg[5]_4\,
      sw(0) => sw(0),
      v_sync => v_sync
    );
stage2_enemy8: entity work.design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e8
     port map (
      S(0) => stage2_enemy8_n_55,
      \bias[3]_i_577\ => stage3_enemy3_n_39,
      \bias[3]_i_577_0\ => stage2_enemy9_n_51,
      \bias[3]_i_612\(0) => \bias[3]_i_612\(0),
      \bias_reg[3]_i_1062\(12 downto 2) => \bias_reg[3]_i_69\(15 downto 5),
      \bias_reg[3]_i_1062\(1 downto 0) => \bias_reg[3]_i_69\(2 downto 1),
      \bias_reg[3]_i_1727\(0) => \bias_reg[3]_i_1496\(0),
      \bias_reg[3]_i_2401\ => \bias_reg[3]_i_450\,
      \bias_reg[3]_i_2401_0\ => \bias_reg[3]_i_450_0\,
      cnt_reg_0 => stage2_enemy8_n_56,
      cnt_reg_1 => stage2_enemy8_n_57,
      cnt_reg_2(0) => notcollision3_9,
      cnt_reg_3(0) => notcollision1_8,
      notcollision_11 => notcollision_11,
      notcollision_reg_0(0) => player_projectile_n_117,
      \notcollision_reg_i_3__11\(15 downto 0) => \^sprite_x_reg[15]_8\(15 downto 0),
      \notcollision_reg_i_5__11\(1) => player_projectile_n_113,
      \notcollision_reg_i_5__11\(0) => player_projectile_n_114,
      \notcollision_reg_i_5__11_0\(0) => player_projectile_n_115,
      score_stage2_e6 => score_stage2_e6,
      score_stage2_e7 => score_stage2_e7,
      score_stage2_e8 => score_stage2_e8,
      shoot_signal_stage2_e8 => shoot_signal_stage2_e8,
      sprite_shoot_y_stage2_e8(0) => \^sprite_shoot_y_stage2_e8\(1),
      \sprite_x_reg[0]_0\(0) => \^sprite_stage2_e8_x\(0),
      \sprite_x_reg[12]_0\(3 downto 0) => \^sprite_x_reg[12]_15\(3 downto 0),
      \sprite_x_reg[15]_0\(14 downto 0) => \^sprite_stage2_e8_x\(15 downto 1),
      \sprite_x_reg[15]_1\(3) => stage2_enemy8_n_34,
      \sprite_x_reg[15]_1\(2) => stage2_enemy8_n_35,
      \sprite_x_reg[15]_1\(1) => stage2_enemy8_n_36,
      \sprite_x_reg[15]_1\(0) => stage2_enemy8_n_37,
      \sprite_x_reg[15]_2\(3 downto 0) => \sprite_x_reg[15]_56\(3 downto 0),
      \sprite_x_reg[15]_3\(2 downto 0) => \^sprite_x_reg[15]_55\(2 downto 0),
      \sprite_x_reg[15]_4\(0) => \sprite_x_reg[15]_57\(0),
      \sprite_x_reg[2]_0\(1 downto 0) => \sprite_x_reg[2]_32\(1 downto 0),
      \sprite_x_reg[2]_1\(1 downto 0) => \sprite_x_reg[2]_33\(1 downto 0),
      \sprite_x_reg[4]_0\(2) => stage2_enemy8_n_23,
      \sprite_x_reg[4]_0\(1) => stage2_enemy8_n_24,
      \sprite_x_reg[4]_0\(0) => stage2_enemy8_n_25,
      \sprite_x_reg[6]_0\(3 downto 0) => \^sprite_x_reg[6]_14\(3 downto 0),
      \sprite_x_reg[6]_1\(0) => stage2_enemy8_n_53,
      \sprite_x_reg[7]_0\(3 downto 0) => \sprite_x_reg[7]_21\(3 downto 0),
      \sprite_x_reg[7]_1\(3) => stage2_enemy8_n_26,
      \sprite_x_reg[7]_1\(2) => stage2_enemy8_n_27,
      \sprite_x_reg[7]_1\(1) => stage2_enemy8_n_28,
      \sprite_x_reg[7]_1\(0) => stage2_enemy8_n_29,
      sw(0) => sw(0),
      v_sync => v_sync
    );
stage2_enemy9: entity work.design_1_HDMI_TOP_0_0_sprite_compositor_stage2_e9
     port map (
      \bias[3]_i_603\(0) => \bias[3]_i_603\(0),
      \bias_reg[3]_i_1027\(12 downto 2) => \bias_reg[3]_i_69\(15 downto 5),
      \bias_reg[3]_i_1027\(1 downto 0) => \bias_reg[3]_i_69\(2 downto 1),
      \bias_reg[3]_i_1602\(0) => \bias_reg[3]_i_1496\(0),
      \bias_reg[3]_i_2280\ => \bias_reg[3]_i_450\,
      \bias_reg[3]_i_2280_0\ => \bias_reg[3]_i_450_0\,
      cnt_reg_0 => stage2_enemy9_n_51,
      cnt_reg_1(0) => notcollision3_7,
      cnt_reg_2(0) => notcollision1,
      notcollision_12 => notcollision_12,
      notcollision_reg_0(0) => player_projectile_n_123,
      \notcollision_reg_i_3__12\(15 downto 0) => \^sprite_x_reg[15]_8\(15 downto 0),
      \notcollision_reg_i_5__12\(1) => player_projectile_n_119,
      \notcollision_reg_i_5__12\(0) => player_projectile_n_120,
      \notcollision_reg_i_5__12_0\(0) => player_projectile_n_121,
      score_stage2_e9 => score_stage2_e9,
      score_stage3_e1 => score_stage3_e1,
      score_stage3_e2 => score_stage3_e2,
      \sprite_x_reg[0]_0\ => \^sprite_x_reg[0]_5\,
      \sprite_x_reg[12]_0\(3) => \^sprite_x_reg[12]_5\,
      \sprite_x_reg[12]_0\(2) => \^sprite_x_reg[11]_5\,
      \sprite_x_reg[12]_0\(1) => \^sprite_x_reg[10]_5\,
      \sprite_x_reg[12]_0\(0) => \^sprite_x_reg[9]_5\,
      \sprite_x_reg[12]_1\(3 downto 0) => \^sprite_x_reg[12]_16\(3 downto 0),
      \sprite_x_reg[15]_0\(2) => \^sprite_x_reg[15]_5\,
      \sprite_x_reg[15]_0\(1) => \^sprite_x_reg[14]_5\,
      \sprite_x_reg[15]_0\(0) => \^sprite_x_reg[13]_5\,
      \sprite_x_reg[15]_1\(3) => stage2_enemy9_n_30,
      \sprite_x_reg[15]_1\(2) => stage2_enemy9_n_31,
      \sprite_x_reg[15]_1\(1) => stage2_enemy9_n_32,
      \sprite_x_reg[15]_1\(0) => stage2_enemy9_n_33,
      \sprite_x_reg[15]_2\(3 downto 0) => \sprite_x_reg[15]_59\(3 downto 0),
      \sprite_x_reg[15]_3\(2 downto 0) => \^sprite_x_reg[15]_58\(2 downto 0),
      \sprite_x_reg[15]_4\(0) => \sprite_x_reg[15]_60\(0),
      \sprite_x_reg[1]_0\ => \^sprite_x_reg[1]_5\,
      \sprite_x_reg[2]_0\ => \^sprite_x_reg[2]_5\,
      \sprite_x_reg[2]_1\(1 downto 0) => \sprite_x_reg[2]_34\(1 downto 0),
      \sprite_x_reg[2]_2\(1 downto 0) => \sprite_x_reg[2]_35\(1 downto 0),
      \sprite_x_reg[3]_0\ => \^sprite_x_reg[3]_5\,
      \sprite_x_reg[4]_0\ => \^sprite_x_reg[4]_5\,
      \sprite_x_reg[6]_0\(0) => \^sprite_x_reg[6]_5\,
      \sprite_x_reg[6]_1\(3 downto 0) => \^sprite_x_reg[6]_15\(3 downto 0),
      \sprite_x_reg[6]_2\(0) => stage2_enemy9_n_49,
      \sprite_x_reg[7]_0\(3 downto 0) => \sprite_x_reg[7]_22\(3 downto 0),
      \sprite_x_reg[7]_1\(3) => stage2_enemy9_n_22,
      \sprite_x_reg[7]_1\(2) => stage2_enemy9_n_23,
      \sprite_x_reg[7]_1\(1) => stage2_enemy9_n_24,
      \sprite_x_reg[7]_1\(0) => stage2_enemy9_n_25,
      \sprite_x_reg[8]_0\(2) => \^sprite_x_reg[8]_5\,
      \sprite_x_reg[8]_0\(1) => \^sprite_x_reg[7]_5\,
      \sprite_x_reg[8]_0\(0) => \^sprite_x_reg[5]_5\,
      sw(0) => sw(0),
      v_sync => v_sync
    );
stage3_enemy1: entity work.design_1_HDMI_TOP_0_0_sprite_compositor_stage3_e1
     port map (
      S(0) => stage3_enemy1_n_52,
      \bias[3]_i_522\ => stage2_enemy1_n_51,
      \bias[3]_i_605\(0) => \bias[3]_i_605\(0),
      \bias[3]_i_917\ => stage3_enemy5_n_56,
      \bias_reg[3]_i_1037\(12 downto 2) => \bias_reg[3]_i_69\(15 downto 5),
      \bias_reg[3]_i_1037\(1 downto 0) => \bias_reg[3]_i_69\(2 downto 1),
      \bias_reg[3]_i_1655\(0) => \bias_reg[3]_i_1496\(0),
      \bias_reg[3]_i_2351\ => \bias_reg[3]_i_450\,
      \bias_reg[3]_i_2351_0\ => \bias_reg[3]_i_450_0\,
      cnt_reg_0(0) => total_score(0),
      cnt_reg_1 => stage3_enemy1_n_54,
      \notcollision_reg[0]_0\(0) => notcollision5_6,
      \notcollision_reg[0]_1\(0) => notcollision3_5,
      \notcollision_reg[1]_0\ => notcollision_reg_1_sn_1,
      \notcollision_reg[1]_1\ => \notcollision_reg[1]_3\,
      \notcollision_reg[1]_2\(0) => player_projectile_n_129,
      \notcollision_reg[1]_i_15\(1) => player_projectile_n_125,
      \notcollision_reg[1]_i_15\(0) => player_projectile_n_126,
      \notcollision_reg[1]_i_15_0\(0) => player_projectile_n_127,
      \notcollision_reg[1]_i_3\(15 downto 0) => \^sprite_x_reg[15]_8\(15 downto 0),
      score_e1 => score_e1,
      score_e2 => score_e2,
      score_e3 => score_e3,
      score_e4 => score_e4,
      score_stage2_e9 => score_stage2_e9,
      score_stage3_e1 => score_stage3_e1,
      score_stage3_e2 => score_stage3_e2,
      shoot_signal_stage3_e1 => shoot_signal_stage3_e1,
      sprite_shoot_y_stage3_e1(0) => \^sprite_shoot_y_stage3_e1\(1),
      \sprite_x_reg[0]_0\(0) => \^sprite_stage3_e1_x\(0),
      \sprite_x_reg[12]_0\(3 downto 0) => \^sprite_x_reg[12]_17\(3 downto 0),
      \sprite_x_reg[13]_0\(2) => stage3_enemy1_n_33,
      \sprite_x_reg[13]_0\(1) => stage3_enemy1_n_34,
      \sprite_x_reg[13]_0\(0) => stage3_enemy1_n_35,
      \sprite_x_reg[15]_0\(14 downto 0) => \^sprite_stage3_e1_x\(15 downto 1),
      \sprite_x_reg[15]_1\(0) => stage3_enemy1_n_36,
      \sprite_x_reg[15]_2\(3 downto 0) => \sprite_x_reg[15]_62\(3 downto 0),
      \sprite_x_reg[15]_3\(2 downto 0) => \^sprite_x_reg[15]_61\(2 downto 0),
      \sprite_x_reg[15]_4\(0) => \sprite_x_reg[15]_63\(0),
      \sprite_x_reg[2]_0\(1 downto 0) => \sprite_x_reg[2]_36\(1 downto 0),
      \sprite_x_reg[4]_0\(2) => stage3_enemy1_n_19,
      \sprite_x_reg[4]_0\(1) => stage3_enemy1_n_20,
      \sprite_x_reg[4]_0\(0) => stage3_enemy1_n_21,
      \sprite_x_reg[5]_0\(0) => \sprite_x_reg[5]_8\(0),
      \sprite_x_reg[6]_0\(3 downto 0) => \^sprite_x_reg[6]_16\(3 downto 0),
      \sprite_x_reg[7]_0\(1 downto 0) => \sprite_x_reg[7]_23\(1 downto 0),
      \sprite_x_reg[7]_1\(3) => stage3_enemy1_n_25,
      \sprite_x_reg[7]_1\(2) => stage3_enemy1_n_26,
      \sprite_x_reg[7]_1\(1) => stage3_enemy1_n_27,
      \sprite_x_reg[7]_1\(0) => stage3_enemy1_n_28,
      \sprite_x_reg[7]_2\(0) => stage3_enemy1_n_50,
      sw(1 downto 0) => sw(1 downto 0),
      v_sync => v_sync
    );
stage3_enemy2: entity work.design_1_HDMI_TOP_0_0_sprite_compositor_stage3_e2
     port map (
      \bias[3]_i_604\(0) => \bias[3]_i_604\(0),
      \bias_reg[3]_i_1032\(12 downto 2) => \bias_reg[3]_i_69\(15 downto 5),
      \bias_reg[3]_i_1032\(1 downto 0) => \bias_reg[3]_i_69\(2 downto 1),
      \bias_reg[3]_i_1630\(0) => \bias_reg[3]_i_1496\(0),
      \bias_reg[3]_i_2322\ => \bias_reg[3]_i_450\,
      \bias_reg[3]_i_2322_0\ => \bias_reg[3]_i_450_0\,
      \notcollision_reg[0]_0\(0) => notcollision3_3,
      \notcollision_reg[0]_1\(0) => notcollision5_4,
      \notcollision_reg[1]_0\ => \notcollision_reg[1]_0\,
      \notcollision_reg[1]_1\ => \notcollision_reg[1]_3\,
      \notcollision_reg[1]_2\(0) => player_projectile_n_135,
      \notcollision_reg[1]_i_14\(1) => player_projectile_n_131,
      \notcollision_reg[1]_i_14\(0) => player_projectile_n_132,
      \notcollision_reg[1]_i_14_0\(0) => player_projectile_n_133,
      \notcollision_reg[1]_i_2\(15 downto 0) => \^sprite_x_reg[15]_8\(15 downto 0),
      score_stage3_e2 => score_stage3_e2,
      \sprite_x_reg[0]_0\ => \^sprite_x_reg[0]_6\,
      \sprite_x_reg[12]_0\(3) => \^sprite_x_reg[12]_6\,
      \sprite_x_reg[12]_0\(2) => \^sprite_x_reg[11]_6\,
      \sprite_x_reg[12]_0\(1) => \^sprite_x_reg[10]_6\,
      \sprite_x_reg[12]_0\(0) => \^sprite_x_reg[9]_6\,
      \sprite_x_reg[12]_1\(3 downto 0) => \^sprite_x_reg[12]_18\(3 downto 0),
      \sprite_x_reg[13]_0\(2) => stage3_enemy2_n_29,
      \sprite_x_reg[13]_0\(1) => stage3_enemy2_n_30,
      \sprite_x_reg[13]_0\(0) => stage3_enemy2_n_31,
      \sprite_x_reg[15]_0\(2) => \^sprite_x_reg[15]_6\,
      \sprite_x_reg[15]_0\(1) => \^sprite_x_reg[14]_6\,
      \sprite_x_reg[15]_0\(0) => \^sprite_x_reg[13]_6\,
      \sprite_x_reg[15]_1\(0) => stage3_enemy2_n_32,
      \sprite_x_reg[15]_2\(3 downto 0) => \sprite_x_reg[15]_65\(3 downto 0),
      \sprite_x_reg[15]_3\(2 downto 0) => \^sprite_x_reg[15]_64\(2 downto 0),
      \sprite_x_reg[15]_4\(0) => \sprite_x_reg[15]_66\(0),
      \sprite_x_reg[1]_0\ => \^sprite_x_reg[1]_6\,
      \sprite_x_reg[2]_0\ => \^sprite_x_reg[2]_6\,
      \sprite_x_reg[2]_1\(1 downto 0) => \sprite_x_reg[2]_37\(1 downto 0),
      \sprite_x_reg[3]_0\ => \^sprite_x_reg[3]_6\,
      \sprite_x_reg[4]_0\ => \^sprite_x_reg[4]_6\,
      \sprite_x_reg[5]_0\(0) => \sprite_x_reg[5]_9\(0),
      \sprite_x_reg[6]_0\(0) => \^sprite_x_reg[6]_6\,
      \sprite_x_reg[6]_1\(3 downto 0) => \^sprite_x_reg[6]_17\(3 downto 0),
      \sprite_x_reg[7]_0\(1 downto 0) => \sprite_x_reg[7]_24\(1 downto 0),
      \sprite_x_reg[7]_1\(3) => stage3_enemy2_n_21,
      \sprite_x_reg[7]_1\(2) => stage3_enemy2_n_22,
      \sprite_x_reg[7]_1\(1) => stage3_enemy2_n_23,
      \sprite_x_reg[7]_1\(0) => stage3_enemy2_n_24,
      \sprite_x_reg[7]_2\(0) => stage3_enemy2_n_46,
      \sprite_x_reg[8]_0\(2) => \^sprite_x_reg[8]_6\,
      \sprite_x_reg[8]_0\(1) => \^sprite_x_reg[7]_6\,
      \sprite_x_reg[8]_0\(0) => \^sprite_x_reg[5]_6\,
      sw(1 downto 0) => sw(1 downto 0),
      v_sync => v_sync
    );
stage3_enemy3: entity work.design_1_HDMI_TOP_0_0_sprite_compositor_stage3_e3
     port map (
      S(0) => stage3_enemy3_n_38,
      \bias[4]_i_33__0\(0) => \bias[4]_i_33__0\(0),
      \bias[4]_i_33__0_0\(0) => \bias[4]_i_33__0_0\(0),
      \bias[4]_i_88_0\(0) => \bias[4]_i_88\(0),
      \bias[4]_i_88_1\(0) => \bias[4]_i_88_0\(0),
      \bias[4]_i_88_2\(0) => \bias[4]_i_88_1\(0),
      \bias_reg[4]_i_189_0\(9 downto 2) => \bias_reg[3]_i_69\(15 downto 8),
      \bias_reg[4]_i_189_0\(1) => \bias_reg[3]_i_69\(5),
      \bias_reg[4]_i_189_0\(0) => \bias_reg[3]_i_69\(1),
      \bias_reg[4]_i_312\(0) => \bias_reg[3]_i_1496\(0),
      \bias_reg[4]_i_416\ => \bias_reg[3]_i_450\,
      cnt_reg_0 => stage3_enemy3_n_39,
      \notcollision_reg[0]_0\(0) => notcollision3_2,
      \notcollision_reg[1]_0\ => \notcollision_reg[1]_3\,
      \notcollision_reg[1]_1\(0) => player_projectile_n_138,
      \notcollision_reg[1]_2\(0) => player_projectile_n_137,
      \notcollision_reg[1]_3\(0) => player_projectile_n_139,
      \notcollision_reg[1]_i_3__1_0\(11 downto 4) => \^sprite_x_reg[15]_8\(15 downto 8),
      \notcollision_reg[1]_i_3__1_0\(3 downto 2) => \^sprite_x_reg[15]_8\(5 downto 4),
      \notcollision_reg[1]_i_3__1_0\(1 downto 0) => \^sprite_x_reg[15]_8\(1 downto 0),
      score_stage3_e3 => score_stage3_e3,
      score_stage3_e4 => score_stage3_e4,
      score_stage3_e5 => score_stage3_e5,
      shoot_signal_stage3_e3 => shoot_signal_stage3_e3,
      sprite_shoot_y_stage3_e3(0) => \^sprite_shoot_y_stage3_e3\(1),
      \sprite_x_reg[0]_0\(0) => \^sprite_x_reg[11]_7\(0),
      \sprite_x_reg[0]_1\(0) => stage3_enemy3_n_19,
      \sprite_x_reg[0]_2\(0) => \sprite_x_reg[0]_8\(0),
      \sprite_x_reg[12]_0\(3 downto 0) => \^sprite_x_reg[12]_19\(3 downto 0),
      \sprite_x_reg[15]_0\(14 downto 11) => sprite_stage3_e3_x(15 downto 12),
      \sprite_x_reg[15]_0\(10 downto 9) => \^sprite_x_reg[11]_7\(9 downto 8),
      \sprite_x_reg[15]_0\(8 downto 7) => sprite_stage3_e3_x(9 downto 8),
      \sprite_x_reg[15]_0\(6 downto 0) => \^sprite_x_reg[11]_7\(7 downto 1),
      \sprite_x_reg[15]_1\(2 downto 0) => \^sprite_x_reg[15]_67\(2 downto 0),
      \sprite_x_reg[4]_0\(2) => stage3_enemy3_n_20,
      \sprite_x_reg[4]_0\(1) => stage3_enemy3_n_21,
      \sprite_x_reg[4]_0\(0) => stage3_enemy3_n_22,
      \sprite_x_reg[4]_1\(0) => stage3_enemy3_n_23,
      \sprite_x_reg[4]_2\(0) => stage3_enemy3_n_28,
      \sprite_x_reg[5]_0\(0) => \sprite_x_reg[5]_10\(0),
      \sprite_x_reg[6]_0\(3 downto 0) => \^sprite_x_reg[6]_18\(3 downto 0),
      sw(1 downto 0) => sw(1 downto 0),
      sw_1_sp_1 => sw_1_sn_1,
      v_sync => v_sync
    );
stage3_enemy4: entity work.design_1_HDMI_TOP_0_0_sprite_compositor_stage3_e4
     port map (
      \bias[4]_i_94\(0) => \bias[4]_i_94\(0),
      \bias_reg[4]_i_203\(10 downto 5) => \bias_reg[3]_i_69\(15 downto 10),
      \bias_reg[4]_i_203\(4 downto 2) => \bias_reg[3]_i_69\(7 downto 5),
      \bias_reg[4]_i_203\(1 downto 0) => \bias_reg[3]_i_69\(2 downto 1),
      \bias_reg[4]_i_362\(0) => \bias_reg[3]_i_1496\(0),
      \bias_reg[4]_i_474\ => \bias_reg[3]_i_450\,
      \bias_reg[4]_i_474_0\ => \bias_reg[3]_i_450_0\,
      cnt_reg_0 => player_projectile_n_141,
      \notcollision_reg[0]_0\ => notcollision_reg_0_sn_1,
      \notcollision_reg[0]_1\(0) => notcollision5_0,
      \notcollision_reg[0]_2\(0) => notcollision3_1,
      \notcollision_reg[0]_3\(0) => player_projectile_n_144,
      \notcollision_reg[1]_0\ => \notcollision_reg[1]_3\,
      \notcollision_reg[1]_i_3__2\(13 downto 8) => \^sprite_x_reg[15]_8\(15 downto 10),
      \notcollision_reg[1]_i_3__2\(7 downto 0) => \^sprite_x_reg[15]_8\(7 downto 0),
      score_stage3_e4 => score_stage3_e4,
      \sprite_x_reg[0]_0\ => \^sprite_x_reg[0]_7\,
      \sprite_x_reg[12]_0\(3) => \^sprite_x_reg[12]_7\,
      \sprite_x_reg[12]_0\(2) => \^sprite_x_reg[11]_8\,
      \sprite_x_reg[12]_0\(1) => \^sprite_x_reg[10]_7\,
      \sprite_x_reg[12]_0\(0) => \^sprite_x_reg[9]_7\,
      \sprite_x_reg[12]_1\(3 downto 0) => \^sprite_x_reg[12]_20\(3 downto 0),
      \sprite_x_reg[15]_0\(2) => \^sprite_x_reg[15]_7\,
      \sprite_x_reg[15]_0\(1) => \^sprite_x_reg[14]_7\,
      \sprite_x_reg[15]_0\(0) => \^sprite_x_reg[13]_7\,
      \sprite_x_reg[15]_1\(0) => notcollision4,
      \sprite_x_reg[15]_2\(2 downto 0) => \sprite_x_reg[15]_68\(2 downto 0),
      \sprite_x_reg[15]_3\(2) => stage3_enemy4_n_21,
      \sprite_x_reg[15]_3\(1) => stage3_enemy4_n_22,
      \sprite_x_reg[15]_3\(0) => stage3_enemy4_n_23,
      \sprite_x_reg[15]_4\(2 downto 0) => \^sprite_x_reg[15]_69\(2 downto 0),
      \sprite_x_reg[15]_5\(0) => \sprite_x_reg[15]_70\(0),
      \sprite_x_reg[1]_0\ => \^sprite_x_reg[1]_7\,
      \sprite_x_reg[2]_0\ => \^sprite_x_reg[2]_7\,
      \sprite_x_reg[2]_1\(1) => stage3_enemy4_n_27,
      \sprite_x_reg[2]_1\(0) => stage3_enemy4_n_28,
      \sprite_x_reg[2]_2\(1 downto 0) => \sprite_x_reg[2]_38\(1 downto 0),
      \sprite_x_reg[3]_0\ => \^sprite_x_reg[3]_7\,
      \sprite_x_reg[4]_0\ => \^sprite_x_reg[4]_7\,
      \sprite_x_reg[4]_1\(0) => stage3_enemy4_n_29,
      \sprite_x_reg[4]_2\(0) => stage3_enemy4_n_34,
      \sprite_x_reg[5]_0\(0) => \sprite_x_reg[5]_11\(0),
      \sprite_x_reg[6]_0\(0) => \^sprite_x_reg[6]_7\,
      \sprite_x_reg[6]_1\(3 downto 0) => \^sprite_x_reg[6]_19\(3 downto 0),
      \sprite_x_reg[7]_0\(0) => \sprite_x_reg[7]_25\(0),
      \sprite_x_reg[7]_1\(0) => stage3_enemy4_n_25,
      \sprite_x_reg[8]_0\(2) => \^sprite_x_reg[8]_7\,
      \sprite_x_reg[8]_0\(1) => \^sprite_x_reg[7]_7\,
      \sprite_x_reg[8]_0\(0) => \^sprite_x_reg[5]_7\,
      v_sync => v_sync
    );
stage3_enemy5: entity work.design_1_HDMI_TOP_0_0_sprite_compositor_stage3_e5
     port map (
      Q(1 downto 0) => \notcollision_reg[1]_1\(1 downto 0),
      S(0) => stage3_enemy5_n_54,
      \bias[3]_i_558\ => stage2_enemy9_n_51,
      \bias[3]_i_558_0\ => stage2_enemy6_n_56,
      \bias[4]_i_208\(0) => \bias[4]_i_208\(0),
      \bias_reg[4]_i_193\(12 downto 2) => \bias_reg[3]_i_69\(15 downto 5),
      \bias_reg[4]_i_193\(1 downto 0) => \bias_reg[3]_i_69\(2 downto 1),
      \bias_reg[4]_i_335\(0) => \bias_reg[3]_i_1496\(0),
      \bias_reg[4]_i_458\ => \bias_reg[3]_i_450\,
      \bias_reg[4]_i_458_0\ => \bias_reg[3]_i_450_0\,
      cnt_reg_0 => stage3_enemy5_n_55,
      cnt_reg_1 => stage3_enemy5_n_56,
      \notcollision_reg[0]_0\(0) => notcollision5,
      \notcollision_reg[0]_1\(0) => notcollision3,
      \notcollision_reg[1]_0\ => \notcollision_reg[1]_2\,
      \notcollision_reg[1]_1\ => \notcollision_reg[1]_3\,
      \notcollision_reg[1]_2\(0) => player_projectile_n_149,
      \notcollision_reg[1]_i_14__0\(1) => player_projectile_n_145,
      \notcollision_reg[1]_i_14__0\(0) => player_projectile_n_146,
      \notcollision_reg[1]_i_14__0_0\(0) => player_projectile_n_147,
      \notcollision_reg[1]_i_2__2\(15 downto 0) => \^sprite_x_reg[15]_8\(15 downto 0),
      score_stage3_e3 => score_stage3_e3,
      score_stage3_e4 => score_stage3_e4,
      score_stage3_e5 => score_stage3_e5,
      shoot_signal_stage3_e5 => shoot_signal_stage3_e5,
      shoot_x(14 downto 0) => \^sprite_stage3_e5_x\(15 downto 1),
      sprite_shoot_y_stage3_e5(0) => \^sprite_shoot_y_stage3_e5\(1),
      \sprite_x_reg[0]_0\(0) => \^sprite_stage3_e5_x\(0),
      \sprite_x_reg[12]_0\(3 downto 0) => \^sprite_x_reg[12]_21\(3 downto 0),
      \sprite_x_reg[13]_0\(2) => stage3_enemy5_n_35,
      \sprite_x_reg[13]_0\(1) => stage3_enemy5_n_36,
      \sprite_x_reg[13]_0\(0) => stage3_enemy5_n_37,
      \sprite_x_reg[15]_0\(0) => stage3_enemy5_n_38,
      \sprite_x_reg[15]_1\(3 downto 0) => \sprite_x_reg[15]_72\(3 downto 0),
      \sprite_x_reg[15]_2\(2 downto 0) => \^sprite_x_reg[15]_71\(2 downto 0),
      \sprite_x_reg[15]_3\(0) => \sprite_x_reg[15]_73\(0),
      \sprite_x_reg[2]_0\(1 downto 0) => \sprite_x_reg[2]_39\(1 downto 0),
      \sprite_x_reg[4]_0\(2) => stage3_enemy5_n_24,
      \sprite_x_reg[4]_0\(1) => stage3_enemy5_n_25,
      \sprite_x_reg[4]_0\(0) => stage3_enemy5_n_26,
      \sprite_x_reg[5]_0\(0) => \sprite_x_reg[5]_12\(0),
      \sprite_x_reg[6]_0\(3 downto 0) => \^sprite_x_reg[6]_20\(3 downto 0),
      \sprite_x_reg[7]_0\(1 downto 0) => \sprite_x_reg[7]_26\(1 downto 0),
      \sprite_x_reg[7]_1\(3) => stage3_enemy5_n_27,
      \sprite_x_reg[7]_1\(2) => stage3_enemy5_n_28,
      \sprite_x_reg[7]_1\(1) => stage3_enemy5_n_29,
      \sprite_x_reg[7]_1\(0) => stage3_enemy5_n_30,
      \sprite_x_reg[7]_2\(0) => stage3_enemy5_n_52,
      sw(1 downto 0) => sw(1 downto 0),
      v_sync => v_sync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0_HDMI_TOP is
  port (
    \o_de0_inferred__0/i__carry__0\ : out STD_LOGIC;
    clk_lock : out STD_LOGIC;
    led : out STD_LOGIC;
    hdmi_tx_p : out STD_LOGIC_VECTOR ( 2 downto 0 );
    hdmi_tx_n : out STD_LOGIC_VECTOR ( 2 downto 0 );
    hdmi_tx_clk_p : out STD_LOGIC;
    hdmi_tx_clk_n : out STD_LOGIC;
    RST_BTN : in STD_LOGIC;
    sw : in STD_LOGIC_VECTOR ( 1 downto 0 );
    btn1 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    btn3 : in STD_LOGIC;
    btn2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_HDMI_TOP_0_0_HDMI_TOP : entity is "HDMI_TOP";
end design_1_HDMI_TOP_0_0_HDMI_TOP;

architecture STRUCTURE of design_1_HDMI_TOP_0_0_HDMI_TOP is
  signal HDMI_out_n_1 : STD_LOGIC;
  signal HDMI_out_n_10 : STD_LOGIC;
  signal HDMI_out_n_11 : STD_LOGIC;
  signal HDMI_out_n_12 : STD_LOGIC;
  signal HDMI_out_n_13 : STD_LOGIC;
  signal HDMI_out_n_14 : STD_LOGIC;
  signal HDMI_out_n_15 : STD_LOGIC;
  signal HDMI_out_n_16 : STD_LOGIC;
  signal HDMI_out_n_17 : STD_LOGIC;
  signal HDMI_out_n_18 : STD_LOGIC;
  signal HDMI_out_n_19 : STD_LOGIC;
  signal HDMI_out_n_2 : STD_LOGIC;
  signal HDMI_out_n_20 : STD_LOGIC;
  signal HDMI_out_n_21 : STD_LOGIC;
  signal HDMI_out_n_22 : STD_LOGIC;
  signal HDMI_out_n_23 : STD_LOGIC;
  signal HDMI_out_n_24 : STD_LOGIC;
  signal HDMI_out_n_25 : STD_LOGIC;
  signal HDMI_out_n_26 : STD_LOGIC;
  signal HDMI_out_n_27 : STD_LOGIC;
  signal HDMI_out_n_28 : STD_LOGIC;
  signal HDMI_out_n_29 : STD_LOGIC;
  signal HDMI_out_n_3 : STD_LOGIC;
  signal HDMI_out_n_30 : STD_LOGIC;
  signal HDMI_out_n_31 : STD_LOGIC;
  signal HDMI_out_n_32 : STD_LOGIC;
  signal HDMI_out_n_33 : STD_LOGIC;
  signal HDMI_out_n_34 : STD_LOGIC;
  signal HDMI_out_n_35 : STD_LOGIC;
  signal HDMI_out_n_36 : STD_LOGIC;
  signal HDMI_out_n_37 : STD_LOGIC;
  signal HDMI_out_n_38 : STD_LOGIC;
  signal HDMI_out_n_39 : STD_LOGIC;
  signal HDMI_out_n_40 : STD_LOGIC;
  signal HDMI_out_n_41 : STD_LOGIC;
  signal HDMI_out_n_42 : STD_LOGIC;
  signal HDMI_out_n_43 : STD_LOGIC;
  signal HDMI_out_n_44 : STD_LOGIC;
  signal HDMI_out_n_45 : STD_LOGIC;
  signal HDMI_out_n_46 : STD_LOGIC;
  signal HDMI_out_n_47 : STD_LOGIC;
  signal HDMI_out_n_48 : STD_LOGIC;
  signal HDMI_out_n_49 : STD_LOGIC;
  signal HDMI_out_n_50 : STD_LOGIC;
  signal HDMI_out_n_51 : STD_LOGIC;
  signal HDMI_out_n_52 : STD_LOGIC;
  signal HDMI_out_n_8 : STD_LOGIC;
  signal HDMI_out_n_9 : STD_LOGIC;
  signal bias : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \bias[3]_i_1082_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1084_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1317_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1319_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1320_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1326_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1327_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1328_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1329_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1330_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1331_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1332_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1335_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1336_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1342_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1343_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1344_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1345_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1346_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1347_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1348_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1349_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1350_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1351_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1352_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1353_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1354_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1355_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1356_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1357_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1358_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1359_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1365_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1366_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1367_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1368_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1372_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1373_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1375_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1376_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1390_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1392_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1642_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1643_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1644_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1645_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1667_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1668_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1669_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1670_n_0\ : STD_LOGIC;
  signal \bias[3]_i_1791_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2115_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2116_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2117_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2118_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2119_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2120_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2142_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2144_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2148_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2153_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2171_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2173_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2177_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2182_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2210_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2212_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2216_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2221_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2239_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2241_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2245_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2250_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2268_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2270_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2274_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2279_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2297_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2299_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2303_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2308_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2313_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2332_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2342_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2361_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2389_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2391_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2395_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2400_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2418_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2420_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2424_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2429_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2447_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2449_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2453_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2458_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2459_n_0\ : STD_LOGIC;
  signal \bias[3]_i_272_n_0\ : STD_LOGIC;
  signal \bias[3]_i_2781_n_0\ : STD_LOGIC;
  signal \bias[3]_i_334_n_0\ : STD_LOGIC;
  signal \bias[3]_i_336_n_0\ : STD_LOGIC;
  signal \bias[3]_i_340_n_0\ : STD_LOGIC;
  signal \bias[3]_i_345_n_0\ : STD_LOGIC;
  signal \bias[3]_i_438_n_0\ : STD_LOGIC;
  signal \bias[3]_i_440_n_0\ : STD_LOGIC;
  signal \bias[3]_i_444_n_0\ : STD_LOGIC;
  signal \bias[3]_i_449_n_0\ : STD_LOGIC;
  signal \bias[3]_i_498_n_0\ : STD_LOGIC;
  signal \bias[3]_i_512_n_0\ : STD_LOGIC;
  signal \bias[3]_i_515_n_0\ : STD_LOGIC;
  signal \bias[3]_i_517_n_0\ : STD_LOGIC;
  signal \bias[3]_i_519_n_0\ : STD_LOGIC;
  signal \bias[3]_i_520_n_0\ : STD_LOGIC;
  signal \bias[3]_i_553_n_0\ : STD_LOGIC;
  signal \bias[3]_i_572_n_0\ : STD_LOGIC;
  signal \bias[3]_i_573_n_0\ : STD_LOGIC;
  signal \bias[3]_i_574_n_0\ : STD_LOGIC;
  signal \bias[3]_i_720_n_0\ : STD_LOGIC;
  signal \bias[3]_i_722_n_0\ : STD_LOGIC;
  signal \bias[3]_i_726_n_0\ : STD_LOGIC;
  signal \bias[3]_i_731_n_0\ : STD_LOGIC;
  signal \bias[3]_i_749_n_0\ : STD_LOGIC;
  signal \bias[3]_i_751_n_0\ : STD_LOGIC;
  signal \bias[3]_i_755_n_0\ : STD_LOGIC;
  signal \bias[3]_i_760_n_0\ : STD_LOGIC;
  signal \bias[3]_i_811_n_0\ : STD_LOGIC;
  signal \bias[3]_i_817_n_0\ : STD_LOGIC;
  signal \bias[3]_i_821_n_0\ : STD_LOGIC;
  signal \bias[3]_i_827_n_0\ : STD_LOGIC;
  signal \bias[3]_i_838_n_0\ : STD_LOGIC;
  signal \bias[3]_i_839_n_0\ : STD_LOGIC;
  signal \bias[3]_i_841_n_0\ : STD_LOGIC;
  signal \bias[3]_i_842_n_0\ : STD_LOGIC;
  signal \bias[3]_i_847_n_0\ : STD_LOGIC;
  signal \bias[3]_i_848_n_0\ : STD_LOGIC;
  signal \bias[3]_i_849_n_0\ : STD_LOGIC;
  signal \bias[3]_i_850_n_0\ : STD_LOGIC;
  signal \bias[3]_i_851_n_0\ : STD_LOGIC;
  signal \bias[3]_i_852_n_0\ : STD_LOGIC;
  signal \bias[3]_i_853_n_0\ : STD_LOGIC;
  signal \bias[3]_i_854_n_0\ : STD_LOGIC;
  signal \bias[3]_i_855_n_0\ : STD_LOGIC;
  signal \bias[3]_i_857_n_0\ : STD_LOGIC;
  signal \bias[3]_i_858_n_0\ : STD_LOGIC;
  signal \bias[3]_i_860_n_0\ : STD_LOGIC;
  signal \bias[3]_i_861_n_0\ : STD_LOGIC;
  signal \bias[3]_i_862_n_0\ : STD_LOGIC;
  signal \bias[3]_i_863_n_0\ : STD_LOGIC;
  signal \bias[3]_i_864_n_0\ : STD_LOGIC;
  signal \bias[3]_i_865_n_0\ : STD_LOGIC;
  signal \bias[3]_i_867_n_0\ : STD_LOGIC;
  signal \bias[3]_i_868_n_0\ : STD_LOGIC;
  signal \bias[3]_i_869_n_0\ : STD_LOGIC;
  signal \bias[3]_i_870_n_0\ : STD_LOGIC;
  signal \bias[3]_i_871_n_0\ : STD_LOGIC;
  signal \bias[3]_i_876_n_0\ : STD_LOGIC;
  signal \bias[3]_i_959_n_0\ : STD_LOGIC;
  signal \bias[4]_i_347_n_0\ : STD_LOGIC;
  signal \bias[4]_i_348_n_0\ : STD_LOGIC;
  signal \bias[4]_i_349_n_0\ : STD_LOGIC;
  signal \bias[4]_i_350_n_0\ : STD_LOGIC;
  signal \bias[4]_i_36__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_394_n_0\ : STD_LOGIC;
  signal \bias[4]_i_396_n_0\ : STD_LOGIC;
  signal \bias[4]_i_400_n_0\ : STD_LOGIC;
  signal \bias[4]_i_405_n_0\ : STD_LOGIC;
  signal \bias[4]_i_429_n_0\ : STD_LOGIC;
  signal \bias[4]_i_438_n_0\ : STD_LOGIC;
  signal \bias[4]_i_440_n_0\ : STD_LOGIC;
  signal \bias[4]_i_449_n_0\ : STD_LOGIC;
  signal \bias[4]_i_468_n_0\ : STD_LOGIC;
  signal \bias[4]_i_487_n_0\ : STD_LOGIC;
  signal \bias[4]_i_496_n_0\ : STD_LOGIC;
  signal \bias[4]_i_498_n_0\ : STD_LOGIC;
  signal \bias[4]_i_49__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_51__0_n_0\ : STD_LOGIC;
  signal \bias[4]_i_52__0_n_0\ : STD_LOGIC;
  signal \bias_reg[3]_i_866_n_0\ : STD_LOGIC;
  signal blue : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \clear_stage/sel0\ : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal \clear_stage/sprite_render_y\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \clear_stage2/p_2_in\ : STD_LOGIC;
  signal \complete_stage/sprite_render_y\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal display_timings_inst_n_101 : STD_LOGIC;
  signal display_timings_inst_n_102 : STD_LOGIC;
  signal display_timings_inst_n_107 : STD_LOGIC;
  signal display_timings_inst_n_112 : STD_LOGIC;
  signal display_timings_inst_n_117 : STD_LOGIC;
  signal display_timings_inst_n_122 : STD_LOGIC;
  signal display_timings_inst_n_127 : STD_LOGIC;
  signal display_timings_inst_n_132 : STD_LOGIC;
  signal display_timings_inst_n_137 : STD_LOGIC;
  signal display_timings_inst_n_142 : STD_LOGIC;
  signal display_timings_inst_n_147 : STD_LOGIC;
  signal display_timings_inst_n_15 : STD_LOGIC;
  signal display_timings_inst_n_152 : STD_LOGIC;
  signal display_timings_inst_n_157 : STD_LOGIC;
  signal display_timings_inst_n_162 : STD_LOGIC;
  signal display_timings_inst_n_167 : STD_LOGIC;
  signal display_timings_inst_n_168 : STD_LOGIC;
  signal display_timings_inst_n_169 : STD_LOGIC;
  signal display_timings_inst_n_171 : STD_LOGIC;
  signal display_timings_inst_n_176 : STD_LOGIC;
  signal display_timings_inst_n_18 : STD_LOGIC;
  signal display_timings_inst_n_181 : STD_LOGIC;
  signal display_timings_inst_n_182 : STD_LOGIC;
  signal display_timings_inst_n_183 : STD_LOGIC;
  signal display_timings_inst_n_184 : STD_LOGIC;
  signal display_timings_inst_n_185 : STD_LOGIC;
  signal display_timings_inst_n_186 : STD_LOGIC;
  signal display_timings_inst_n_187 : STD_LOGIC;
  signal display_timings_inst_n_188 : STD_LOGIC;
  signal display_timings_inst_n_189 : STD_LOGIC;
  signal display_timings_inst_n_19 : STD_LOGIC;
  signal display_timings_inst_n_190 : STD_LOGIC;
  signal display_timings_inst_n_191 : STD_LOGIC;
  signal display_timings_inst_n_192 : STD_LOGIC;
  signal display_timings_inst_n_193 : STD_LOGIC;
  signal display_timings_inst_n_194 : STD_LOGIC;
  signal display_timings_inst_n_195 : STD_LOGIC;
  signal display_timings_inst_n_196 : STD_LOGIC;
  signal display_timings_inst_n_197 : STD_LOGIC;
  signal display_timings_inst_n_198 : STD_LOGIC;
  signal display_timings_inst_n_199 : STD_LOGIC;
  signal display_timings_inst_n_20 : STD_LOGIC;
  signal display_timings_inst_n_200 : STD_LOGIC;
  signal display_timings_inst_n_201 : STD_LOGIC;
  signal display_timings_inst_n_202 : STD_LOGIC;
  signal display_timings_inst_n_203 : STD_LOGIC;
  signal display_timings_inst_n_204 : STD_LOGIC;
  signal display_timings_inst_n_205 : STD_LOGIC;
  signal display_timings_inst_n_206 : STD_LOGIC;
  signal display_timings_inst_n_207 : STD_LOGIC;
  signal display_timings_inst_n_208 : STD_LOGIC;
  signal display_timings_inst_n_209 : STD_LOGIC;
  signal display_timings_inst_n_21 : STD_LOGIC;
  signal display_timings_inst_n_210 : STD_LOGIC;
  signal display_timings_inst_n_211 : STD_LOGIC;
  signal display_timings_inst_n_212 : STD_LOGIC;
  signal display_timings_inst_n_213 : STD_LOGIC;
  signal display_timings_inst_n_214 : STD_LOGIC;
  signal display_timings_inst_n_215 : STD_LOGIC;
  signal display_timings_inst_n_216 : STD_LOGIC;
  signal display_timings_inst_n_217 : STD_LOGIC;
  signal display_timings_inst_n_218 : STD_LOGIC;
  signal display_timings_inst_n_219 : STD_LOGIC;
  signal display_timings_inst_n_220 : STD_LOGIC;
  signal display_timings_inst_n_221 : STD_LOGIC;
  signal display_timings_inst_n_222 : STD_LOGIC;
  signal display_timings_inst_n_223 : STD_LOGIC;
  signal display_timings_inst_n_224 : STD_LOGIC;
  signal display_timings_inst_n_225 : STD_LOGIC;
  signal display_timings_inst_n_226 : STD_LOGIC;
  signal display_timings_inst_n_227 : STD_LOGIC;
  signal display_timings_inst_n_228 : STD_LOGIC;
  signal display_timings_inst_n_229 : STD_LOGIC;
  signal display_timings_inst_n_230 : STD_LOGIC;
  signal display_timings_inst_n_231 : STD_LOGIC;
  signal display_timings_inst_n_232 : STD_LOGIC;
  signal display_timings_inst_n_233 : STD_LOGIC;
  signal display_timings_inst_n_234 : STD_LOGIC;
  signal display_timings_inst_n_235 : STD_LOGIC;
  signal display_timings_inst_n_236 : STD_LOGIC;
  signal display_timings_inst_n_237 : STD_LOGIC;
  signal display_timings_inst_n_238 : STD_LOGIC;
  signal display_timings_inst_n_239 : STD_LOGIC;
  signal display_timings_inst_n_24 : STD_LOGIC;
  signal display_timings_inst_n_240 : STD_LOGIC;
  signal display_timings_inst_n_241 : STD_LOGIC;
  signal display_timings_inst_n_242 : STD_LOGIC;
  signal display_timings_inst_n_243 : STD_LOGIC;
  signal display_timings_inst_n_244 : STD_LOGIC;
  signal display_timings_inst_n_245 : STD_LOGIC;
  signal display_timings_inst_n_246 : STD_LOGIC;
  signal display_timings_inst_n_247 : STD_LOGIC;
  signal display_timings_inst_n_248 : STD_LOGIC;
  signal display_timings_inst_n_249 : STD_LOGIC;
  signal display_timings_inst_n_250 : STD_LOGIC;
  signal display_timings_inst_n_251 : STD_LOGIC;
  signal display_timings_inst_n_252 : STD_LOGIC;
  signal display_timings_inst_n_253 : STD_LOGIC;
  signal display_timings_inst_n_254 : STD_LOGIC;
  signal display_timings_inst_n_255 : STD_LOGIC;
  signal display_timings_inst_n_256 : STD_LOGIC;
  signal display_timings_inst_n_257 : STD_LOGIC;
  signal display_timings_inst_n_258 : STD_LOGIC;
  signal display_timings_inst_n_259 : STD_LOGIC;
  signal display_timings_inst_n_260 : STD_LOGIC;
  signal display_timings_inst_n_261 : STD_LOGIC;
  signal display_timings_inst_n_262 : STD_LOGIC;
  signal display_timings_inst_n_263 : STD_LOGIC;
  signal display_timings_inst_n_264 : STD_LOGIC;
  signal display_timings_inst_n_265 : STD_LOGIC;
  signal display_timings_inst_n_266 : STD_LOGIC;
  signal display_timings_inst_n_267 : STD_LOGIC;
  signal display_timings_inst_n_268 : STD_LOGIC;
  signal display_timings_inst_n_269 : STD_LOGIC;
  signal display_timings_inst_n_27 : STD_LOGIC;
  signal display_timings_inst_n_270 : STD_LOGIC;
  signal display_timings_inst_n_271 : STD_LOGIC;
  signal display_timings_inst_n_272 : STD_LOGIC;
  signal display_timings_inst_n_273 : STD_LOGIC;
  signal display_timings_inst_n_274 : STD_LOGIC;
  signal display_timings_inst_n_275 : STD_LOGIC;
  signal display_timings_inst_n_276 : STD_LOGIC;
  signal display_timings_inst_n_277 : STD_LOGIC;
  signal display_timings_inst_n_278 : STD_LOGIC;
  signal display_timings_inst_n_279 : STD_LOGIC;
  signal display_timings_inst_n_28 : STD_LOGIC;
  signal display_timings_inst_n_280 : STD_LOGIC;
  signal display_timings_inst_n_281 : STD_LOGIC;
  signal display_timings_inst_n_282 : STD_LOGIC;
  signal display_timings_inst_n_283 : STD_LOGIC;
  signal display_timings_inst_n_284 : STD_LOGIC;
  signal display_timings_inst_n_285 : STD_LOGIC;
  signal display_timings_inst_n_286 : STD_LOGIC;
  signal display_timings_inst_n_287 : STD_LOGIC;
  signal display_timings_inst_n_288 : STD_LOGIC;
  signal display_timings_inst_n_289 : STD_LOGIC;
  signal display_timings_inst_n_29 : STD_LOGIC;
  signal display_timings_inst_n_290 : STD_LOGIC;
  signal display_timings_inst_n_291 : STD_LOGIC;
  signal display_timings_inst_n_292 : STD_LOGIC;
  signal display_timings_inst_n_293 : STD_LOGIC;
  signal display_timings_inst_n_294 : STD_LOGIC;
  signal display_timings_inst_n_295 : STD_LOGIC;
  signal display_timings_inst_n_296 : STD_LOGIC;
  signal display_timings_inst_n_297 : STD_LOGIC;
  signal display_timings_inst_n_298 : STD_LOGIC;
  signal display_timings_inst_n_299 : STD_LOGIC;
  signal display_timings_inst_n_30 : STD_LOGIC;
  signal display_timings_inst_n_300 : STD_LOGIC;
  signal display_timings_inst_n_301 : STD_LOGIC;
  signal display_timings_inst_n_302 : STD_LOGIC;
  signal display_timings_inst_n_303 : STD_LOGIC;
  signal display_timings_inst_n_304 : STD_LOGIC;
  signal display_timings_inst_n_305 : STD_LOGIC;
  signal display_timings_inst_n_306 : STD_LOGIC;
  signal display_timings_inst_n_307 : STD_LOGIC;
  signal display_timings_inst_n_308 : STD_LOGIC;
  signal display_timings_inst_n_309 : STD_LOGIC;
  signal display_timings_inst_n_31 : STD_LOGIC;
  signal display_timings_inst_n_310 : STD_LOGIC;
  signal display_timings_inst_n_311 : STD_LOGIC;
  signal display_timings_inst_n_312 : STD_LOGIC;
  signal display_timings_inst_n_313 : STD_LOGIC;
  signal display_timings_inst_n_314 : STD_LOGIC;
  signal display_timings_inst_n_315 : STD_LOGIC;
  signal display_timings_inst_n_316 : STD_LOGIC;
  signal display_timings_inst_n_317 : STD_LOGIC;
  signal display_timings_inst_n_318 : STD_LOGIC;
  signal display_timings_inst_n_319 : STD_LOGIC;
  signal display_timings_inst_n_320 : STD_LOGIC;
  signal display_timings_inst_n_321 : STD_LOGIC;
  signal display_timings_inst_n_322 : STD_LOGIC;
  signal display_timings_inst_n_323 : STD_LOGIC;
  signal display_timings_inst_n_324 : STD_LOGIC;
  signal display_timings_inst_n_325 : STD_LOGIC;
  signal display_timings_inst_n_326 : STD_LOGIC;
  signal display_timings_inst_n_327 : STD_LOGIC;
  signal display_timings_inst_n_328 : STD_LOGIC;
  signal display_timings_inst_n_336 : STD_LOGIC;
  signal display_timings_inst_n_338 : STD_LOGIC;
  signal display_timings_inst_n_340 : STD_LOGIC;
  signal display_timings_inst_n_341 : STD_LOGIC;
  signal display_timings_inst_n_342 : STD_LOGIC;
  signal display_timings_inst_n_343 : STD_LOGIC;
  signal display_timings_inst_n_344 : STD_LOGIC;
  signal display_timings_inst_n_345 : STD_LOGIC;
  signal display_timings_inst_n_346 : STD_LOGIC;
  signal display_timings_inst_n_48 : STD_LOGIC;
  signal display_timings_inst_n_49 : STD_LOGIC;
  signal display_timings_inst_n_50 : STD_LOGIC;
  signal display_timings_inst_n_51 : STD_LOGIC;
  signal display_timings_inst_n_52 : STD_LOGIC;
  signal display_timings_inst_n_53 : STD_LOGIC;
  signal display_timings_inst_n_54 : STD_LOGIC;
  signal display_timings_inst_n_55 : STD_LOGIC;
  signal display_timings_inst_n_56 : STD_LOGIC;
  signal display_timings_inst_n_57 : STD_LOGIC;
  signal display_timings_inst_n_58 : STD_LOGIC;
  signal display_timings_inst_n_59 : STD_LOGIC;
  signal display_timings_inst_n_60 : STD_LOGIC;
  signal display_timings_inst_n_61 : STD_LOGIC;
  signal display_timings_inst_n_62 : STD_LOGIC;
  signal display_timings_inst_n_63 : STD_LOGIC;
  signal display_timings_inst_n_64 : STD_LOGIC;
  signal display_timings_inst_n_65 : STD_LOGIC;
  signal display_timings_inst_n_66 : STD_LOGIC;
  signal display_timings_inst_n_67 : STD_LOGIC;
  signal display_timings_inst_n_68 : STD_LOGIC;
  signal display_timings_inst_n_69 : STD_LOGIC;
  signal display_timings_inst_n_70 : STD_LOGIC;
  signal display_timings_inst_n_71 : STD_LOGIC;
  signal display_timings_inst_n_72 : STD_LOGIC;
  signal display_timings_inst_n_73 : STD_LOGIC;
  signal display_timings_inst_n_74 : STD_LOGIC;
  signal display_timings_inst_n_76 : STD_LOGIC;
  signal display_timings_inst_n_81 : STD_LOGIC;
  signal display_timings_inst_n_82 : STD_LOGIC;
  signal display_timings_inst_n_83 : STD_LOGIC;
  signal display_timings_inst_n_84 : STD_LOGIC;
  signal display_timings_inst_n_85 : STD_LOGIC;
  signal display_timings_inst_n_86 : STD_LOGIC;
  signal display_timings_inst_n_91 : STD_LOGIC;
  signal display_timings_inst_n_96 : STD_LOGIC;
  signal \enemy1/notcollision\ : STD_LOGIC;
  signal \enemy1/notcollision3\ : STD_LOGIC_VECTOR ( 15 downto 5 );
  signal \enemy1/sprite_hit_x1\ : STD_LOGIC;
  signal \enemy2/notcollision\ : STD_LOGIC;
  signal \enemy2/notcollision3\ : STD_LOGIC_VECTOR ( 15 downto 5 );
  signal \enemy2/sprite_hit_x1\ : STD_LOGIC;
  signal \enemy2/sprite_render_y00_out\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \enemy3/notcollision\ : STD_LOGIC;
  signal \enemy3/notcollision3\ : STD_LOGIC_VECTOR ( 15 downto 5 );
  signal \enemy3/sprite_hit_x1\ : STD_LOGIC;
  signal \enemy3/sprite_render_y00_out\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \enemy4/notcollision\ : STD_LOGIC;
  signal \enemy4/notcollision3\ : STD_LOGIC_VECTOR ( 15 downto 5 );
  signal \enemy4/sprite_hit_x1\ : STD_LOGIC;
  signal \enemy4/sprite_render_y00_out\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \enemy5/notcollision\ : STD_LOGIC;
  signal \enemy5/notcollision3\ : STD_LOGIC_VECTOR ( 15 downto 5 );
  signal \enemy5/sprite_hit_x1\ : STD_LOGIC;
  signal \enemy5/sprite_render_y00_out\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \enemy_projectile1/finish\ : STD_LOGIC;
  signal \enemy_projectile2_2/finish\ : STD_LOGIC;
  signal \enemy_projectile2_4/finish\ : STD_LOGIC;
  signal \enemy_projectile2_6/finish\ : STD_LOGIC;
  signal \enemy_projectile2_8/finish\ : STD_LOGIC;
  signal \enemy_projectile3/finish\ : STD_LOGIC;
  signal \enemy_projectile3_1/finish\ : STD_LOGIC;
  signal \enemy_projectile3_3/finish\ : STD_LOGIC;
  signal \enemy_projectile3_5/finish\ : STD_LOGIC;
  signal \enemy_projectile5/finish\ : STD_LOGIC;
  signal gfx_inst_n_100 : STD_LOGIC;
  signal gfx_inst_n_1000 : STD_LOGIC;
  signal gfx_inst_n_1001 : STD_LOGIC;
  signal gfx_inst_n_1002 : STD_LOGIC;
  signal gfx_inst_n_1003 : STD_LOGIC;
  signal gfx_inst_n_1004 : STD_LOGIC;
  signal gfx_inst_n_1005 : STD_LOGIC;
  signal gfx_inst_n_1006 : STD_LOGIC;
  signal gfx_inst_n_1007 : STD_LOGIC;
  signal gfx_inst_n_1008 : STD_LOGIC;
  signal gfx_inst_n_1009 : STD_LOGIC;
  signal gfx_inst_n_1010 : STD_LOGIC;
  signal gfx_inst_n_1011 : STD_LOGIC;
  signal gfx_inst_n_1012 : STD_LOGIC;
  signal gfx_inst_n_1013 : STD_LOGIC;
  signal gfx_inst_n_1015 : STD_LOGIC;
  signal gfx_inst_n_1016 : STD_LOGIC;
  signal gfx_inst_n_1017 : STD_LOGIC;
  signal gfx_inst_n_1018 : STD_LOGIC;
  signal gfx_inst_n_1019 : STD_LOGIC;
  signal gfx_inst_n_1020 : STD_LOGIC;
  signal gfx_inst_n_1021 : STD_LOGIC;
  signal gfx_inst_n_1022 : STD_LOGIC;
  signal gfx_inst_n_1023 : STD_LOGIC;
  signal gfx_inst_n_1024 : STD_LOGIC;
  signal gfx_inst_n_1025 : STD_LOGIC;
  signal gfx_inst_n_1026 : STD_LOGIC;
  signal gfx_inst_n_1027 : STD_LOGIC;
  signal gfx_inst_n_1028 : STD_LOGIC;
  signal gfx_inst_n_1029 : STD_LOGIC;
  signal gfx_inst_n_1030 : STD_LOGIC;
  signal gfx_inst_n_1031 : STD_LOGIC;
  signal gfx_inst_n_1032 : STD_LOGIC;
  signal gfx_inst_n_1033 : STD_LOGIC;
  signal gfx_inst_n_1034 : STD_LOGIC;
  signal gfx_inst_n_1035 : STD_LOGIC;
  signal gfx_inst_n_1036 : STD_LOGIC;
  signal gfx_inst_n_1037 : STD_LOGIC;
  signal gfx_inst_n_1039 : STD_LOGIC;
  signal gfx_inst_n_1040 : STD_LOGIC;
  signal gfx_inst_n_1041 : STD_LOGIC;
  signal gfx_inst_n_1042 : STD_LOGIC;
  signal gfx_inst_n_1043 : STD_LOGIC;
  signal gfx_inst_n_1044 : STD_LOGIC;
  signal gfx_inst_n_1045 : STD_LOGIC;
  signal gfx_inst_n_1046 : STD_LOGIC;
  signal gfx_inst_n_1047 : STD_LOGIC;
  signal gfx_inst_n_1048 : STD_LOGIC;
  signal gfx_inst_n_1049 : STD_LOGIC;
  signal gfx_inst_n_1050 : STD_LOGIC;
  signal gfx_inst_n_1051 : STD_LOGIC;
  signal gfx_inst_n_1052 : STD_LOGIC;
  signal gfx_inst_n_1053 : STD_LOGIC;
  signal gfx_inst_n_1054 : STD_LOGIC;
  signal gfx_inst_n_1055 : STD_LOGIC;
  signal gfx_inst_n_1056 : STD_LOGIC;
  signal gfx_inst_n_1057 : STD_LOGIC;
  signal gfx_inst_n_1058 : STD_LOGIC;
  signal gfx_inst_n_1059 : STD_LOGIC;
  signal gfx_inst_n_1060 : STD_LOGIC;
  signal gfx_inst_n_1061 : STD_LOGIC;
  signal gfx_inst_n_1063 : STD_LOGIC;
  signal gfx_inst_n_1064 : STD_LOGIC;
  signal gfx_inst_n_1065 : STD_LOGIC;
  signal gfx_inst_n_1066 : STD_LOGIC;
  signal gfx_inst_n_1067 : STD_LOGIC;
  signal gfx_inst_n_1068 : STD_LOGIC;
  signal gfx_inst_n_1069 : STD_LOGIC;
  signal gfx_inst_n_1070 : STD_LOGIC;
  signal gfx_inst_n_1071 : STD_LOGIC;
  signal gfx_inst_n_1072 : STD_LOGIC;
  signal gfx_inst_n_1073 : STD_LOGIC;
  signal gfx_inst_n_1074 : STD_LOGIC;
  signal gfx_inst_n_1075 : STD_LOGIC;
  signal gfx_inst_n_1076 : STD_LOGIC;
  signal gfx_inst_n_1077 : STD_LOGIC;
  signal gfx_inst_n_1078 : STD_LOGIC;
  signal gfx_inst_n_1079 : STD_LOGIC;
  signal gfx_inst_n_1080 : STD_LOGIC;
  signal gfx_inst_n_1081 : STD_LOGIC;
  signal gfx_inst_n_1082 : STD_LOGIC;
  signal gfx_inst_n_1083 : STD_LOGIC;
  signal gfx_inst_n_1084 : STD_LOGIC;
  signal gfx_inst_n_1085 : STD_LOGIC;
  signal gfx_inst_n_1087 : STD_LOGIC;
  signal gfx_inst_n_1088 : STD_LOGIC;
  signal gfx_inst_n_1089 : STD_LOGIC;
  signal gfx_inst_n_1090 : STD_LOGIC;
  signal gfx_inst_n_1091 : STD_LOGIC;
  signal gfx_inst_n_1092 : STD_LOGIC;
  signal gfx_inst_n_1093 : STD_LOGIC;
  signal gfx_inst_n_1094 : STD_LOGIC;
  signal gfx_inst_n_1095 : STD_LOGIC;
  signal gfx_inst_n_1096 : STD_LOGIC;
  signal gfx_inst_n_1097 : STD_LOGIC;
  signal gfx_inst_n_1098 : STD_LOGIC;
  signal gfx_inst_n_1099 : STD_LOGIC;
  signal gfx_inst_n_1100 : STD_LOGIC;
  signal gfx_inst_n_1101 : STD_LOGIC;
  signal gfx_inst_n_1102 : STD_LOGIC;
  signal gfx_inst_n_1103 : STD_LOGIC;
  signal gfx_inst_n_1104 : STD_LOGIC;
  signal gfx_inst_n_1105 : STD_LOGIC;
  signal gfx_inst_n_1106 : STD_LOGIC;
  signal gfx_inst_n_1107 : STD_LOGIC;
  signal gfx_inst_n_1108 : STD_LOGIC;
  signal gfx_inst_n_1109 : STD_LOGIC;
  signal gfx_inst_n_1111 : STD_LOGIC;
  signal gfx_inst_n_1112 : STD_LOGIC;
  signal gfx_inst_n_1113 : STD_LOGIC;
  signal gfx_inst_n_1114 : STD_LOGIC;
  signal gfx_inst_n_1115 : STD_LOGIC;
  signal gfx_inst_n_1116 : STD_LOGIC;
  signal gfx_inst_n_1117 : STD_LOGIC;
  signal gfx_inst_n_1118 : STD_LOGIC;
  signal gfx_inst_n_1119 : STD_LOGIC;
  signal gfx_inst_n_1120 : STD_LOGIC;
  signal gfx_inst_n_1121 : STD_LOGIC;
  signal gfx_inst_n_1122 : STD_LOGIC;
  signal gfx_inst_n_1123 : STD_LOGIC;
  signal gfx_inst_n_1124 : STD_LOGIC;
  signal gfx_inst_n_1125 : STD_LOGIC;
  signal gfx_inst_n_1126 : STD_LOGIC;
  signal gfx_inst_n_1127 : STD_LOGIC;
  signal gfx_inst_n_1128 : STD_LOGIC;
  signal gfx_inst_n_1129 : STD_LOGIC;
  signal gfx_inst_n_1130 : STD_LOGIC;
  signal gfx_inst_n_1131 : STD_LOGIC;
  signal gfx_inst_n_1132 : STD_LOGIC;
  signal gfx_inst_n_1133 : STD_LOGIC;
  signal gfx_inst_n_1135 : STD_LOGIC;
  signal gfx_inst_n_1136 : STD_LOGIC;
  signal gfx_inst_n_1137 : STD_LOGIC;
  signal gfx_inst_n_1138 : STD_LOGIC;
  signal gfx_inst_n_1139 : STD_LOGIC;
  signal gfx_inst_n_1140 : STD_LOGIC;
  signal gfx_inst_n_1141 : STD_LOGIC;
  signal gfx_inst_n_1142 : STD_LOGIC;
  signal gfx_inst_n_1143 : STD_LOGIC;
  signal gfx_inst_n_1144 : STD_LOGIC;
  signal gfx_inst_n_1145 : STD_LOGIC;
  signal gfx_inst_n_1146 : STD_LOGIC;
  signal gfx_inst_n_1147 : STD_LOGIC;
  signal gfx_inst_n_1148 : STD_LOGIC;
  signal gfx_inst_n_1149 : STD_LOGIC;
  signal gfx_inst_n_1150 : STD_LOGIC;
  signal gfx_inst_n_1151 : STD_LOGIC;
  signal gfx_inst_n_1152 : STD_LOGIC;
  signal gfx_inst_n_1153 : STD_LOGIC;
  signal gfx_inst_n_1154 : STD_LOGIC;
  signal gfx_inst_n_1155 : STD_LOGIC;
  signal gfx_inst_n_1157 : STD_LOGIC;
  signal gfx_inst_n_1158 : STD_LOGIC;
  signal gfx_inst_n_1159 : STD_LOGIC;
  signal gfx_inst_n_1160 : STD_LOGIC;
  signal gfx_inst_n_1161 : STD_LOGIC;
  signal gfx_inst_n_1162 : STD_LOGIC;
  signal gfx_inst_n_1163 : STD_LOGIC;
  signal gfx_inst_n_1164 : STD_LOGIC;
  signal gfx_inst_n_1165 : STD_LOGIC;
  signal gfx_inst_n_1166 : STD_LOGIC;
  signal gfx_inst_n_1167 : STD_LOGIC;
  signal gfx_inst_n_1168 : STD_LOGIC;
  signal gfx_inst_n_1169 : STD_LOGIC;
  signal gfx_inst_n_1170 : STD_LOGIC;
  signal gfx_inst_n_1171 : STD_LOGIC;
  signal gfx_inst_n_1172 : STD_LOGIC;
  signal gfx_inst_n_1173 : STD_LOGIC;
  signal gfx_inst_n_1174 : STD_LOGIC;
  signal gfx_inst_n_1175 : STD_LOGIC;
  signal gfx_inst_n_1176 : STD_LOGIC;
  signal gfx_inst_n_1177 : STD_LOGIC;
  signal gfx_inst_n_1179 : STD_LOGIC;
  signal gfx_inst_n_1180 : STD_LOGIC;
  signal gfx_inst_n_1181 : STD_LOGIC;
  signal gfx_inst_n_1182 : STD_LOGIC;
  signal gfx_inst_n_1183 : STD_LOGIC;
  signal gfx_inst_n_1184 : STD_LOGIC;
  signal gfx_inst_n_1185 : STD_LOGIC;
  signal gfx_inst_n_1186 : STD_LOGIC;
  signal gfx_inst_n_1187 : STD_LOGIC;
  signal gfx_inst_n_1188 : STD_LOGIC;
  signal gfx_inst_n_1189 : STD_LOGIC;
  signal gfx_inst_n_119 : STD_LOGIC;
  signal gfx_inst_n_1190 : STD_LOGIC;
  signal gfx_inst_n_1191 : STD_LOGIC;
  signal gfx_inst_n_1192 : STD_LOGIC;
  signal gfx_inst_n_1193 : STD_LOGIC;
  signal gfx_inst_n_1194 : STD_LOGIC;
  signal gfx_inst_n_1195 : STD_LOGIC;
  signal gfx_inst_n_1196 : STD_LOGIC;
  signal gfx_inst_n_1197 : STD_LOGIC;
  signal gfx_inst_n_1198 : STD_LOGIC;
  signal gfx_inst_n_1199 : STD_LOGIC;
  signal gfx_inst_n_120 : STD_LOGIC;
  signal gfx_inst_n_1200 : STD_LOGIC;
  signal gfx_inst_n_1201 : STD_LOGIC;
  signal gfx_inst_n_1202 : STD_LOGIC;
  signal gfx_inst_n_1203 : STD_LOGIC;
  signal gfx_inst_n_1204 : STD_LOGIC;
  signal gfx_inst_n_1205 : STD_LOGIC;
  signal gfx_inst_n_1206 : STD_LOGIC;
  signal gfx_inst_n_1207 : STD_LOGIC;
  signal gfx_inst_n_1208 : STD_LOGIC;
  signal gfx_inst_n_1209 : STD_LOGIC;
  signal gfx_inst_n_121 : STD_LOGIC;
  signal gfx_inst_n_1210 : STD_LOGIC;
  signal gfx_inst_n_1211 : STD_LOGIC;
  signal gfx_inst_n_1215 : STD_LOGIC;
  signal gfx_inst_n_1216 : STD_LOGIC;
  signal gfx_inst_n_1217 : STD_LOGIC;
  signal gfx_inst_n_1218 : STD_LOGIC;
  signal gfx_inst_n_1219 : STD_LOGIC;
  signal gfx_inst_n_122 : STD_LOGIC;
  signal gfx_inst_n_1220 : STD_LOGIC;
  signal gfx_inst_n_1221 : STD_LOGIC;
  signal gfx_inst_n_1222 : STD_LOGIC;
  signal gfx_inst_n_1223 : STD_LOGIC;
  signal gfx_inst_n_1224 : STD_LOGIC;
  signal gfx_inst_n_1225 : STD_LOGIC;
  signal gfx_inst_n_1226 : STD_LOGIC;
  signal gfx_inst_n_1227 : STD_LOGIC;
  signal gfx_inst_n_1228 : STD_LOGIC;
  signal gfx_inst_n_1229 : STD_LOGIC;
  signal gfx_inst_n_123 : STD_LOGIC;
  signal gfx_inst_n_1230 : STD_LOGIC;
  signal gfx_inst_n_1231 : STD_LOGIC;
  signal gfx_inst_n_1232 : STD_LOGIC;
  signal gfx_inst_n_1233 : STD_LOGIC;
  signal gfx_inst_n_1234 : STD_LOGIC;
  signal gfx_inst_n_1235 : STD_LOGIC;
  signal gfx_inst_n_1237 : STD_LOGIC;
  signal gfx_inst_n_1238 : STD_LOGIC;
  signal gfx_inst_n_1239 : STD_LOGIC;
  signal gfx_inst_n_124 : STD_LOGIC;
  signal gfx_inst_n_1240 : STD_LOGIC;
  signal gfx_inst_n_1241 : STD_LOGIC;
  signal gfx_inst_n_1242 : STD_LOGIC;
  signal gfx_inst_n_1243 : STD_LOGIC;
  signal gfx_inst_n_1244 : STD_LOGIC;
  signal gfx_inst_n_1245 : STD_LOGIC;
  signal gfx_inst_n_1246 : STD_LOGIC;
  signal gfx_inst_n_1247 : STD_LOGIC;
  signal gfx_inst_n_1248 : STD_LOGIC;
  signal gfx_inst_n_1249 : STD_LOGIC;
  signal gfx_inst_n_125 : STD_LOGIC;
  signal gfx_inst_n_1250 : STD_LOGIC;
  signal gfx_inst_n_1251 : STD_LOGIC;
  signal gfx_inst_n_1252 : STD_LOGIC;
  signal gfx_inst_n_1253 : STD_LOGIC;
  signal gfx_inst_n_1254 : STD_LOGIC;
  signal gfx_inst_n_1255 : STD_LOGIC;
  signal gfx_inst_n_1256 : STD_LOGIC;
  signal gfx_inst_n_1257 : STD_LOGIC;
  signal gfx_inst_n_1258 : STD_LOGIC;
  signal gfx_inst_n_1259 : STD_LOGIC;
  signal gfx_inst_n_126 : STD_LOGIC;
  signal gfx_inst_n_1260 : STD_LOGIC;
  signal gfx_inst_n_1261 : STD_LOGIC;
  signal gfx_inst_n_1262 : STD_LOGIC;
  signal gfx_inst_n_1263 : STD_LOGIC;
  signal gfx_inst_n_1264 : STD_LOGIC;
  signal gfx_inst_n_1265 : STD_LOGIC;
  signal gfx_inst_n_1266 : STD_LOGIC;
  signal gfx_inst_n_1267 : STD_LOGIC;
  signal gfx_inst_n_1268 : STD_LOGIC;
  signal gfx_inst_n_1269 : STD_LOGIC;
  signal gfx_inst_n_127 : STD_LOGIC;
  signal gfx_inst_n_1270 : STD_LOGIC;
  signal gfx_inst_n_1271 : STD_LOGIC;
  signal gfx_inst_n_1272 : STD_LOGIC;
  signal gfx_inst_n_1273 : STD_LOGIC;
  signal gfx_inst_n_1274 : STD_LOGIC;
  signal gfx_inst_n_1275 : STD_LOGIC;
  signal gfx_inst_n_1276 : STD_LOGIC;
  signal gfx_inst_n_1277 : STD_LOGIC;
  signal gfx_inst_n_1278 : STD_LOGIC;
  signal gfx_inst_n_1279 : STD_LOGIC;
  signal gfx_inst_n_128 : STD_LOGIC;
  signal gfx_inst_n_1280 : STD_LOGIC;
  signal gfx_inst_n_1281 : STD_LOGIC;
  signal gfx_inst_n_1282 : STD_LOGIC;
  signal gfx_inst_n_1283 : STD_LOGIC;
  signal gfx_inst_n_1284 : STD_LOGIC;
  signal gfx_inst_n_1285 : STD_LOGIC;
  signal gfx_inst_n_1286 : STD_LOGIC;
  signal gfx_inst_n_1287 : STD_LOGIC;
  signal gfx_inst_n_1288 : STD_LOGIC;
  signal gfx_inst_n_1289 : STD_LOGIC;
  signal gfx_inst_n_129 : STD_LOGIC;
  signal gfx_inst_n_1290 : STD_LOGIC;
  signal gfx_inst_n_1291 : STD_LOGIC;
  signal gfx_inst_n_1292 : STD_LOGIC;
  signal gfx_inst_n_1293 : STD_LOGIC;
  signal gfx_inst_n_1294 : STD_LOGIC;
  signal gfx_inst_n_1295 : STD_LOGIC;
  signal gfx_inst_n_1296 : STD_LOGIC;
  signal gfx_inst_n_1297 : STD_LOGIC;
  signal gfx_inst_n_1298 : STD_LOGIC;
  signal gfx_inst_n_1299 : STD_LOGIC;
  signal gfx_inst_n_130 : STD_LOGIC;
  signal gfx_inst_n_1300 : STD_LOGIC;
  signal gfx_inst_n_1301 : STD_LOGIC;
  signal gfx_inst_n_1302 : STD_LOGIC;
  signal gfx_inst_n_1303 : STD_LOGIC;
  signal gfx_inst_n_1304 : STD_LOGIC;
  signal gfx_inst_n_1305 : STD_LOGIC;
  signal gfx_inst_n_1306 : STD_LOGIC;
  signal gfx_inst_n_1307 : STD_LOGIC;
  signal gfx_inst_n_1308 : STD_LOGIC;
  signal gfx_inst_n_1309 : STD_LOGIC;
  signal gfx_inst_n_131 : STD_LOGIC;
  signal gfx_inst_n_1310 : STD_LOGIC;
  signal gfx_inst_n_1311 : STD_LOGIC;
  signal gfx_inst_n_1312 : STD_LOGIC;
  signal gfx_inst_n_1313 : STD_LOGIC;
  signal gfx_inst_n_1314 : STD_LOGIC;
  signal gfx_inst_n_1315 : STD_LOGIC;
  signal gfx_inst_n_1316 : STD_LOGIC;
  signal gfx_inst_n_1317 : STD_LOGIC;
  signal gfx_inst_n_1318 : STD_LOGIC;
  signal gfx_inst_n_1319 : STD_LOGIC;
  signal gfx_inst_n_132 : STD_LOGIC;
  signal gfx_inst_n_1320 : STD_LOGIC;
  signal gfx_inst_n_1321 : STD_LOGIC;
  signal gfx_inst_n_1322 : STD_LOGIC;
  signal gfx_inst_n_1323 : STD_LOGIC;
  signal gfx_inst_n_1324 : STD_LOGIC;
  signal gfx_inst_n_1325 : STD_LOGIC;
  signal gfx_inst_n_1326 : STD_LOGIC;
  signal gfx_inst_n_1327 : STD_LOGIC;
  signal gfx_inst_n_1328 : STD_LOGIC;
  signal gfx_inst_n_1329 : STD_LOGIC;
  signal gfx_inst_n_133 : STD_LOGIC;
  signal gfx_inst_n_1330 : STD_LOGIC;
  signal gfx_inst_n_1331 : STD_LOGIC;
  signal gfx_inst_n_1332 : STD_LOGIC;
  signal gfx_inst_n_1333 : STD_LOGIC;
  signal gfx_inst_n_1334 : STD_LOGIC;
  signal gfx_inst_n_1335 : STD_LOGIC;
  signal gfx_inst_n_1336 : STD_LOGIC;
  signal gfx_inst_n_1337 : STD_LOGIC;
  signal gfx_inst_n_1338 : STD_LOGIC;
  signal gfx_inst_n_1339 : STD_LOGIC;
  signal gfx_inst_n_134 : STD_LOGIC;
  signal gfx_inst_n_1340 : STD_LOGIC;
  signal gfx_inst_n_1341 : STD_LOGIC;
  signal gfx_inst_n_1342 : STD_LOGIC;
  signal gfx_inst_n_1343 : STD_LOGIC;
  signal gfx_inst_n_1344 : STD_LOGIC;
  signal gfx_inst_n_1345 : STD_LOGIC;
  signal gfx_inst_n_1346 : STD_LOGIC;
  signal gfx_inst_n_1347 : STD_LOGIC;
  signal gfx_inst_n_1348 : STD_LOGIC;
  signal gfx_inst_n_1349 : STD_LOGIC;
  signal gfx_inst_n_1350 : STD_LOGIC;
  signal gfx_inst_n_1351 : STD_LOGIC;
  signal gfx_inst_n_1352 : STD_LOGIC;
  signal gfx_inst_n_1353 : STD_LOGIC;
  signal gfx_inst_n_1354 : STD_LOGIC;
  signal gfx_inst_n_1355 : STD_LOGIC;
  signal gfx_inst_n_1356 : STD_LOGIC;
  signal gfx_inst_n_1357 : STD_LOGIC;
  signal gfx_inst_n_1358 : STD_LOGIC;
  signal gfx_inst_n_1359 : STD_LOGIC;
  signal gfx_inst_n_1360 : STD_LOGIC;
  signal gfx_inst_n_1361 : STD_LOGIC;
  signal gfx_inst_n_1362 : STD_LOGIC;
  signal gfx_inst_n_1363 : STD_LOGIC;
  signal gfx_inst_n_1364 : STD_LOGIC;
  signal gfx_inst_n_1365 : STD_LOGIC;
  signal gfx_inst_n_1366 : STD_LOGIC;
  signal gfx_inst_n_1367 : STD_LOGIC;
  signal gfx_inst_n_1368 : STD_LOGIC;
  signal gfx_inst_n_1369 : STD_LOGIC;
  signal gfx_inst_n_1370 : STD_LOGIC;
  signal gfx_inst_n_1371 : STD_LOGIC;
  signal gfx_inst_n_1372 : STD_LOGIC;
  signal gfx_inst_n_1373 : STD_LOGIC;
  signal gfx_inst_n_1374 : STD_LOGIC;
  signal gfx_inst_n_1375 : STD_LOGIC;
  signal gfx_inst_n_1376 : STD_LOGIC;
  signal gfx_inst_n_1377 : STD_LOGIC;
  signal gfx_inst_n_1378 : STD_LOGIC;
  signal gfx_inst_n_1379 : STD_LOGIC;
  signal gfx_inst_n_1380 : STD_LOGIC;
  signal gfx_inst_n_1381 : STD_LOGIC;
  signal gfx_inst_n_1382 : STD_LOGIC;
  signal gfx_inst_n_1383 : STD_LOGIC;
  signal gfx_inst_n_1384 : STD_LOGIC;
  signal gfx_inst_n_1385 : STD_LOGIC;
  signal gfx_inst_n_1386 : STD_LOGIC;
  signal gfx_inst_n_1387 : STD_LOGIC;
  signal gfx_inst_n_1388 : STD_LOGIC;
  signal gfx_inst_n_1389 : STD_LOGIC;
  signal gfx_inst_n_1390 : STD_LOGIC;
  signal gfx_inst_n_1391 : STD_LOGIC;
  signal gfx_inst_n_1392 : STD_LOGIC;
  signal gfx_inst_n_1393 : STD_LOGIC;
  signal gfx_inst_n_1394 : STD_LOGIC;
  signal gfx_inst_n_1395 : STD_LOGIC;
  signal gfx_inst_n_1396 : STD_LOGIC;
  signal gfx_inst_n_1397 : STD_LOGIC;
  signal gfx_inst_n_1398 : STD_LOGIC;
  signal gfx_inst_n_1399 : STD_LOGIC;
  signal gfx_inst_n_1400 : STD_LOGIC;
  signal gfx_inst_n_1401 : STD_LOGIC;
  signal gfx_inst_n_1402 : STD_LOGIC;
  signal gfx_inst_n_1403 : STD_LOGIC;
  signal gfx_inst_n_1404 : STD_LOGIC;
  signal gfx_inst_n_1405 : STD_LOGIC;
  signal gfx_inst_n_1406 : STD_LOGIC;
  signal gfx_inst_n_1407 : STD_LOGIC;
  signal gfx_inst_n_1408 : STD_LOGIC;
  signal gfx_inst_n_1409 : STD_LOGIC;
  signal gfx_inst_n_1410 : STD_LOGIC;
  signal gfx_inst_n_1411 : STD_LOGIC;
  signal gfx_inst_n_1412 : STD_LOGIC;
  signal gfx_inst_n_1413 : STD_LOGIC;
  signal gfx_inst_n_1414 : STD_LOGIC;
  signal gfx_inst_n_1415 : STD_LOGIC;
  signal gfx_inst_n_1416 : STD_LOGIC;
  signal gfx_inst_n_1417 : STD_LOGIC;
  signal gfx_inst_n_1418 : STD_LOGIC;
  signal gfx_inst_n_1419 : STD_LOGIC;
  signal gfx_inst_n_1420 : STD_LOGIC;
  signal gfx_inst_n_1421 : STD_LOGIC;
  signal gfx_inst_n_1422 : STD_LOGIC;
  signal gfx_inst_n_1423 : STD_LOGIC;
  signal gfx_inst_n_1424 : STD_LOGIC;
  signal gfx_inst_n_1425 : STD_LOGIC;
  signal gfx_inst_n_1426 : STD_LOGIC;
  signal gfx_inst_n_1427 : STD_LOGIC;
  signal gfx_inst_n_1428 : STD_LOGIC;
  signal gfx_inst_n_1429 : STD_LOGIC;
  signal gfx_inst_n_1430 : STD_LOGIC;
  signal gfx_inst_n_1431 : STD_LOGIC;
  signal gfx_inst_n_1432 : STD_LOGIC;
  signal gfx_inst_n_1433 : STD_LOGIC;
  signal gfx_inst_n_1434 : STD_LOGIC;
  signal gfx_inst_n_1435 : STD_LOGIC;
  signal gfx_inst_n_1436 : STD_LOGIC;
  signal gfx_inst_n_1437 : STD_LOGIC;
  signal gfx_inst_n_1438 : STD_LOGIC;
  signal gfx_inst_n_1439 : STD_LOGIC;
  signal gfx_inst_n_1440 : STD_LOGIC;
  signal gfx_inst_n_1441 : STD_LOGIC;
  signal gfx_inst_n_1442 : STD_LOGIC;
  signal gfx_inst_n_1443 : STD_LOGIC;
  signal gfx_inst_n_1444 : STD_LOGIC;
  signal gfx_inst_n_1445 : STD_LOGIC;
  signal gfx_inst_n_1446 : STD_LOGIC;
  signal gfx_inst_n_1447 : STD_LOGIC;
  signal gfx_inst_n_1448 : STD_LOGIC;
  signal gfx_inst_n_1449 : STD_LOGIC;
  signal gfx_inst_n_1450 : STD_LOGIC;
  signal gfx_inst_n_1451 : STD_LOGIC;
  signal gfx_inst_n_1452 : STD_LOGIC;
  signal gfx_inst_n_1453 : STD_LOGIC;
  signal gfx_inst_n_1454 : STD_LOGIC;
  signal gfx_inst_n_1455 : STD_LOGIC;
  signal gfx_inst_n_1456 : STD_LOGIC;
  signal gfx_inst_n_1457 : STD_LOGIC;
  signal gfx_inst_n_1458 : STD_LOGIC;
  signal gfx_inst_n_1459 : STD_LOGIC;
  signal gfx_inst_n_1460 : STD_LOGIC;
  signal gfx_inst_n_1461 : STD_LOGIC;
  signal gfx_inst_n_1462 : STD_LOGIC;
  signal gfx_inst_n_1463 : STD_LOGIC;
  signal gfx_inst_n_1464 : STD_LOGIC;
  signal gfx_inst_n_1465 : STD_LOGIC;
  signal gfx_inst_n_1466 : STD_LOGIC;
  signal gfx_inst_n_1467 : STD_LOGIC;
  signal gfx_inst_n_1468 : STD_LOGIC;
  signal gfx_inst_n_1469 : STD_LOGIC;
  signal gfx_inst_n_1470 : STD_LOGIC;
  signal gfx_inst_n_1471 : STD_LOGIC;
  signal gfx_inst_n_1472 : STD_LOGIC;
  signal gfx_inst_n_1473 : STD_LOGIC;
  signal gfx_inst_n_1474 : STD_LOGIC;
  signal gfx_inst_n_1475 : STD_LOGIC;
  signal gfx_inst_n_1476 : STD_LOGIC;
  signal gfx_inst_n_1477 : STD_LOGIC;
  signal gfx_inst_n_1478 : STD_LOGIC;
  signal gfx_inst_n_1479 : STD_LOGIC;
  signal gfx_inst_n_1480 : STD_LOGIC;
  signal gfx_inst_n_1481 : STD_LOGIC;
  signal gfx_inst_n_1482 : STD_LOGIC;
  signal gfx_inst_n_1483 : STD_LOGIC;
  signal gfx_inst_n_1484 : STD_LOGIC;
  signal gfx_inst_n_1485 : STD_LOGIC;
  signal gfx_inst_n_1486 : STD_LOGIC;
  signal gfx_inst_n_1487 : STD_LOGIC;
  signal gfx_inst_n_1488 : STD_LOGIC;
  signal gfx_inst_n_1489 : STD_LOGIC;
  signal gfx_inst_n_1490 : STD_LOGIC;
  signal gfx_inst_n_1491 : STD_LOGIC;
  signal gfx_inst_n_1492 : STD_LOGIC;
  signal gfx_inst_n_1493 : STD_LOGIC;
  signal gfx_inst_n_1494 : STD_LOGIC;
  signal gfx_inst_n_1495 : STD_LOGIC;
  signal gfx_inst_n_1496 : STD_LOGIC;
  signal gfx_inst_n_1497 : STD_LOGIC;
  signal gfx_inst_n_1498 : STD_LOGIC;
  signal gfx_inst_n_1499 : STD_LOGIC;
  signal gfx_inst_n_1500 : STD_LOGIC;
  signal gfx_inst_n_1501 : STD_LOGIC;
  signal gfx_inst_n_1502 : STD_LOGIC;
  signal gfx_inst_n_1503 : STD_LOGIC;
  signal gfx_inst_n_1504 : STD_LOGIC;
  signal gfx_inst_n_1505 : STD_LOGIC;
  signal gfx_inst_n_153 : STD_LOGIC;
  signal gfx_inst_n_154 : STD_LOGIC;
  signal gfx_inst_n_155 : STD_LOGIC;
  signal gfx_inst_n_156 : STD_LOGIC;
  signal gfx_inst_n_157 : STD_LOGIC;
  signal gfx_inst_n_158 : STD_LOGIC;
  signal gfx_inst_n_159 : STD_LOGIC;
  signal gfx_inst_n_160 : STD_LOGIC;
  signal gfx_inst_n_161 : STD_LOGIC;
  signal gfx_inst_n_162 : STD_LOGIC;
  signal gfx_inst_n_163 : STD_LOGIC;
  signal gfx_inst_n_164 : STD_LOGIC;
  signal gfx_inst_n_165 : STD_LOGIC;
  signal gfx_inst_n_166 : STD_LOGIC;
  signal gfx_inst_n_167 : STD_LOGIC;
  signal gfx_inst_n_168 : STD_LOGIC;
  signal gfx_inst_n_17 : STD_LOGIC;
  signal gfx_inst_n_18 : STD_LOGIC;
  signal gfx_inst_n_187 : STD_LOGIC;
  signal gfx_inst_n_188 : STD_LOGIC;
  signal gfx_inst_n_189 : STD_LOGIC;
  signal gfx_inst_n_19 : STD_LOGIC;
  signal gfx_inst_n_190 : STD_LOGIC;
  signal gfx_inst_n_191 : STD_LOGIC;
  signal gfx_inst_n_192 : STD_LOGIC;
  signal gfx_inst_n_193 : STD_LOGIC;
  signal gfx_inst_n_194 : STD_LOGIC;
  signal gfx_inst_n_195 : STD_LOGIC;
  signal gfx_inst_n_196 : STD_LOGIC;
  signal gfx_inst_n_197 : STD_LOGIC;
  signal gfx_inst_n_198 : STD_LOGIC;
  signal gfx_inst_n_199 : STD_LOGIC;
  signal gfx_inst_n_20 : STD_LOGIC;
  signal gfx_inst_n_200 : STD_LOGIC;
  signal gfx_inst_n_201 : STD_LOGIC;
  signal gfx_inst_n_202 : STD_LOGIC;
  signal gfx_inst_n_21 : STD_LOGIC;
  signal gfx_inst_n_22 : STD_LOGIC;
  signal gfx_inst_n_221 : STD_LOGIC;
  signal gfx_inst_n_222 : STD_LOGIC;
  signal gfx_inst_n_223 : STD_LOGIC;
  signal gfx_inst_n_224 : STD_LOGIC;
  signal gfx_inst_n_225 : STD_LOGIC;
  signal gfx_inst_n_226 : STD_LOGIC;
  signal gfx_inst_n_227 : STD_LOGIC;
  signal gfx_inst_n_228 : STD_LOGIC;
  signal gfx_inst_n_229 : STD_LOGIC;
  signal gfx_inst_n_23 : STD_LOGIC;
  signal gfx_inst_n_230 : STD_LOGIC;
  signal gfx_inst_n_231 : STD_LOGIC;
  signal gfx_inst_n_232 : STD_LOGIC;
  signal gfx_inst_n_233 : STD_LOGIC;
  signal gfx_inst_n_234 : STD_LOGIC;
  signal gfx_inst_n_235 : STD_LOGIC;
  signal gfx_inst_n_236 : STD_LOGIC;
  signal gfx_inst_n_24 : STD_LOGIC;
  signal gfx_inst_n_25 : STD_LOGIC;
  signal gfx_inst_n_254 : STD_LOGIC;
  signal gfx_inst_n_255 : STD_LOGIC;
  signal gfx_inst_n_256 : STD_LOGIC;
  signal gfx_inst_n_257 : STD_LOGIC;
  signal gfx_inst_n_258 : STD_LOGIC;
  signal gfx_inst_n_259 : STD_LOGIC;
  signal gfx_inst_n_26 : STD_LOGIC;
  signal gfx_inst_n_260 : STD_LOGIC;
  signal gfx_inst_n_261 : STD_LOGIC;
  signal gfx_inst_n_262 : STD_LOGIC;
  signal gfx_inst_n_263 : STD_LOGIC;
  signal gfx_inst_n_264 : STD_LOGIC;
  signal gfx_inst_n_265 : STD_LOGIC;
  signal gfx_inst_n_266 : STD_LOGIC;
  signal gfx_inst_n_267 : STD_LOGIC;
  signal gfx_inst_n_268 : STD_LOGIC;
  signal gfx_inst_n_269 : STD_LOGIC;
  signal gfx_inst_n_27 : STD_LOGIC;
  signal gfx_inst_n_28 : STD_LOGIC;
  signal gfx_inst_n_280 : STD_LOGIC;
  signal gfx_inst_n_281 : STD_LOGIC;
  signal gfx_inst_n_282 : STD_LOGIC;
  signal gfx_inst_n_283 : STD_LOGIC;
  signal gfx_inst_n_284 : STD_LOGIC;
  signal gfx_inst_n_285 : STD_LOGIC;
  signal gfx_inst_n_286 : STD_LOGIC;
  signal gfx_inst_n_287 : STD_LOGIC;
  signal gfx_inst_n_288 : STD_LOGIC;
  signal gfx_inst_n_289 : STD_LOGIC;
  signal gfx_inst_n_29 : STD_LOGIC;
  signal gfx_inst_n_290 : STD_LOGIC;
  signal gfx_inst_n_291 : STD_LOGIC;
  signal gfx_inst_n_292 : STD_LOGIC;
  signal gfx_inst_n_293 : STD_LOGIC;
  signal gfx_inst_n_294 : STD_LOGIC;
  signal gfx_inst_n_295 : STD_LOGIC;
  signal gfx_inst_n_30 : STD_LOGIC;
  signal gfx_inst_n_31 : STD_LOGIC;
  signal gfx_inst_n_32 : STD_LOGIC;
  signal gfx_inst_n_339 : STD_LOGIC;
  signal gfx_inst_n_340 : STD_LOGIC;
  signal gfx_inst_n_357 : STD_LOGIC;
  signal gfx_inst_n_358 : STD_LOGIC;
  signal gfx_inst_n_359 : STD_LOGIC;
  signal gfx_inst_n_392 : STD_LOGIC;
  signal gfx_inst_n_393 : STD_LOGIC;
  signal gfx_inst_n_394 : STD_LOGIC;
  signal gfx_inst_n_411 : STD_LOGIC;
  signal gfx_inst_n_412 : STD_LOGIC;
  signal gfx_inst_n_413 : STD_LOGIC;
  signal gfx_inst_n_414 : STD_LOGIC;
  signal gfx_inst_n_431 : STD_LOGIC;
  signal gfx_inst_n_432 : STD_LOGIC;
  signal gfx_inst_n_433 : STD_LOGIC;
  signal gfx_inst_n_450 : STD_LOGIC;
  signal gfx_inst_n_451 : STD_LOGIC;
  signal gfx_inst_n_452 : STD_LOGIC;
  signal gfx_inst_n_453 : STD_LOGIC;
  signal gfx_inst_n_470 : STD_LOGIC;
  signal gfx_inst_n_471 : STD_LOGIC;
  signal gfx_inst_n_472 : STD_LOGIC;
  signal gfx_inst_n_489 : STD_LOGIC;
  signal gfx_inst_n_490 : STD_LOGIC;
  signal gfx_inst_n_491 : STD_LOGIC;
  signal gfx_inst_n_492 : STD_LOGIC;
  signal gfx_inst_n_509 : STD_LOGIC;
  signal gfx_inst_n_51 : STD_LOGIC;
  signal gfx_inst_n_510 : STD_LOGIC;
  signal gfx_inst_n_511 : STD_LOGIC;
  signal gfx_inst_n_52 : STD_LOGIC;
  signal gfx_inst_n_528 : STD_LOGIC;
  signal gfx_inst_n_529 : STD_LOGIC;
  signal gfx_inst_n_53 : STD_LOGIC;
  signal gfx_inst_n_530 : STD_LOGIC;
  signal gfx_inst_n_531 : STD_LOGIC;
  signal gfx_inst_n_54 : STD_LOGIC;
  signal gfx_inst_n_548 : STD_LOGIC;
  signal gfx_inst_n_549 : STD_LOGIC;
  signal gfx_inst_n_55 : STD_LOGIC;
  signal gfx_inst_n_550 : STD_LOGIC;
  signal gfx_inst_n_56 : STD_LOGIC;
  signal gfx_inst_n_567 : STD_LOGIC;
  signal gfx_inst_n_568 : STD_LOGIC;
  signal gfx_inst_n_569 : STD_LOGIC;
  signal gfx_inst_n_57 : STD_LOGIC;
  signal gfx_inst_n_570 : STD_LOGIC;
  signal gfx_inst_n_58 : STD_LOGIC;
  signal gfx_inst_n_587 : STD_LOGIC;
  signal gfx_inst_n_588 : STD_LOGIC;
  signal gfx_inst_n_589 : STD_LOGIC;
  signal gfx_inst_n_59 : STD_LOGIC;
  signal gfx_inst_n_60 : STD_LOGIC;
  signal gfx_inst_n_606 : STD_LOGIC;
  signal gfx_inst_n_607 : STD_LOGIC;
  signal gfx_inst_n_608 : STD_LOGIC;
  signal gfx_inst_n_609 : STD_LOGIC;
  signal gfx_inst_n_61 : STD_LOGIC;
  signal gfx_inst_n_62 : STD_LOGIC;
  signal gfx_inst_n_626 : STD_LOGIC;
  signal gfx_inst_n_627 : STD_LOGIC;
  signal gfx_inst_n_628 : STD_LOGIC;
  signal gfx_inst_n_63 : STD_LOGIC;
  signal gfx_inst_n_64 : STD_LOGIC;
  signal gfx_inst_n_645 : STD_LOGIC;
  signal gfx_inst_n_646 : STD_LOGIC;
  signal gfx_inst_n_647 : STD_LOGIC;
  signal gfx_inst_n_648 : STD_LOGIC;
  signal gfx_inst_n_65 : STD_LOGIC;
  signal gfx_inst_n_66 : STD_LOGIC;
  signal gfx_inst_n_665 : STD_LOGIC;
  signal gfx_inst_n_666 : STD_LOGIC;
  signal gfx_inst_n_667 : STD_LOGIC;
  signal gfx_inst_n_684 : STD_LOGIC;
  signal gfx_inst_n_685 : STD_LOGIC;
  signal gfx_inst_n_686 : STD_LOGIC;
  signal gfx_inst_n_687 : STD_LOGIC;
  signal gfx_inst_n_704 : STD_LOGIC;
  signal gfx_inst_n_705 : STD_LOGIC;
  signal gfx_inst_n_706 : STD_LOGIC;
  signal gfx_inst_n_723 : STD_LOGIC;
  signal gfx_inst_n_724 : STD_LOGIC;
  signal gfx_inst_n_725 : STD_LOGIC;
  signal gfx_inst_n_726 : STD_LOGIC;
  signal gfx_inst_n_743 : STD_LOGIC;
  signal gfx_inst_n_744 : STD_LOGIC;
  signal gfx_inst_n_745 : STD_LOGIC;
  signal gfx_inst_n_762 : STD_LOGIC;
  signal gfx_inst_n_763 : STD_LOGIC;
  signal gfx_inst_n_764 : STD_LOGIC;
  signal gfx_inst_n_765 : STD_LOGIC;
  signal gfx_inst_n_766 : STD_LOGIC;
  signal gfx_inst_n_767 : STD_LOGIC;
  signal gfx_inst_n_771 : STD_LOGIC;
  signal gfx_inst_n_772 : STD_LOGIC;
  signal gfx_inst_n_776 : STD_LOGIC;
  signal gfx_inst_n_781 : STD_LOGIC;
  signal gfx_inst_n_790 : STD_LOGIC;
  signal gfx_inst_n_791 : STD_LOGIC;
  signal gfx_inst_n_792 : STD_LOGIC;
  signal gfx_inst_n_793 : STD_LOGIC;
  signal gfx_inst_n_794 : STD_LOGIC;
  signal gfx_inst_n_795 : STD_LOGIC;
  signal gfx_inst_n_796 : STD_LOGIC;
  signal gfx_inst_n_797 : STD_LOGIC;
  signal gfx_inst_n_798 : STD_LOGIC;
  signal gfx_inst_n_799 : STD_LOGIC;
  signal gfx_inst_n_800 : STD_LOGIC;
  signal gfx_inst_n_801 : STD_LOGIC;
  signal gfx_inst_n_802 : STD_LOGIC;
  signal gfx_inst_n_814 : STD_LOGIC;
  signal gfx_inst_n_815 : STD_LOGIC;
  signal gfx_inst_n_816 : STD_LOGIC;
  signal gfx_inst_n_817 : STD_LOGIC;
  signal gfx_inst_n_818 : STD_LOGIC;
  signal gfx_inst_n_819 : STD_LOGIC;
  signal gfx_inst_n_820 : STD_LOGIC;
  signal gfx_inst_n_821 : STD_LOGIC;
  signal gfx_inst_n_823 : STD_LOGIC;
  signal gfx_inst_n_824 : STD_LOGIC;
  signal gfx_inst_n_825 : STD_LOGIC;
  signal gfx_inst_n_826 : STD_LOGIC;
  signal gfx_inst_n_838 : STD_LOGIC;
  signal gfx_inst_n_839 : STD_LOGIC;
  signal gfx_inst_n_840 : STD_LOGIC;
  signal gfx_inst_n_841 : STD_LOGIC;
  signal gfx_inst_n_842 : STD_LOGIC;
  signal gfx_inst_n_843 : STD_LOGIC;
  signal gfx_inst_n_844 : STD_LOGIC;
  signal gfx_inst_n_845 : STD_LOGIC;
  signal gfx_inst_n_847 : STD_LOGIC;
  signal gfx_inst_n_848 : STD_LOGIC;
  signal gfx_inst_n_849 : STD_LOGIC;
  signal gfx_inst_n_85 : STD_LOGIC;
  signal gfx_inst_n_850 : STD_LOGIC;
  signal gfx_inst_n_86 : STD_LOGIC;
  signal gfx_inst_n_862 : STD_LOGIC;
  signal gfx_inst_n_863 : STD_LOGIC;
  signal gfx_inst_n_864 : STD_LOGIC;
  signal gfx_inst_n_865 : STD_LOGIC;
  signal gfx_inst_n_866 : STD_LOGIC;
  signal gfx_inst_n_867 : STD_LOGIC;
  signal gfx_inst_n_868 : STD_LOGIC;
  signal gfx_inst_n_869 : STD_LOGIC;
  signal gfx_inst_n_87 : STD_LOGIC;
  signal gfx_inst_n_871 : STD_LOGIC;
  signal gfx_inst_n_872 : STD_LOGIC;
  signal gfx_inst_n_873 : STD_LOGIC;
  signal gfx_inst_n_874 : STD_LOGIC;
  signal gfx_inst_n_88 : STD_LOGIC;
  signal gfx_inst_n_886 : STD_LOGIC;
  signal gfx_inst_n_887 : STD_LOGIC;
  signal gfx_inst_n_888 : STD_LOGIC;
  signal gfx_inst_n_889 : STD_LOGIC;
  signal gfx_inst_n_89 : STD_LOGIC;
  signal gfx_inst_n_890 : STD_LOGIC;
  signal gfx_inst_n_891 : STD_LOGIC;
  signal gfx_inst_n_892 : STD_LOGIC;
  signal gfx_inst_n_893 : STD_LOGIC;
  signal gfx_inst_n_895 : STD_LOGIC;
  signal gfx_inst_n_896 : STD_LOGIC;
  signal gfx_inst_n_897 : STD_LOGIC;
  signal gfx_inst_n_898 : STD_LOGIC;
  signal gfx_inst_n_90 : STD_LOGIC;
  signal gfx_inst_n_91 : STD_LOGIC;
  signal gfx_inst_n_910 : STD_LOGIC;
  signal gfx_inst_n_911 : STD_LOGIC;
  signal gfx_inst_n_912 : STD_LOGIC;
  signal gfx_inst_n_913 : STD_LOGIC;
  signal gfx_inst_n_914 : STD_LOGIC;
  signal gfx_inst_n_915 : STD_LOGIC;
  signal gfx_inst_n_916 : STD_LOGIC;
  signal gfx_inst_n_917 : STD_LOGIC;
  signal gfx_inst_n_919 : STD_LOGIC;
  signal gfx_inst_n_92 : STD_LOGIC;
  signal gfx_inst_n_920 : STD_LOGIC;
  signal gfx_inst_n_921 : STD_LOGIC;
  signal gfx_inst_n_922 : STD_LOGIC;
  signal gfx_inst_n_923 : STD_LOGIC;
  signal gfx_inst_n_924 : STD_LOGIC;
  signal gfx_inst_n_925 : STD_LOGIC;
  signal gfx_inst_n_926 : STD_LOGIC;
  signal gfx_inst_n_927 : STD_LOGIC;
  signal gfx_inst_n_928 : STD_LOGIC;
  signal gfx_inst_n_929 : STD_LOGIC;
  signal gfx_inst_n_93 : STD_LOGIC;
  signal gfx_inst_n_930 : STD_LOGIC;
  signal gfx_inst_n_931 : STD_LOGIC;
  signal gfx_inst_n_932 : STD_LOGIC;
  signal gfx_inst_n_933 : STD_LOGIC;
  signal gfx_inst_n_934 : STD_LOGIC;
  signal gfx_inst_n_935 : STD_LOGIC;
  signal gfx_inst_n_936 : STD_LOGIC;
  signal gfx_inst_n_937 : STD_LOGIC;
  signal gfx_inst_n_938 : STD_LOGIC;
  signal gfx_inst_n_939 : STD_LOGIC;
  signal gfx_inst_n_94 : STD_LOGIC;
  signal gfx_inst_n_940 : STD_LOGIC;
  signal gfx_inst_n_941 : STD_LOGIC;
  signal gfx_inst_n_943 : STD_LOGIC;
  signal gfx_inst_n_944 : STD_LOGIC;
  signal gfx_inst_n_945 : STD_LOGIC;
  signal gfx_inst_n_946 : STD_LOGIC;
  signal gfx_inst_n_947 : STD_LOGIC;
  signal gfx_inst_n_948 : STD_LOGIC;
  signal gfx_inst_n_949 : STD_LOGIC;
  signal gfx_inst_n_95 : STD_LOGIC;
  signal gfx_inst_n_950 : STD_LOGIC;
  signal gfx_inst_n_951 : STD_LOGIC;
  signal gfx_inst_n_952 : STD_LOGIC;
  signal gfx_inst_n_953 : STD_LOGIC;
  signal gfx_inst_n_954 : STD_LOGIC;
  signal gfx_inst_n_955 : STD_LOGIC;
  signal gfx_inst_n_956 : STD_LOGIC;
  signal gfx_inst_n_957 : STD_LOGIC;
  signal gfx_inst_n_958 : STD_LOGIC;
  signal gfx_inst_n_959 : STD_LOGIC;
  signal gfx_inst_n_96 : STD_LOGIC;
  signal gfx_inst_n_960 : STD_LOGIC;
  signal gfx_inst_n_961 : STD_LOGIC;
  signal gfx_inst_n_962 : STD_LOGIC;
  signal gfx_inst_n_963 : STD_LOGIC;
  signal gfx_inst_n_964 : STD_LOGIC;
  signal gfx_inst_n_965 : STD_LOGIC;
  signal gfx_inst_n_967 : STD_LOGIC;
  signal gfx_inst_n_968 : STD_LOGIC;
  signal gfx_inst_n_969 : STD_LOGIC;
  signal gfx_inst_n_97 : STD_LOGIC;
  signal gfx_inst_n_970 : STD_LOGIC;
  signal gfx_inst_n_971 : STD_LOGIC;
  signal gfx_inst_n_972 : STD_LOGIC;
  signal gfx_inst_n_973 : STD_LOGIC;
  signal gfx_inst_n_974 : STD_LOGIC;
  signal gfx_inst_n_975 : STD_LOGIC;
  signal gfx_inst_n_976 : STD_LOGIC;
  signal gfx_inst_n_977 : STD_LOGIC;
  signal gfx_inst_n_978 : STD_LOGIC;
  signal gfx_inst_n_979 : STD_LOGIC;
  signal gfx_inst_n_98 : STD_LOGIC;
  signal gfx_inst_n_980 : STD_LOGIC;
  signal gfx_inst_n_981 : STD_LOGIC;
  signal gfx_inst_n_982 : STD_LOGIC;
  signal gfx_inst_n_983 : STD_LOGIC;
  signal gfx_inst_n_984 : STD_LOGIC;
  signal gfx_inst_n_985 : STD_LOGIC;
  signal gfx_inst_n_986 : STD_LOGIC;
  signal gfx_inst_n_987 : STD_LOGIC;
  signal gfx_inst_n_988 : STD_LOGIC;
  signal gfx_inst_n_989 : STD_LOGIC;
  signal gfx_inst_n_99 : STD_LOGIC;
  signal gfx_inst_n_991 : STD_LOGIC;
  signal gfx_inst_n_992 : STD_LOGIC;
  signal gfx_inst_n_993 : STD_LOGIC;
  signal gfx_inst_n_994 : STD_LOGIC;
  signal gfx_inst_n_995 : STD_LOGIC;
  signal gfx_inst_n_996 : STD_LOGIC;
  signal gfx_inst_n_997 : STD_LOGIC;
  signal gfx_inst_n_998 : STD_LOGIC;
  signal gfx_inst_n_999 : STD_LOGIC;
  signal green : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \id/sel0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal life_control : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \notcollision[1]_i_18__0__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_18__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_19__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_19__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_19_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_20__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_20__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_20_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_21__0__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_21__1__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_21__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_22__3_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_2_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_44__0__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_44__2_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_45__0_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_45__1_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_45_n_0\ : STD_LOGIC;
  signal \notcollision[1]_i_46__3_n_0\ : STD_LOGIC;
  signal \notcollision_i_15__0__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_15__1__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_15__2__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_15__3__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_15__8_n_0\ : STD_LOGIC;
  signal \notcollision_i_16__0__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_16__1__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_16__2__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_16__3__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_16__8_n_0\ : STD_LOGIC;
  signal \notcollision_i_17__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_17__1_n_0\ : STD_LOGIC;
  signal \notcollision_i_17__2_n_0\ : STD_LOGIC;
  signal \notcollision_i_17__3_n_0\ : STD_LOGIC;
  signal notcollision_i_17_n_0 : STD_LOGIC;
  signal \notcollision_i_18__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_18__10_n_0\ : STD_LOGIC;
  signal \notcollision_i_18__11_n_0\ : STD_LOGIC;
  signal \notcollision_i_18__12_n_0\ : STD_LOGIC;
  signal \notcollision_i_18__1_n_0\ : STD_LOGIC;
  signal \notcollision_i_18__2_n_0\ : STD_LOGIC;
  signal \notcollision_i_18__3_n_0\ : STD_LOGIC;
  signal \notcollision_i_18__4_n_0\ : STD_LOGIC;
  signal \notcollision_i_18__5_n_0\ : STD_LOGIC;
  signal \notcollision_i_18__6_n_0\ : STD_LOGIC;
  signal \notcollision_i_18__7_n_0\ : STD_LOGIC;
  signal \notcollision_i_18__8_n_0\ : STD_LOGIC;
  signal \notcollision_i_18__9_n_0\ : STD_LOGIC;
  signal notcollision_i_18_n_0 : STD_LOGIC;
  signal \notcollision_i_19__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_19__1_n_0\ : STD_LOGIC;
  signal \notcollision_i_19__2_n_0\ : STD_LOGIC;
  signal \notcollision_i_19__3_n_0\ : STD_LOGIC;
  signal \notcollision_i_19__4_n_0\ : STD_LOGIC;
  signal \notcollision_i_19__5_n_0\ : STD_LOGIC;
  signal \notcollision_i_19__6_n_0\ : STD_LOGIC;
  signal \notcollision_i_19__7_n_0\ : STD_LOGIC;
  signal notcollision_i_19_n_0 : STD_LOGIC;
  signal \notcollision_i_20__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_20__1_n_0\ : STD_LOGIC;
  signal \notcollision_i_20__2_n_0\ : STD_LOGIC;
  signal \notcollision_i_20__3_n_0\ : STD_LOGIC;
  signal \notcollision_i_20__4_n_0\ : STD_LOGIC;
  signal \notcollision_i_20__5_n_0\ : STD_LOGIC;
  signal \notcollision_i_20__6_n_0\ : STD_LOGIC;
  signal \notcollision_i_20__7_n_0\ : STD_LOGIC;
  signal notcollision_i_20_n_0 : STD_LOGIC;
  signal \notcollision_i_21__0__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_21__1__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_21__2__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_21__3__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_21__4__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_21__4_n_0\ : STD_LOGIC;
  signal \notcollision_i_21__5_n_0\ : STD_LOGIC;
  signal \notcollision_i_21__6_n_0\ : STD_LOGIC;
  signal \notcollision_i_21__7_n_0\ : STD_LOGIC;
  signal \notcollision_i_31__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_31__1_n_0\ : STD_LOGIC;
  signal \notcollision_i_31__2_n_0\ : STD_LOGIC;
  signal \notcollision_i_31__3_n_0\ : STD_LOGIC;
  signal notcollision_i_31_n_0 : STD_LOGIC;
  signal \notcollision_i_34__0__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_34__1__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_34__2__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_34__3__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_34__8_n_0\ : STD_LOGIC;
  signal \notcollision_i_35__0__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_35__1__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_35__2__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_35__3__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_35__8_n_0\ : STD_LOGIC;
  signal \notcollision_i_41__0__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_41__1__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_41__2__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_41__3__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_41__4__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_41__4_n_0\ : STD_LOGIC;
  signal \notcollision_i_41__5_n_0\ : STD_LOGIC;
  signal \notcollision_i_41__6_n_0\ : STD_LOGIC;
  signal \notcollision_i_41__7_n_0\ : STD_LOGIC;
  signal \notcollision_i_44__0__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_44__1__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_44__2__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_44__3__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_44__4__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_44__4_n_0\ : STD_LOGIC;
  signal \notcollision_i_44__5_n_0\ : STD_LOGIC;
  signal \notcollision_i_44__6_n_0\ : STD_LOGIC;
  signal \notcollision_i_44__7_n_0\ : STD_LOGIC;
  signal \notcollision_i_45__0_n_0\ : STD_LOGIC;
  signal \notcollision_i_45__1_n_0\ : STD_LOGIC;
  signal \notcollision_i_45__2_n_0\ : STD_LOGIC;
  signal \notcollision_i_45__3_n_0\ : STD_LOGIC;
  signal \notcollision_i_45__4_n_0\ : STD_LOGIC;
  signal \notcollision_i_45__5_n_0\ : STD_LOGIC;
  signal \notcollision_i_45__6_n_0\ : STD_LOGIC;
  signal \notcollision_i_45__7_n_0\ : STD_LOGIC;
  signal notcollision_i_45_n_0 : STD_LOGIC;
  signal \^o_de0_inferred__0/i__carry__0\ : STD_LOGIC;
  signal o_tmds0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \o_tmds[5]_i_8_n_0\ : STD_LOGIC;
  signal p_0_in26_in : STD_LOGIC;
  signal p_0_in28_in : STD_LOGIC;
  signal p_0_in30_in : STD_LOGIC;
  signal p_0_in33_in : STD_LOGIC;
  signal p_0_in35_in : STD_LOGIC;
  signal p_0_in37_in : STD_LOGIC;
  signal p_0_in39_in : STD_LOGIC;
  signal p_0_in42_in : STD_LOGIC;
  signal p_0_in44_in : STD_LOGIC;
  signal p_0_in46_in : STD_LOGIC;
  signal p_0_in48_in : STD_LOGIC;
  signal p_0_in50_in : STD_LOGIC;
  signal p_0_in52_in : STD_LOGIC;
  signal p_0_in54_in : STD_LOGIC;
  signal p_0_in56_in : STD_LOGIC;
  signal p_0_in65_in : STD_LOGIC;
  signal pix_clk : STD_LOGIC;
  signal pix_clk_5x : STD_LOGIC;
  signal \player/sel0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \player_projectile/finish\ : STD_LOGIC;
  signal red : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal shoot_e1_x : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal shoot_e1_y : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sprite_e1_x : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sprite_e3_x : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sprite_e5_x : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sprite_green_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sprite_p1_x : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sprite_red_clear : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sprite_red_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sprite_shoot_x_e1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sprite_shoot_x_e3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sprite_shoot_x_e5 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sprite_shoot_x_stage2_e2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sprite_shoot_x_stage2_e4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sprite_shoot_x_stage2_e6 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sprite_shoot_x_stage2_e8 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sprite_shoot_x_stage3_e1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sprite_shoot_x_stage3_e3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sprite_shoot_x_stage3_e5 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sprite_shoot_y_e1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sprite_shoot_y_e3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sprite_shoot_y_e5 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sprite_shoot_y_stage2_e2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sprite_shoot_y_stage2_e4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sprite_shoot_y_stage2_e6 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sprite_shoot_y_stage2_e8 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sprite_shoot_y_stage3_e1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sprite_shoot_y_stage3_e3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sprite_shoot_y_stage3_e5 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sprite_stage2_e2_x : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sprite_stage2_e4_x : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sprite_stage2_e6_x : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sprite_stage2_e8_x : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sprite_stage3_e1_x : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sprite_stage3_e3_x : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sprite_stage3_e5_x : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sprite_x[15]_i_11_n_0\ : STD_LOGIC;
  signal \sprite_x[15]_i_7_n_0\ : STD_LOGIC;
  signal \sprite_x[15]_i_8_n_0\ : STD_LOGIC;
  signal \stage2_enemy1/notcollision\ : STD_LOGIC;
  signal \stage2_enemy1/sprite_hit_x2\ : STD_LOGIC;
  signal \stage2_enemy1/sprite_render_y00_out\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \stage2_enemy2/notcollision\ : STD_LOGIC;
  signal \stage2_enemy2/sprite_hit_x2\ : STD_LOGIC;
  signal \stage2_enemy2/sprite_render_y00_out\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \stage2_enemy3/notcollision\ : STD_LOGIC;
  signal \stage2_enemy3/sprite_hit_x2\ : STD_LOGIC;
  signal \stage2_enemy3/sprite_render_y00_out\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \stage2_enemy4/notcollision\ : STD_LOGIC;
  signal \stage2_enemy4/sprite_hit_x2\ : STD_LOGIC;
  signal \stage2_enemy4/sprite_render_y00_out\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \stage2_enemy5/notcollision\ : STD_LOGIC;
  signal \stage2_enemy5/sprite_hit_x2\ : STD_LOGIC;
  signal \stage2_enemy5/sprite_render_y00_out\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \stage2_enemy6/notcollision\ : STD_LOGIC;
  signal \stage2_enemy6/sprite_hit_x2\ : STD_LOGIC;
  signal \stage2_enemy6/sprite_render_y00_out\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \stage2_enemy7/notcollision\ : STD_LOGIC;
  signal \stage2_enemy7/sprite_hit_x2\ : STD_LOGIC;
  signal \stage2_enemy7/sprite_render_y00_out\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \stage2_enemy8/notcollision\ : STD_LOGIC;
  signal \stage2_enemy8/sprite_hit_x2\ : STD_LOGIC;
  signal \stage2_enemy8/sprite_render_y00_out\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \stage2_enemy9/notcollision\ : STD_LOGIC;
  signal \stage2_enemy9/sprite_hit_x2\ : STD_LOGIC;
  signal \stage2_enemy9/sprite_render_y00_out\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \stage3_enemy1/sprite_hit_x3\ : STD_LOGIC;
  signal \stage3_enemy1/sprite_render_y00_out\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \stage3_enemy2/sprite_hit_x3\ : STD_LOGIC;
  signal \stage3_enemy2/sprite_render_y00_out\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \stage3_enemy3/sprite_hit_y34_in\ : STD_LOGIC;
  signal \stage3_enemy3/sprite_render_y00_out\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \stage3_enemy4/sprite_hit_x3\ : STD_LOGIC;
  signal \stage3_enemy4/sprite_render_y00_out\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \stage3_enemy5/notcollision_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \stage3_enemy5/sprite_hit_x3\ : STD_LOGIC;
  signal \stage3_enemy5/sprite_render_y00_out\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal sx : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sy : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmds_ch0_serial : STD_LOGIC;
  signal tmds_ch1_serial : STD_LOGIC;
  signal tmds_ch2_serial : STD_LOGIC;
  signal tmds_chc_serial : STD_LOGIC;
  signal v_sync : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bias[3]_i_1317\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \bias[3]_i_1320\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \bias[3]_i_1327\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \bias[3]_i_1328\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \bias[3]_i_1332\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \bias[3]_i_1335\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \bias[3]_i_1336\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \bias[3]_i_1342\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \bias[3]_i_1343\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \bias[3]_i_1344\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \bias[3]_i_1345\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \bias[3]_i_1366\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \bias[3]_i_1368\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \bias[3]_i_1376\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \bias[3]_i_2115\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \bias[3]_i_2781\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \bias[3]_i_553\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \bias[3]_i_572\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \bias[3]_i_808\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \bias[3]_i_856\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \bias[3]_i_957\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \bias[4]_i_36__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \bias[4]_i_49__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \bias[4]_i_51__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of g0_b0_i_1 : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of g0_b0_i_2 : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of g0_b0_i_3 : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \life_control[2]_i_65\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \notcollision[1]_i_2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \o_tmds[5]_i_8\ : label is "soft_lutpair232";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of tmds_buf_ch0 : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of tmds_buf_ch0 : label is "DONT_CARE";
  attribute BOX_TYPE of tmds_buf_ch1 : label is "PRIMITIVE";
  attribute CAPACITANCE of tmds_buf_ch1 : label is "DONT_CARE";
  attribute BOX_TYPE of tmds_buf_ch2 : label is "PRIMITIVE";
  attribute CAPACITANCE of tmds_buf_ch2 : label is "DONT_CARE";
  attribute BOX_TYPE of tmds_buf_chc : label is "PRIMITIVE";
  attribute CAPACITANCE of tmds_buf_chc : label is "DONT_CARE";
begin
  \o_de0_inferred__0/i__carry__0\ <= \^o_de0_inferred__0/i__carry__0\;
HDMI_out: entity work.design_1_HDMI_TOP_0_0_HDMI_generator
     port map (
      D(1) => display_timings_inst_n_68,
      D(0) => display_timings_inst_n_69,
      Q(3 downto 0) => bias(4 downto 1),
      RST_BTN => RST_BTN,
      SR(0) => display_timings_inst_n_342,
      \bias_reg[1]\ => HDMI_out_n_50,
      \bias_reg[2]\ => HDMI_out_n_11,
      \bias_reg[2]_0\ => HDMI_out_n_45,
      \bias_reg[2]_1\ => HDMI_out_n_46,
      \bias_reg[2]_2\ => HDMI_out_n_48,
      \bias_reg[2]_3\ => HDMI_out_n_49,
      \bias_reg[2]_4\ => HDMI_out_n_51,
      \bias_reg[2]_5\ => HDMI_out_n_52,
      \bias_reg[4]\ => HDMI_out_n_1,
      \bias_reg[4]_0\ => HDMI_out_n_3,
      \bias_reg[4]_1\ => HDMI_out_n_8,
      \bias_reg[4]_2\ => HDMI_out_n_9,
      \bias_reg[4]_3\ => HDMI_out_n_47,
      \bias_reg[4]_4\ => display_timings_inst_n_70,
      \bias_reg[4]_5\ => display_timings_inst_n_338,
      blue(1) => blue(4),
      blue(0) => blue(1),
      green(1 downto 0) => green(1 downto 0),
      i_rst_oserdes => led,
      o_clk_1x => pix_clk,
      o_clk_5x => pix_clk_5x,
      o_data => tmds_ch0_serial,
      o_rst_reg => tmds_chc_serial,
      \o_sx_reg[3]_rep__1\ => HDMI_out_n_10,
      \o_sx_reg[4]_rep__0\ => HDMI_out_n_2,
      \o_sy_reg[3]\ => HDMI_out_n_12,
      \o_sy_reg[3]_0\ => HDMI_out_n_13,
      \o_sy_reg[3]_1\ => HDMI_out_n_14,
      \o_sy_reg[3]_10\ => HDMI_out_n_23,
      \o_sy_reg[3]_11\ => HDMI_out_n_24,
      \o_sy_reg[3]_12\ => HDMI_out_n_31,
      \o_sy_reg[3]_13\ => HDMI_out_n_32,
      \o_sy_reg[3]_14\ => HDMI_out_n_34,
      \o_sy_reg[3]_15\ => HDMI_out_n_36,
      \o_sy_reg[3]_16\ => HDMI_out_n_37,
      \o_sy_reg[3]_17\ => HDMI_out_n_39,
      \o_sy_reg[3]_2\ => HDMI_out_n_15,
      \o_sy_reg[3]_3\ => HDMI_out_n_16,
      \o_sy_reg[3]_4\ => HDMI_out_n_17,
      \o_sy_reg[3]_5\ => HDMI_out_n_18,
      \o_sy_reg[3]_6\ => HDMI_out_n_19,
      \o_sy_reg[3]_7\ => HDMI_out_n_20,
      \o_sy_reg[3]_8\ => HDMI_out_n_21,
      \o_sy_reg[3]_9\ => HDMI_out_n_22,
      \o_sy_reg[4]\ => HDMI_out_n_25,
      \o_sy_reg[4]_0\ => HDMI_out_n_26,
      \o_sy_reg[4]_1\ => HDMI_out_n_27,
      \o_sy_reg[4]_10\ => HDMI_out_n_42,
      \o_sy_reg[4]_11\ => HDMI_out_n_43,
      \o_sy_reg[4]_2\ => HDMI_out_n_28,
      \o_sy_reg[4]_3\ => HDMI_out_n_29,
      \o_sy_reg[4]_4\ => HDMI_out_n_30,
      \o_sy_reg[4]_5\ => HDMI_out_n_33,
      \o_sy_reg[4]_6\ => HDMI_out_n_35,
      \o_sy_reg[4]_7\ => HDMI_out_n_38,
      \o_sy_reg[4]_8\ => HDMI_out_n_40,
      \o_sy_reg[4]_9\ => HDMI_out_n_41,
      o_tmds0_in(6 downto 2) => o_tmds0_in(8 downto 4),
      o_tmds0_in(1) => o_tmds0_in(2),
      o_tmds0_in(0) => o_tmds0_in(0),
      \o_tmds_reg[0]\ => tmds_ch1_serial,
      \o_tmds_reg[0]_0\ => tmds_ch2_serial,
      \o_tmds_reg[0]_1\ => display_timings_inst_n_20,
      \o_tmds_reg[0]_2\ => display_timings_inst_n_24,
      \o_tmds_reg[2]\ => display_timings_inst_n_21,
      \o_tmds_reg[2]_0\ => \^o_de0_inferred__0/i__carry__0\,
      \o_tmds_reg[5]\ => display_timings_inst_n_19,
      \o_tmds_reg[5]_0\ => display_timings_inst_n_27,
      \o_tmds_reg[6]\ => display_timings_inst_n_18,
      \o_tmds_reg[6]_0\ => display_timings_inst_n_28,
      \o_tmds_reg[8]\ => display_timings_inst_n_328,
      \o_tmds_reg[8]_0\ => display_timings_inst_n_341,
      \o_tmds_reg[9]\ => display_timings_inst_n_336,
      \o_tmds_reg[9]_0\ => display_timings_inst_n_15,
      \o_tmds_reg[9]_1\ => display_timings_inst_n_340,
      red(1 downto 0) => red(1 downto 0),
      sel0(3 downto 0) => \player/sel0\(3 downto 0),
      sprite_render_y00_out(3 downto 0) => \enemy2/sprite_render_y00_out\(5 downto 2),
      sprite_render_y00_out_0(3 downto 0) => \enemy3/sprite_render_y00_out\(5 downto 2),
      sprite_render_y00_out_1(3 downto 0) => \enemy4/sprite_render_y00_out\(5 downto 2),
      sprite_render_y00_out_10(3 downto 0) => \stage2_enemy8/sprite_render_y00_out\(5 downto 2),
      sprite_render_y00_out_11(3 downto 0) => \stage2_enemy9/sprite_render_y00_out\(5 downto 2),
      sprite_render_y00_out_12(3 downto 0) => \stage3_enemy1/sprite_render_y00_out\(5 downto 2),
      sprite_render_y00_out_13(3 downto 0) => \stage3_enemy2/sprite_render_y00_out\(5 downto 2),
      sprite_render_y00_out_14(3 downto 0) => \stage3_enemy3/sprite_render_y00_out\(5 downto 2),
      sprite_render_y00_out_15(3 downto 0) => \stage3_enemy4/sprite_render_y00_out\(5 downto 2),
      sprite_render_y00_out_16(3 downto 0) => \stage3_enemy5/sprite_render_y00_out\(5 downto 2),
      sprite_render_y00_out_2(3 downto 0) => \enemy5/sprite_render_y00_out\(5 downto 2),
      sprite_render_y00_out_3(3 downto 0) => \stage2_enemy1/sprite_render_y00_out\(5 downto 2),
      sprite_render_y00_out_4(3 downto 0) => \stage2_enemy2/sprite_render_y00_out\(5 downto 2),
      sprite_render_y00_out_5(3 downto 0) => \stage2_enemy3/sprite_render_y00_out\(5 downto 2),
      sprite_render_y00_out_6(3 downto 0) => \stage2_enemy4/sprite_render_y00_out\(5 downto 2),
      sprite_render_y00_out_7(3 downto 0) => \stage2_enemy5/sprite_render_y00_out\(5 downto 2),
      sprite_render_y00_out_8(3 downto 0) => \stage2_enemy6/sprite_render_y00_out\(5 downto 2),
      sprite_render_y00_out_9(3 downto 0) => \stage2_enemy7/sprite_render_y00_out\(5 downto 2),
      sw(1 downto 0) => sw(1 downto 0),
      sw_1_sp_1 => HDMI_out_n_44
    );
\bias[3]_i_1082\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA8880"
    )
        port map (
      I0 => display_timings_inst_n_29,
      I1 => sy(2),
      I2 => display_timings_inst_n_54,
      I3 => display_timings_inst_n_55,
      I4 => sy(4),
      I5 => sy(3),
      O => \bias[3]_i_1082_n_0\
    );
\bias[3]_i_1084\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sy(4),
      I1 => sy(3),
      I2 => sy(2),
      I3 => display_timings_inst_n_54,
      I4 => display_timings_inst_n_55,
      I5 => display_timings_inst_n_29,
      O => \bias[3]_i_1084_n_0\
    );
\bias[3]_i_1317\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sx(1),
      I1 => display_timings_inst_n_48,
      I2 => sx(2),
      O => \bias[3]_i_1317_n_0\
    );
\bias[3]_i_1319\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sy(2),
      I1 => sy(3),
      O => \bias[3]_i_1319_n_0\
    );
\bias[3]_i_1320\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sx(11),
      I1 => sx(14),
      I2 => sx(9),
      I3 => sx(12),
      O => \bias[3]_i_1320_n_0\
    );
\bias[3]_i_1326\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"34000000CC080004"
    )
        port map (
      I0 => display_timings_inst_n_51,
      I1 => display_timings_inst_n_53,
      I2 => display_timings_inst_n_50,
      I3 => display_timings_inst_n_31,
      I4 => sx(2),
      I5 => display_timings_inst_n_52,
      O => \bias[3]_i_1326_n_0\
    );
\bias[3]_i_1327\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => display_timings_inst_n_50,
      I1 => sx(2),
      I2 => display_timings_inst_n_51,
      I3 => display_timings_inst_n_52,
      O => \bias[3]_i_1327_n_0\
    );
\bias[3]_i_1328\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57003001"
    )
        port map (
      I0 => display_timings_inst_n_52,
      I1 => display_timings_inst_n_50,
      I2 => display_timings_inst_n_51,
      I3 => sx(2),
      I4 => display_timings_inst_n_31,
      O => \bias[3]_i_1328_n_0\
    );
\bias[3]_i_1329\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"066000602AA200A2"
    )
        port map (
      I0 => display_timings_inst_n_53,
      I1 => display_timings_inst_n_50,
      I2 => display_timings_inst_n_51,
      I3 => display_timings_inst_n_31,
      I4 => sx(2),
      I5 => display_timings_inst_n_52,
      O => \bias[3]_i_1329_n_0\
    );
\bias[3]_i_1330\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"066000602AAA00AA"
    )
        port map (
      I0 => display_timings_inst_n_53,
      I1 => display_timings_inst_n_50,
      I2 => display_timings_inst_n_51,
      I3 => display_timings_inst_n_31,
      I4 => sx(2),
      I5 => display_timings_inst_n_52,
      O => \bias[3]_i_1330_n_0\
    );
\bias[3]_i_1331\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"466000602AA00080"
    )
        port map (
      I0 => display_timings_inst_n_53,
      I1 => display_timings_inst_n_50,
      I2 => display_timings_inst_n_51,
      I3 => display_timings_inst_n_31,
      I4 => sx(2),
      I5 => display_timings_inst_n_52,
      O => \bias[3]_i_1331_n_0\
    );
\bias[3]_i_1332\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55003001"
    )
        port map (
      I0 => display_timings_inst_n_52,
      I1 => display_timings_inst_n_50,
      I2 => display_timings_inst_n_51,
      I3 => sx(2),
      I4 => display_timings_inst_n_31,
      O => \bias[3]_i_1332_n_0\
    );
\bias[3]_i_1335\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => display_timings_inst_n_50,
      I1 => display_timings_inst_n_31,
      I2 => sx(2),
      I3 => display_timings_inst_n_52,
      O => \bias[3]_i_1335_n_0\
    );
\bias[3]_i_1336\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57001001"
    )
        port map (
      I0 => display_timings_inst_n_52,
      I1 => display_timings_inst_n_50,
      I2 => display_timings_inst_n_51,
      I3 => sx(2),
      I4 => display_timings_inst_n_31,
      O => \bias[3]_i_1336_n_0\
    );
\bias[3]_i_1342\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => sy(3),
      I1 => display_timings_inst_n_57,
      I2 => sy(2),
      I3 => sy(4),
      O => \bias[3]_i_1342_n_0\
    );
\bias[3]_i_1343\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => sy(4),
      I1 => sy(2),
      I2 => display_timings_inst_n_57,
      I3 => sy(3),
      I4 => display_timings_inst_n_29,
      O => \bias[3]_i_1343_n_0\
    );
\bias[3]_i_1344\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => sy(2),
      I1 => display_timings_inst_n_57,
      I2 => sy(3),
      O => \bias[3]_i_1344_n_0\
    );
\bias[3]_i_1345\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => display_timings_inst_n_57,
      I1 => sy(2),
      O => \bias[3]_i_1345_n_0\
    );
\bias[3]_i_1346\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAABFEAA"
    )
        port map (
      I0 => \bias[3]_i_855_n_0\,
      I1 => sy(2),
      I2 => display_timings_inst_n_49,
      I3 => sy(3),
      I4 => sy(4),
      I5 => \clear_stage/sprite_render_y\(4),
      O => \bias[3]_i_1346_n_0\
    );
\bias[3]_i_1347\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0820082008202020"
    )
        port map (
      I0 => sy(6),
      I1 => sy(4),
      I2 => display_timings_inst_n_29,
      I3 => sy(3),
      I4 => display_timings_inst_n_57,
      I5 => sy(2),
      O => \bias[3]_i_1347_n_0\
    );
\bias[3]_i_1348\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bias[3]_i_959_n_0\,
      I1 => \bias[3]_i_2115_n_0\,
      I2 => sx(2),
      I3 => display_timings_inst_n_66,
      I4 => \clear_stage/sel0\(4),
      I5 => \bias[3]_i_2116_n_0\,
      O => \bias[3]_i_1348_n_0\
    );
\bias[3]_i_1349\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \bias[3]_i_2117_n_0\,
      I1 => sx(2),
      I2 => \bias[3]_i_854_n_0\,
      I3 => \clear_stage/sel0\(4),
      I4 => \bias[3]_i_2118_n_0\,
      O => \bias[3]_i_1349_n_0\
    );
\bias[3]_i_1350\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A00022002200028"
    )
        port map (
      I0 => sy(6),
      I1 => sy(4),
      I2 => display_timings_inst_n_29,
      I3 => sy(3),
      I4 => display_timings_inst_n_57,
      I5 => sy(2),
      O => \bias[3]_i_1350_n_0\
    );
\bias[3]_i_1351\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AFFAAC00A00AAC"
    )
        port map (
      I0 => \bias[3]_i_2119_n_0\,
      I1 => display_timings_inst_n_63,
      I2 => display_timings_inst_n_31,
      I3 => display_timings_inst_n_51,
      I4 => sx(2),
      I5 => display_timings_inst_n_325,
      O => \bias[3]_i_1351_n_0\
    );
\bias[3]_i_1352\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bias[3]_i_2117_n_0\,
      I1 => display_timings_inst_n_66,
      I2 => \bias[3]_i_855_n_0\,
      I3 => display_timings_inst_n_64,
      I4 => \clear_stage/sel0\(3),
      I5 => \bias[3]_i_959_n_0\,
      O => \bias[3]_i_1352_n_0\
    );
\bias[3]_i_1353\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000440404000"
    )
        port map (
      I0 => display_timings_inst_n_29,
      I1 => sy(6),
      I2 => sy(3),
      I3 => display_timings_inst_n_57,
      I4 => sy(2),
      I5 => sy(4),
      O => \bias[3]_i_1353_n_0\
    );
\bias[3]_i_1354\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_timings_inst_n_67,
      I1 => display_timings_inst_n_325,
      I2 => \clear_stage/sel0\(3),
      I3 => \bias[3]_i_1350_n_0\,
      I4 => \clear_stage/sel0\(4),
      I5 => display_timings_inst_n_326,
      O => \bias[3]_i_1354_n_0\
    );
\bias[3]_i_1355\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bias[3]_i_2118_n_0\,
      I1 => display_timings_inst_n_325,
      I2 => \clear_stage/sel0\(3),
      I3 => \bias[3]_i_1350_n_0\,
      I4 => \clear_stage/sel0\(4),
      I5 => \bias[3]_i_2120_n_0\,
      O => \bias[3]_i_1355_n_0\
    );
\bias[3]_i_1356\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002103000121020"
    )
        port map (
      I0 => \clear_stage/sel0\(4),
      I1 => \clear_stage/sprite_render_y\(4),
      I2 => \bias[3]_i_1342_n_0\,
      I3 => \bias[3]_i_1343_n_0\,
      I4 => \bias[3]_i_1344_n_0\,
      I5 => \bias[3]_i_1345_n_0\,
      O => \bias[3]_i_1356_n_0\
    );
\bias[3]_i_1357\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_timings_inst_n_325,
      I1 => \bias[3]_i_959_n_0\,
      I2 => \clear_stage/sel0\(3),
      I3 => \bias[3]_i_1347_n_0\,
      I4 => \clear_stage/sel0\(4),
      I5 => \bias[3]_i_1353_n_0\,
      O => \bias[3]_i_1357_n_0\
    );
\bias[3]_i_1358\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => display_timings_inst_n_65,
      I1 => \bias[3]_i_1353_n_0\,
      I2 => \clear_stage/sel0\(3),
      I3 => display_timings_inst_n_66,
      I4 => \clear_stage/sel0\(4),
      I5 => display_timings_inst_n_67,
      O => \bias[3]_i_1358_n_0\
    );
\bias[3]_i_1359\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => sy(6),
      I1 => sy(3),
      I2 => sy(4),
      I3 => display_timings_inst_n_57,
      I4 => display_timings_inst_n_29,
      I5 => sy(2),
      O => \bias[3]_i_1359_n_0\
    );
\bias[3]_i_1365\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"34000800CC080004"
    )
        port map (
      I0 => display_timings_inst_n_51,
      I1 => display_timings_inst_n_53,
      I2 => display_timings_inst_n_50,
      I3 => display_timings_inst_n_59,
      I4 => sx(2),
      I5 => display_timings_inst_n_52,
      O => \bias[3]_i_1365_n_0\
    );
\bias[3]_i_1366\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57201009"
    )
        port map (
      I0 => display_timings_inst_n_52,
      I1 => display_timings_inst_n_50,
      I2 => display_timings_inst_n_51,
      I3 => sx(2),
      I4 => display_timings_inst_n_59,
      O => \bias[3]_i_1366_n_0\
    );
\bias[3]_i_1367\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"264022682AA200A2"
    )
        port map (
      I0 => display_timings_inst_n_53,
      I1 => display_timings_inst_n_50,
      I2 => display_timings_inst_n_51,
      I3 => display_timings_inst_n_31,
      I4 => sx(2),
      I5 => display_timings_inst_n_52,
      O => \bias[3]_i_1367_n_0\
    );
\bias[3]_i_1368\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57001009"
    )
        port map (
      I0 => display_timings_inst_n_52,
      I1 => display_timings_inst_n_50,
      I2 => display_timings_inst_n_51,
      I3 => sx(2),
      I4 => display_timings_inst_n_31,
      O => \bias[3]_i_1368_n_0\
    );
\bias[3]_i_1372\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06600068AA2288A2"
    )
        port map (
      I0 => display_timings_inst_n_53,
      I1 => display_timings_inst_n_52,
      I2 => display_timings_inst_n_51,
      I3 => display_timings_inst_n_58,
      I4 => sx(2),
      I5 => display_timings_inst_n_50,
      O => \bias[3]_i_1372_n_0\
    );
\bias[3]_i_1373\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0662006AAA228822"
    )
        port map (
      I0 => display_timings_inst_n_53,
      I1 => display_timings_inst_n_52,
      I2 => display_timings_inst_n_51,
      I3 => display_timings_inst_n_58,
      I4 => sx(2),
      I5 => display_timings_inst_n_50,
      O => \bias[3]_i_1373_n_0\
    );
\bias[3]_i_1375\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"34000040CC080004"
    )
        port map (
      I0 => display_timings_inst_n_51,
      I1 => display_timings_inst_n_53,
      I2 => display_timings_inst_n_50,
      I3 => display_timings_inst_n_31,
      I4 => sx(2),
      I5 => display_timings_inst_n_52,
      O => \bias[3]_i_1375_n_0\
    );
\bias[3]_i_1376\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57201001"
    )
        port map (
      I0 => display_timings_inst_n_52,
      I1 => display_timings_inst_n_50,
      I2 => display_timings_inst_n_51,
      I3 => sx(2),
      I4 => display_timings_inst_n_31,
      O => \bias[3]_i_1376_n_0\
    );
\bias[3]_i_1390\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"046000402AA200A2"
    )
        port map (
      I0 => display_timings_inst_n_53,
      I1 => display_timings_inst_n_50,
      I2 => display_timings_inst_n_51,
      I3 => display_timings_inst_n_31,
      I4 => sx(2),
      I5 => display_timings_inst_n_52,
      O => \bias[3]_i_1390_n_0\
    );
\bias[3]_i_1392\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"34080000CC080004"
    )
        port map (
      I0 => display_timings_inst_n_51,
      I1 => display_timings_inst_n_53,
      I2 => display_timings_inst_n_50,
      I3 => display_timings_inst_n_31,
      I4 => sx(2),
      I5 => display_timings_inst_n_52,
      O => \bias[3]_i_1392_n_0\
    );
\bias[3]_i_1642\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sy(15),
      I1 => sy(14),
      O => \bias[3]_i_1642_n_0\
    );
\bias[3]_i_1643\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sy(13),
      I1 => sy(12),
      O => \bias[3]_i_1643_n_0\
    );
\bias[3]_i_1644\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sy(11),
      I1 => sy(10),
      O => \bias[3]_i_1644_n_0\
    );
\bias[3]_i_1645\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sy(9),
      I1 => sy(8),
      O => \bias[3]_i_1645_n_0\
    );
\bias[3]_i_1667\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sy(15),
      I1 => sy(14),
      O => \bias[3]_i_1667_n_0\
    );
\bias[3]_i_1668\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sy(13),
      I1 => sy(12),
      O => \bias[3]_i_1668_n_0\
    );
\bias[3]_i_1669\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sy(11),
      I1 => sy(10),
      O => \bias[3]_i_1669_n_0\
    );
\bias[3]_i_1670\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sy(9),
      I1 => sy(8),
      O => \bias[3]_i_1670_n_0\
    );
\bias[3]_i_1791\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => display_timings_inst_n_52,
      I1 => display_timings_inst_n_50,
      O => \bias[3]_i_1791_n_0\
    );
\bias[3]_i_2115\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08202020"
    )
        port map (
      I0 => sy(6),
      I1 => sy(3),
      I2 => sy(4),
      I3 => sy(2),
      I4 => display_timings_inst_n_57,
      O => \bias[3]_i_2115_n_0\
    );
\bias[3]_i_2116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0280028002808008"
    )
        port map (
      I0 => sy(6),
      I1 => sy(4),
      I2 => display_timings_inst_n_29,
      I3 => sy(3),
      I4 => display_timings_inst_n_57,
      I5 => sy(2),
      O => \bias[3]_i_2116_n_0\
    );
\bias[3]_i_2117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000288828880000"
    )
        port map (
      I0 => sy(6),
      I1 => sy(3),
      I2 => display_timings_inst_n_57,
      I3 => sy(2),
      I4 => display_timings_inst_n_29,
      I5 => sy(4),
      O => \bias[3]_i_2117_n_0\
    );
\bias[3]_i_2118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2008200820080880"
    )
        port map (
      I0 => sy(6),
      I1 => sy(4),
      I2 => display_timings_inst_n_29,
      I3 => sy(3),
      I4 => display_timings_inst_n_57,
      I5 => sy(2),
      O => \bias[3]_i_2118_n_0\
    );
\bias[3]_i_2119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2228000000000000"
    )
        port map (
      I0 => sy(6),
      I1 => sy(3),
      I2 => display_timings_inst_n_57,
      I3 => sy(2),
      I4 => sy(4),
      I5 => display_timings_inst_n_29,
      O => \bias[3]_i_2119_n_0\
    );
\bias[3]_i_2120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2228000028880000"
    )
        port map (
      I0 => sy(6),
      I1 => sy(3),
      I2 => sy(2),
      I3 => display_timings_inst_n_57,
      I4 => sy(4),
      I5 => display_timings_inst_n_29,
      O => \bias[3]_i_2120_n_0\
    );
\bias[3]_i_2142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sy(6),
      I1 => display_timings_inst_n_61,
      O => \bias[3]_i_2142_n_0\
    );
\bias[3]_i_2144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => display_timings_inst_n_55,
      I1 => display_timings_inst_n_49,
      O => \bias[3]_i_2144_n_0\
    );
\bias[3]_i_2148\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => display_timings_inst_n_49,
      I1 => display_timings_inst_n_55,
      O => \bias[3]_i_2148_n_0\
    );
\bias[3]_i_2153\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => display_timings_inst_n_61,
      I1 => sy(8),
      O => \bias[3]_i_2153_n_0\
    );
\bias[3]_i_2171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sy(6),
      I1 => display_timings_inst_n_61,
      O => \bias[3]_i_2171_n_0\
    );
\bias[3]_i_2173\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => display_timings_inst_n_55,
      I1 => display_timings_inst_n_49,
      O => \bias[3]_i_2173_n_0\
    );
\bias[3]_i_2177\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => display_timings_inst_n_49,
      I1 => display_timings_inst_n_55,
      O => \bias[3]_i_2177_n_0\
    );
\bias[3]_i_2182\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => display_timings_inst_n_61,
      I1 => sy(8),
      O => \bias[3]_i_2182_n_0\
    );
\bias[3]_i_2210\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sy(6),
      I1 => display_timings_inst_n_61,
      O => \bias[3]_i_2210_n_0\
    );
\bias[3]_i_2212\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sy(0),
      I1 => display_timings_inst_n_49,
      O => \bias[3]_i_2212_n_0\
    );
\bias[3]_i_2216\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => display_timings_inst_n_49,
      I1 => sy(0),
      O => \bias[3]_i_2216_n_0\
    );
\bias[3]_i_2221\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => display_timings_inst_n_61,
      I1 => sy(8),
      O => \bias[3]_i_2221_n_0\
    );
\bias[3]_i_2239\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sy(6),
      I1 => display_timings_inst_n_61,
      O => \bias[3]_i_2239_n_0\
    );
\bias[3]_i_2241\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sy(0),
      I1 => display_timings_inst_n_49,
      O => \bias[3]_i_2241_n_0\
    );
\bias[3]_i_2245\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => display_timings_inst_n_49,
      I1 => sy(0),
      O => \bias[3]_i_2245_n_0\
    );
\bias[3]_i_2250\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => display_timings_inst_n_61,
      I1 => sy(8),
      O => \bias[3]_i_2250_n_0\
    );
\bias[3]_i_2268\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sy(6),
      I1 => display_timings_inst_n_61,
      O => \bias[3]_i_2268_n_0\
    );
\bias[3]_i_2270\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sy(0),
      I1 => display_timings_inst_n_49,
      O => \bias[3]_i_2270_n_0\
    );
\bias[3]_i_2274\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => display_timings_inst_n_49,
      I1 => sy(0),
      O => \bias[3]_i_2274_n_0\
    );
\bias[3]_i_2279\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => display_timings_inst_n_61,
      I1 => sy(8),
      O => \bias[3]_i_2279_n_0\
    );
\bias[3]_i_2297\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sy(6),
      I1 => display_timings_inst_n_61,
      O => \bias[3]_i_2297_n_0\
    );
\bias[3]_i_2299\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sy(0),
      I1 => display_timings_inst_n_49,
      O => \bias[3]_i_2299_n_0\
    );
\bias[3]_i_2303\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => display_timings_inst_n_49,
      I1 => sy(0),
      O => \bias[3]_i_2303_n_0\
    );
\bias[3]_i_2308\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => display_timings_inst_n_61,
      I1 => sy(8),
      O => \bias[3]_i_2308_n_0\
    );
\bias[3]_i_2313\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => display_timings_inst_n_61,
      I1 => sy(8),
      O => \bias[3]_i_2313_n_0\
    );
\bias[3]_i_2332\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sy(3),
      I1 => sy(2),
      O => \bias[3]_i_2332_n_0\
    );
\bias[3]_i_2342\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => display_timings_inst_n_61,
      I1 => sy(8),
      O => \bias[3]_i_2342_n_0\
    );
\bias[3]_i_2361\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sy(3),
      I1 => sy(2),
      O => \bias[3]_i_2361_n_0\
    );
\bias[3]_i_2389\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sy(6),
      I1 => display_timings_inst_n_61,
      O => \bias[3]_i_2389_n_0\
    );
\bias[3]_i_2391\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sy(0),
      I1 => display_timings_inst_n_49,
      O => \bias[3]_i_2391_n_0\
    );
\bias[3]_i_2395\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => display_timings_inst_n_49,
      I1 => sy(0),
      O => \bias[3]_i_2395_n_0\
    );
\bias[3]_i_240\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \bias[3]_i_512_n_0\,
      I1 => display_timings_inst_n_56,
      I2 => \clear_stage/sel0\(6),
      I3 => \bias[3]_i_515_n_0\,
      I4 => \clear_stage/sel0\(5),
      I5 => \bias[3]_i_517_n_0\,
      O => sprite_red_clear(0)
    );
\bias[3]_i_2400\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => display_timings_inst_n_61,
      I1 => sy(8),
      O => \bias[3]_i_2400_n_0\
    );
\bias[3]_i_2418\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sy(6),
      I1 => display_timings_inst_n_61,
      O => \bias[3]_i_2418_n_0\
    );
\bias[3]_i_2420\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sy(0),
      I1 => display_timings_inst_n_49,
      O => \bias[3]_i_2420_n_0\
    );
\bias[3]_i_2424\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => display_timings_inst_n_49,
      I1 => sy(0),
      O => \bias[3]_i_2424_n_0\
    );
\bias[3]_i_2429\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => display_timings_inst_n_61,
      I1 => sy(8),
      O => \bias[3]_i_2429_n_0\
    );
\bias[3]_i_2447\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sy(6),
      I1 => display_timings_inst_n_61,
      O => \bias[3]_i_2447_n_0\
    );
\bias[3]_i_2449\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sy(0),
      I1 => display_timings_inst_n_49,
      O => \bias[3]_i_2449_n_0\
    );
\bias[3]_i_2453\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => display_timings_inst_n_49,
      I1 => sy(0),
      O => \bias[3]_i_2453_n_0\
    );
\bias[3]_i_2458\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => display_timings_inst_n_61,
      I1 => sy(8),
      O => \bias[3]_i_2458_n_0\
    );
\bias[3]_i_2459\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sy(14),
      I1 => sy(10),
      O => \bias[3]_i_2459_n_0\
    );
\bias[3]_i_272\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => \bias[3]_i_572_n_0\,
      I1 => sx(9),
      I2 => sx(10),
      I3 => sx(15),
      I4 => \bias[3]_i_573_n_0\,
      I5 => \bias[3]_i_574_n_0\,
      O => \bias[3]_i_272_n_0\
    );
\bias[3]_i_2781\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => display_timings_inst_n_55,
      I1 => display_timings_inst_n_54,
      I2 => sy(2),
      O => \bias[3]_i_2781_n_0\
    );
\bias[3]_i_334\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sy(6),
      I1 => display_timings_inst_n_61,
      O => \bias[3]_i_334_n_0\
    );
\bias[3]_i_336\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => display_timings_inst_n_55,
      I1 => display_timings_inst_n_49,
      O => \bias[3]_i_336_n_0\
    );
\bias[3]_i_340\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => display_timings_inst_n_49,
      I1 => display_timings_inst_n_55,
      O => \bias[3]_i_340_n_0\
    );
\bias[3]_i_345\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => display_timings_inst_n_61,
      I1 => sy(8),
      O => \bias[3]_i_345_n_0\
    );
\bias[3]_i_438\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sy(6),
      I1 => display_timings_inst_n_61,
      O => \bias[3]_i_438_n_0\
    );
\bias[3]_i_440\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => display_timings_inst_n_55,
      I1 => display_timings_inst_n_49,
      O => \bias[3]_i_440_n_0\
    );
\bias[3]_i_444\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => display_timings_inst_n_49,
      I1 => display_timings_inst_n_55,
      O => \bias[3]_i_444_n_0\
    );
\bias[3]_i_449\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => display_timings_inst_n_61,
      I1 => sy(8),
      O => \bias[3]_i_449_n_0\
    );
\bias[3]_i_498\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE44E84800000000"
    )
        port map (
      I0 => sy(2),
      I1 => \bias[3]_i_838_n_0\,
      I2 => display_timings_inst_n_55,
      I3 => \bias[3]_i_839_n_0\,
      I4 => display_timings_inst_n_57,
      I5 => sy(3),
      O => \bias[3]_i_498_n_0\
    );
\bias[3]_i_512\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400440054555411"
    )
        port map (
      I0 => \bias[3]_i_852_n_0\,
      I1 => \bias[3]_i_853_n_0\,
      I2 => \bias[3]_i_854_n_0\,
      I3 => \bias[3]_i_855_n_0\,
      I4 => display_timings_inst_n_325,
      I5 => \clear_stage/sel0\(3),
      O => \bias[3]_i_512_n_0\
    );
\bias[3]_i_514\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DFFFFFFA2000000"
    )
        port map (
      I0 => display_timings_inst_n_52,
      I1 => display_timings_inst_n_60,
      I2 => display_timings_inst_n_51,
      I3 => display_timings_inst_n_50,
      I4 => display_timings_inst_n_53,
      I5 => sx(8),
      O => \clear_stage/sel0\(6)
    );
\bias[3]_i_515\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => \bias[3]_i_860_n_0\,
      I1 => sx(2),
      I2 => display_timings_inst_n_31,
      I3 => \bias[3]_i_861_n_0\,
      I4 => \clear_stage/sel0\(3),
      I5 => \bias[3]_i_862_n_0\,
      O => \bias[3]_i_515_n_0\
    );
\bias[3]_i_516\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557FFFFAAA80000"
    )
        port map (
      I0 => display_timings_inst_n_50,
      I1 => display_timings_inst_n_51,
      I2 => sx(2),
      I3 => display_timings_inst_n_31,
      I4 => display_timings_inst_n_52,
      I5 => display_timings_inst_n_53,
      O => \clear_stage/sel0\(5)
    );
\bias[3]_i_517\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \bias[3]_i_863_n_0\,
      I1 => \bias[3]_i_864_n_0\,
      I2 => sx(2),
      I3 => \bias[3]_i_865_n_0\,
      I4 => display_timings_inst_n_31,
      I5 => \bias_reg[3]_i_866_n_0\,
      O => \bias[3]_i_517_n_0\
    );
\bias[3]_i_519\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sy(11),
      I1 => sy(12),
      I2 => sy(9),
      I3 => sy(10),
      I4 => \bias[3]_i_867_n_0\,
      O => \bias[3]_i_519_n_0\
    );
\bias[3]_i_520\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFBFBFBFBFB"
    )
        port map (
      I0 => \bias[3]_i_868_n_0\,
      I1 => \bias[3]_i_869_n_0\,
      I2 => \bias[3]_i_870_n_0\,
      I3 => \bias[3]_i_871_n_0\,
      I4 => sy(8),
      I5 => display_timings_inst_n_61,
      O => \bias[3]_i_520_n_0\
    );
\bias[3]_i_553\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \bias[3]_i_519_n_0\,
      I1 => sw(0),
      I2 => \bias[3]_i_520_n_0\,
      O => \bias[3]_i_553_n_0\
    );
\bias[3]_i_572\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sx(11),
      I1 => sx(12),
      O => \bias[3]_i_572_n_0\
    );
\bias[3]_i_573\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888000000000"
    )
        port map (
      I0 => display_timings_inst_n_50,
      I1 => sx(8),
      I2 => display_timings_inst_n_51,
      I3 => sx(2),
      I4 => display_timings_inst_n_31,
      I5 => display_timings_inst_n_344,
      O => \bias[3]_i_573_n_0\
    );
\bias[3]_i_574\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sx(13),
      I1 => sx(14),
      O => \bias[3]_i_574_n_0\
    );
\bias[3]_i_720\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sy(6),
      I1 => display_timings_inst_n_61,
      O => \bias[3]_i_720_n_0\
    );
\bias[3]_i_722\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => display_timings_inst_n_55,
      I1 => display_timings_inst_n_49,
      O => \bias[3]_i_722_n_0\
    );
\bias[3]_i_726\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => display_timings_inst_n_49,
      I1 => display_timings_inst_n_55,
      O => \bias[3]_i_726_n_0\
    );
\bias[3]_i_731\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => display_timings_inst_n_61,
      I1 => sy(8),
      O => \bias[3]_i_731_n_0\
    );
\bias[3]_i_749\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sy(6),
      I1 => display_timings_inst_n_61,
      O => \bias[3]_i_749_n_0\
    );
\bias[3]_i_751\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => display_timings_inst_n_55,
      I1 => display_timings_inst_n_49,
      O => \bias[3]_i_751_n_0\
    );
\bias[3]_i_755\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => display_timings_inst_n_49,
      I1 => display_timings_inst_n_55,
      O => \bias[3]_i_755_n_0\
    );
\bias[3]_i_760\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => display_timings_inst_n_61,
      I1 => sy(8),
      O => \bias[3]_i_760_n_0\
    );
\bias[3]_i_808\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => sx(2),
      I1 => display_timings_inst_n_48,
      I2 => sx(1),
      I3 => display_timings_inst_n_31,
      O => \id/sel0\(1)
    );
\bias[3]_i_811\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => display_timings_inst_n_51,
      I1 => sx(2),
      I2 => display_timings_inst_n_48,
      I3 => sx(1),
      I4 => display_timings_inst_n_31,
      I5 => display_timings_inst_n_50,
      O => \bias[3]_i_811_n_0\
    );
\bias[3]_i_812\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => display_timings_inst_n_52,
      I1 => display_timings_inst_n_51,
      I2 => \bias[3]_i_1317_n_0\,
      I3 => display_timings_inst_n_31,
      I4 => display_timings_inst_n_50,
      I5 => display_timings_inst_n_53,
      O => \id/sel0\(5)
    );
\bias[3]_i_817\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800000000000"
    )
        port map (
      I0 => display_timings_inst_n_53,
      I1 => display_timings_inst_n_31,
      I2 => display_timings_inst_n_51,
      I3 => sx(1),
      I4 => display_timings_inst_n_48,
      I5 => sx(2),
      O => \bias[3]_i_817_n_0\
    );
\bias[3]_i_821\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => display_timings_inst_n_51,
      I1 => sx(2),
      I2 => display_timings_inst_n_53,
      I3 => sx(8),
      I4 => sx(13),
      I5 => sx(15),
      O => \bias[3]_i_821_n_0\
    );
\bias[3]_i_827\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \bias[3]_i_1329_n_0\,
      I1 => \bias[3]_i_1330_n_0\,
      I2 => sy(3),
      I3 => \bias[3]_i_1331_n_0\,
      I4 => sy(4),
      O => \bias[3]_i_827_n_0\
    );
\bias[3]_i_838\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"064002602AAA00AA"
    )
        port map (
      I0 => display_timings_inst_n_53,
      I1 => display_timings_inst_n_50,
      I2 => display_timings_inst_n_51,
      I3 => display_timings_inst_n_31,
      I4 => sx(2),
      I5 => display_timings_inst_n_52,
      O => \bias[3]_i_838_n_0\
    );
\bias[3]_i_839\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30000008CC080004"
    )
        port map (
      I0 => display_timings_inst_n_51,
      I1 => display_timings_inst_n_53,
      I2 => display_timings_inst_n_50,
      I3 => display_timings_inst_n_31,
      I4 => sx(2),
      I5 => display_timings_inst_n_52,
      O => \bias[3]_i_839_n_0\
    );
\bias[3]_i_841\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"464002602AA00080"
    )
        port map (
      I0 => display_timings_inst_n_53,
      I1 => display_timings_inst_n_50,
      I2 => display_timings_inst_n_51,
      I3 => display_timings_inst_n_31,
      I4 => sx(2),
      I5 => display_timings_inst_n_52,
      O => \bias[3]_i_841_n_0\
    );
\bias[3]_i_842\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"064002602AA200A2"
    )
        port map (
      I0 => display_timings_inst_n_53,
      I1 => display_timings_inst_n_50,
      I2 => display_timings_inst_n_51,
      I3 => display_timings_inst_n_31,
      I4 => sx(2),
      I5 => display_timings_inst_n_52,
      O => \bias[3]_i_842_n_0\
    );
\bias[3]_i_847\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"264022482AAA00AA"
    )
        port map (
      I0 => display_timings_inst_n_53,
      I1 => display_timings_inst_n_50,
      I2 => display_timings_inst_n_51,
      I3 => display_timings_inst_n_31,
      I4 => sx(2),
      I5 => display_timings_inst_n_52,
      O => \bias[3]_i_847_n_0\
    );
\bias[3]_i_848\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"34000840CC080004"
    )
        port map (
      I0 => display_timings_inst_n_51,
      I1 => display_timings_inst_n_53,
      I2 => display_timings_inst_n_50,
      I3 => display_timings_inst_n_59,
      I4 => sx(2),
      I5 => display_timings_inst_n_52,
      O => \bias[3]_i_848_n_0\
    );
\bias[3]_i_849\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"300008408C008804"
    )
        port map (
      I0 => display_timings_inst_n_59,
      I1 => display_timings_inst_n_53,
      I2 => display_timings_inst_n_50,
      I3 => sx(2),
      I4 => display_timings_inst_n_51,
      I5 => display_timings_inst_n_52,
      O => \bias[3]_i_849_n_0\
    );
\bias[3]_i_850\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"664020482AA00080"
    )
        port map (
      I0 => display_timings_inst_n_53,
      I1 => display_timings_inst_n_50,
      I2 => display_timings_inst_n_51,
      I3 => display_timings_inst_n_31,
      I4 => sx(2),
      I5 => display_timings_inst_n_52,
      O => \bias[3]_i_850_n_0\
    );
\bias[3]_i_851\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"064002682AA200A2"
    )
        port map (
      I0 => display_timings_inst_n_53,
      I1 => display_timings_inst_n_50,
      I2 => display_timings_inst_n_51,
      I3 => display_timings_inst_n_31,
      I4 => sx(2),
      I5 => display_timings_inst_n_52,
      O => \bias[3]_i_851_n_0\
    );
\bias[3]_i_852\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777EEEEEEEEE"
    )
        port map (
      I0 => display_timings_inst_n_53,
      I1 => display_timings_inst_n_52,
      I2 => display_timings_inst_n_31,
      I3 => sx(2),
      I4 => display_timings_inst_n_51,
      I5 => display_timings_inst_n_50,
      O => \bias[3]_i_852_n_0\
    );
\bias[3]_i_853\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sx(2),
      I1 => display_timings_inst_n_31,
      O => \bias[3]_i_853_n_0\
    );
\bias[3]_i_854\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2228888800000000"
    )
        port map (
      I0 => sy(6),
      I1 => sy(4),
      I2 => sy(2),
      I3 => display_timings_inst_n_57,
      I4 => sy(3),
      I5 => display_timings_inst_n_29,
      O => \bias[3]_i_854_n_0\
    );
\bias[3]_i_855\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => display_timings_inst_n_31,
      I1 => sx(2),
      I2 => display_timings_inst_n_51,
      O => \bias[3]_i_855_n_0\
    );
\bias[3]_i_856\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => display_timings_inst_n_51,
      I1 => sx(2),
      I2 => display_timings_inst_n_31,
      I3 => display_timings_inst_n_50,
      O => \clear_stage/sel0\(3)
    );
\bias[3]_i_857\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0012021000120300"
    )
        port map (
      I0 => \clear_stage/sel0\(3),
      I1 => \clear_stage/sprite_render_y\(4),
      I2 => \bias[3]_i_1342_n_0\,
      I3 => \bias[3]_i_1343_n_0\,
      I4 => \bias[3]_i_1344_n_0\,
      I5 => \bias[3]_i_1345_n_0\,
      O => \bias[3]_i_857_n_0\
    );
\bias[3]_i_858\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82AAAAAA828282"
    )
        port map (
      I0 => \bias[3]_i_1346_n_0\,
      I1 => sx(2),
      I2 => display_timings_inst_n_31,
      I3 => display_timings_inst_n_62,
      I4 => \clear_stage/sel0\(3),
      I5 => display_timings_inst_n_66,
      O => \bias[3]_i_858_n_0\
    );
\bias[3]_i_860\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => display_timings_inst_n_63,
      I1 => \clear_stage/sel0\(4),
      I2 => \bias[3]_i_1347_n_0\,
      I3 => sx(2),
      I4 => \bias[3]_i_855_n_0\,
      I5 => \bias[3]_i_1348_n_0\,
      O => \bias[3]_i_860_n_0\
    );
\bias[3]_i_861\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \bias[3]_i_1349_n_0\,
      I1 => \bias[3]_i_855_n_0\,
      I2 => \bias[3]_i_1350_n_0\,
      I3 => \clear_stage/sel0\(4),
      I4 => display_timings_inst_n_325,
      I5 => sx(2),
      O => \bias[3]_i_861_n_0\
    );
\bias[3]_i_862\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8B8888888888"
    )
        port map (
      I0 => \bias[3]_i_1351_n_0\,
      I1 => \clear_stage/sel0\(4),
      I2 => display_timings_inst_n_51,
      I3 => display_timings_inst_n_31,
      I4 => sx(2),
      I5 => display_timings_inst_n_63,
      O => \bias[3]_i_862_n_0\
    );
\bias[3]_i_863\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \bias[3]_i_1352_n_0\,
      I1 => \clear_stage/sel0\(4),
      I2 => \bias[3]_i_1353_n_0\,
      I3 => \clear_stage/sel0\(3),
      I4 => display_timings_inst_n_327,
      I5 => \bias[3]_i_855_n_0\,
      O => \bias[3]_i_863_n_0\
    );
\bias[3]_i_864\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \bias[3]_i_1354_n_0\,
      I1 => \bias[3]_i_855_n_0\,
      I2 => \clear_stage/sel0\(3),
      I3 => \bias[3]_i_854_n_0\,
      I4 => \clear_stage/sel0\(4),
      I5 => display_timings_inst_n_325,
      O => \bias[3]_i_864_n_0\
    );
\bias[3]_i_865\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEA802A802AB02A8"
    )
        port map (
      I0 => \bias[3]_i_1355_n_0\,
      I1 => display_timings_inst_n_31,
      I2 => sx(2),
      I3 => display_timings_inst_n_51,
      I4 => \bias[3]_i_1356_n_0\,
      I5 => display_timings_inst_n_50,
      O => \bias[3]_i_865_n_0\
    );
\bias[3]_i_867\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFEEE"
    )
        port map (
      I0 => sy(14),
      I1 => sy(13),
      I2 => sy(8),
      I3 => \bias[3]_i_1359_n_0\,
      I4 => display_timings_inst_n_61,
      I5 => sy(15),
      O => \bias[3]_i_867_n_0\
    );
\bias[3]_i_868\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sx(11),
      I1 => sx(10),
      I2 => sx(14),
      I3 => sx(15),
      I4 => sx(12),
      I5 => sx(13),
      O => \bias[3]_i_868_n_0\
    );
\bias[3]_i_869\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F0000FFFFFFFF"
    )
        port map (
      I0 => sx(2),
      I1 => display_timings_inst_n_31,
      I2 => display_timings_inst_n_51,
      I3 => display_timings_inst_n_50,
      I4 => display_timings_inst_n_343,
      I5 => display_timings_inst_n_346,
      O => \bias[3]_i_869_n_0\
    );
\bias[3]_i_870\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => sy(10),
      I1 => sy(11),
      I2 => sy(9),
      I3 => display_timings_inst_n_345,
      I4 => sy(12),
      I5 => sy(13),
      O => \bias[3]_i_870_n_0\
    );
\bias[3]_i_871\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010101010101"
    )
        port map (
      I0 => display_timings_inst_n_29,
      I1 => sy(6),
      I2 => sy(4),
      I3 => sy(2),
      I4 => sy(3),
      I5 => display_timings_inst_n_57,
      O => \bias[3]_i_871_n_0\
    );
\bias[3]_i_876\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \bias[3]_i_1367_n_0\,
      I1 => \bias[3]_i_847_n_0\,
      I2 => sy(3),
      I3 => \bias[3]_i_850_n_0\,
      I4 => sy(4),
      O => \bias[3]_i_876_n_0\
    );
\bias[3]_i_957\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => display_timings_inst_n_31,
      I1 => sx(2),
      I2 => display_timings_inst_n_51,
      I3 => display_timings_inst_n_50,
      I4 => display_timings_inst_n_52,
      O => \clear_stage/sel0\(4)
    );
\bias[3]_i_959\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0820202020202020"
    )
        port map (
      I0 => sy(6),
      I1 => sy(4),
      I2 => display_timings_inst_n_29,
      I3 => sy(2),
      I4 => display_timings_inst_n_57,
      I5 => sy(3),
      O => \bias[3]_i_959_n_0\
    );
\bias[4]_i_347\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sy(15),
      I1 => sy(14),
      O => \bias[4]_i_347_n_0\
    );
\bias[4]_i_348\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sy(13),
      I1 => sy(12),
      O => \bias[4]_i_348_n_0\
    );
\bias[4]_i_349\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sy(11),
      I1 => sy(10),
      O => \bias[4]_i_349_n_0\
    );
\bias[4]_i_350\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sy(9),
      I1 => sy(8),
      O => \bias[4]_i_350_n_0\
    );
\bias[4]_i_36__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => display_timings_inst_n_55,
      I1 => display_timings_inst_n_57,
      I2 => sy(2),
      O => \bias[4]_i_36__0_n_0\
    );
\bias[4]_i_394\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sy(6),
      I1 => display_timings_inst_n_61,
      O => \bias[4]_i_394_n_0\
    );
\bias[4]_i_396\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => display_timings_inst_n_55,
      I1 => display_timings_inst_n_49,
      O => \bias[4]_i_396_n_0\
    );
\bias[4]_i_400\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => display_timings_inst_n_49,
      I1 => display_timings_inst_n_55,
      O => \bias[4]_i_400_n_0\
    );
\bias[4]_i_405\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => display_timings_inst_n_61,
      I1 => sy(8),
      O => \bias[4]_i_405_n_0\
    );
\bias[4]_i_40__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => sx(1),
      I1 => display_timings_inst_n_48,
      I2 => sx(2),
      O => \id/sel0\(0)
    );
\bias[4]_i_429\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => display_timings_inst_n_61,
      I1 => sy(8),
      O => \bias[4]_i_429_n_0\
    );
\bias[4]_i_438\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sy(6),
      I1 => display_timings_inst_n_61,
      O => \bias[4]_i_438_n_0\
    );
\bias[4]_i_440\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => display_timings_inst_n_55,
      I1 => display_timings_inst_n_49,
      O => \bias[4]_i_440_n_0\
    );
\bias[4]_i_449\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => display_timings_inst_n_61,
      I1 => sy(8),
      O => \bias[4]_i_449_n_0\
    );
\bias[4]_i_468\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sy(3),
      I1 => sy(2),
      O => \bias[4]_i_468_n_0\
    );
\bias[4]_i_487\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => display_timings_inst_n_61,
      I1 => sy(8),
      O => \bias[4]_i_487_n_0\
    );
\bias[4]_i_496\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sy(6),
      I1 => display_timings_inst_n_61,
      O => \bias[4]_i_496_n_0\
    );
\bias[4]_i_498\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => display_timings_inst_n_55,
      I1 => display_timings_inst_n_49,
      O => \bias[4]_i_498_n_0\
    );
\bias[4]_i_49__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAB"
    )
        port map (
      I0 => display_timings_inst_n_29,
      I1 => display_timings_inst_n_54,
      I2 => display_timings_inst_n_55,
      I3 => sy(2),
      O => \bias[4]_i_49__0_n_0\
    );
\bias[4]_i_51__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sy(3),
      I1 => display_timings_inst_n_55,
      I2 => display_timings_inst_n_54,
      I3 => sy(2),
      O => \bias[4]_i_51__0_n_0\
    );
\bias[4]_i_52__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0FFFFFFFFE1"
    )
        port map (
      I0 => sy(3),
      I1 => sy(4),
      I2 => display_timings_inst_n_29,
      I3 => display_timings_inst_n_54,
      I4 => display_timings_inst_n_55,
      I5 => sy(2),
      O => \bias[4]_i_52__0_n_0\
    );
\bias_reg[3]_i_866\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bias[3]_i_1357_n_0\,
      I1 => \bias[3]_i_1358_n_0\,
      O => \bias_reg[3]_i_866_n_0\,
      S => \bias[3]_i_855_n_0\
    );
display_clocks_inst: entity work.design_1_HDMI_TOP_0_0_display_clocks
     port map (
      CLK => CLK,
      RST_BTN => RST_BTN,
      clk_lock => clk_lock,
      o_clk_1x => pix_clk,
      o_clk_5x => pix_clk_5x
    );
display_timings_inst: entity work.design_1_HDMI_TOP_0_0_display_timings
     port map (
      CO(0) => gfx_inst_n_790,
      D(1) => display_timings_inst_n_68,
      D(0) => display_timings_inst_n_69,
      DI(0) => display_timings_inst_n_30,
      O(3) => gfx_inst_n_923,
      O(2) => gfx_inst_n_924,
      O(1) => gfx_inst_n_925,
      O(0) => gfx_inst_n_926,
      Q(14 downto 1) => sy(15 downto 2),
      Q(0) => sy(0),
      RST_BTN => RST_BTN,
      RST_BTN_0 => display_timings_inst_n_15,
      RST_BTN_1 => display_timings_inst_n_340,
      S(3) => display_timings_inst_n_71,
      S(2) => display_timings_inst_n_72,
      S(1) => display_timings_inst_n_73,
      S(0) => display_timings_inst_n_74,
      SR(0) => display_timings_inst_n_342,
      \bias[3]_i_1081_0\ => \bias[3]_i_2459_n_0\,
      \bias[3]_i_108_0\ => HDMI_out_n_32,
      \bias[3]_i_108_1\ => HDMI_out_n_37,
      \bias[3]_i_108_2\ => gfx_inst_n_1192,
      \bias[3]_i_1322_0\ => \bias[3]_i_2781_n_0\,
      \bias[3]_i_1334_0\ => \bias[3]_i_827_n_0\,
      \bias[3]_i_1381_0\ => \bias[3]_i_876_n_0\,
      \bias[3]_i_16_0\(3) => gfx_inst_n_864,
      \bias[3]_i_16_0\(2) => gfx_inst_n_865,
      \bias[3]_i_16_0\(1) => gfx_inst_n_866,
      \bias[3]_i_16_0\(0) => gfx_inst_n_867,
      \bias[3]_i_17_0\ => HDMI_out_n_13,
      \bias[3]_i_18_0\(0) => \enemy4/sprite_hit_x1\,
      \bias[3]_i_19_0\(0) => \enemy2/sprite_hit_x1\,
      \bias[3]_i_223_0\(2) => \id/sel0\(5),
      \bias[3]_i_223_0\(1 downto 0) => \id/sel0\(1 downto 0),
      \bias[3]_i_223_1\ => \bias[3]_i_811_n_0\,
      \bias[3]_i_224_0\(0) => \enemy5/sprite_hit_x1\,
      \bias[3]_i_226_0\ => \bias[3]_i_817_n_0\,
      \bias[3]_i_226_1\ => \bias[3]_i_821_n_0\,
      \bias[3]_i_22_0\(3) => gfx_inst_n_816,
      \bias[3]_i_22_0\(2) => gfx_inst_n_817,
      \bias[3]_i_22_0\(1) => gfx_inst_n_818,
      \bias[3]_i_22_0\(0) => gfx_inst_n_819,
      \bias[3]_i_234_0\ => \bias[3]_i_841_n_0\,
      \bias[3]_i_234_1\ => \bias[3]_i_839_n_0\,
      \bias[3]_i_240\ => \bias[3]_i_857_n_0\,
      \bias[3]_i_240_0\ => \bias[3]_i_858_n_0\,
      \bias[3]_i_269_0\ => HDMI_out_n_16,
      \bias[3]_i_269_1\(0) => \stage2_enemy1/sprite_hit_x2\,
      \bias[3]_i_271_0\ => \bias[3]_i_959_n_0\,
      \bias[3]_i_283_0\(0) => \stage2_enemy3/sprite_hit_x2\,
      \bias[3]_i_284_0\(0) => \stage2_enemy5/sprite_hit_x2\,
      \bias[3]_i_287_0\ => HDMI_out_n_30,
      \bias[3]_i_288_0\ => HDMI_out_n_27,
      \bias[3]_i_289_0\(0) => \stage2_enemy9/sprite_hit_x2\,
      \bias[3]_i_290_0\ => gfx_inst_n_1157,
      \bias[3]_i_290_1\(0) => \stage3_enemy2/sprite_hit_x3\,
      \bias[3]_i_291_0\ => gfx_inst_n_1135,
      \bias[3]_i_291_1\(0) => \stage3_enemy1/sprite_hit_x3\,
      \bias[3]_i_293_0\(0) => \stage2_enemy8/sprite_hit_x2\,
      \bias[3]_i_294_0\(0) => \stage2_enemy6/sprite_hit_x2\,
      \bias[3]_i_297_0\ => HDMI_out_n_21,
      \bias[3]_i_300_0\ => \bias[3]_i_1082_n_0\,
      \bias[3]_i_300_1\ => \bias[3]_i_1084_n_0\,
      \bias[3]_i_301_0\(3) => gfx_inst_n_1242,
      \bias[3]_i_301_0\(2) => gfx_inst_n_1243,
      \bias[3]_i_301_0\(1) => gfx_inst_n_1244,
      \bias[3]_i_301_0\(0) => gfx_inst_n_1245,
      \bias[3]_i_302_0\(3) => gfx_inst_n_1256,
      \bias[3]_i_302_0\(2) => gfx_inst_n_1257,
      \bias[3]_i_302_0\(1) => gfx_inst_n_1258,
      \bias[3]_i_302_0\(0) => gfx_inst_n_1259,
      \bias[3]_i_302_1\(3) => gfx_inst_n_1264,
      \bias[3]_i_302_1\(2) => gfx_inst_n_1265,
      \bias[3]_i_302_1\(1) => gfx_inst_n_1266,
      \bias[3]_i_302_1\(0) => gfx_inst_n_1267,
      \bias[3]_i_304_0\(0) => gfx_inst_n_1296,
      \bias[3]_i_304_1\(0) => gfx_inst_n_1321,
      \bias[3]_i_305_0\ => HDMI_out_n_44,
      \bias[3]_i_308_0\ => HDMI_out_n_34,
      \bias[3]_i_309_0\ => HDMI_out_n_43,
      \bias[3]_i_310_0\ => HDMI_out_n_39,
      \bias[3]_i_311_0\(0) => gfx_inst_n_1396,
      \bias[3]_i_312_0\(0) => gfx_inst_n_1421,
      \bias[3]_i_313_0\(0) => gfx_inst_n_1371,
      \bias[3]_i_314_0\(0) => gfx_inst_n_1471,
      \bias[3]_i_315_0\(0) => gfx_inst_n_1496,
      \bias[3]_i_316_0\(0) => gfx_inst_n_1446,
      \bias[3]_i_317_0\(3) => gfx_inst_n_1306,
      \bias[3]_i_317_0\(2) => gfx_inst_n_1307,
      \bias[3]_i_317_0\(1) => gfx_inst_n_1308,
      \bias[3]_i_317_0\(0) => gfx_inst_n_1309,
      \bias[3]_i_317_1\(3) => gfx_inst_n_1314,
      \bias[3]_i_317_1\(2) => gfx_inst_n_1315,
      \bias[3]_i_317_1\(1) => gfx_inst_n_1316,
      \bias[3]_i_317_1\(0) => gfx_inst_n_1317,
      \bias[3]_i_318_0\(0) => gfx_inst_n_1346,
      \bias[3]_i_319_0\(3) => gfx_inst_n_1281,
      \bias[3]_i_319_0\(2) => gfx_inst_n_1282,
      \bias[3]_i_319_0\(1) => gfx_inst_n_1283,
      \bias[3]_i_319_0\(0) => gfx_inst_n_1284,
      \bias[3]_i_319_1\(3) => gfx_inst_n_1289,
      \bias[3]_i_319_1\(2) => gfx_inst_n_1290,
      \bias[3]_i_319_1\(1) => gfx_inst_n_1291,
      \bias[3]_i_319_1\(0) => gfx_inst_n_1292,
      \bias[3]_i_486_0\ => \bias[3]_i_1319_n_0\,
      \bias[3]_i_488_0\ => \bias[3]_i_1328_n_0\,
      \bias[3]_i_489_0\ => \bias[3]_i_1332_n_0\,
      \bias[3]_i_489_1\ => \bias[3]_i_1326_n_0\,
      \bias[3]_i_497_0\ => \bias[3]_i_1327_n_0\,
      \bias[3]_i_497_1\ => \bias[3]_i_1335_n_0\,
      \bias[3]_i_497_2\ => \bias[3]_i_1336_n_0\,
      \bias[3]_i_497_3\ => \bias[3]_i_842_n_0\,
      \bias[3]_i_528_0\(0) => \stage2_enemy2/sprite_hit_x2\,
      \bias[3]_i_529_0\ => \bias[3]_i_1366_n_0\,
      \bias[3]_i_531_0\ => \bias[3]_i_1368_n_0\,
      \bias[3]_i_531_1\ => \bias[3]_i_847_n_0\,
      \bias[3]_i_532_0\ => \bias[3]_i_1372_n_0\,
      \bias[3]_i_532_1\ => \bias[3]_i_1373_n_0\,
      \bias[3]_i_533_0\ => \bias[3]_i_1376_n_0\,
      \bias[3]_i_533_1\ => \bias[3]_i_1375_n_0\,
      \bias[3]_i_534_0\ => \bias[3]_i_1367_n_0\,
      \bias[3]_i_548_0\ => \bias[3]_i_849_n_0\,
      \bias[3]_i_548_1\ => \bias[3]_i_1365_n_0\,
      \bias[3]_i_549_0\ => \bias[3]_i_848_n_0\,
      \bias[3]_i_549_1\ => \bias[3]_i_851_n_0\,
      \bias[3]_i_549_2\ => \bias[3]_i_850_n_0\,
      \bias[3]_i_550_0\ => \bias[3]_i_1390_n_0\,
      \bias[3]_i_550_1\ => \bias[3]_i_1330_n_0\,
      \bias[3]_i_551_0\ => \bias[3]_i_1392_n_0\,
      \bias[3]_i_551_1\ => \bias[3]_i_1331_n_0\,
      \bias[3]_i_564_0\(3) => gfx_inst_n_936,
      \bias[3]_i_564_0\(2) => gfx_inst_n_937,
      \bias[3]_i_564_0\(1) => gfx_inst_n_938,
      \bias[3]_i_564_0\(0) => gfx_inst_n_939,
      \bias[3]_i_565_0\(3) => gfx_inst_n_960,
      \bias[3]_i_565_0\(2) => gfx_inst_n_961,
      \bias[3]_i_565_0\(1) => gfx_inst_n_962,
      \bias[3]_i_565_0\(0) => gfx_inst_n_963,
      \bias[3]_i_567_0\ => \bias[3]_i_1343_n_0\,
      \bias[3]_i_567_1\ => \bias[3]_i_1345_n_0\,
      \bias[3]_i_567_2\ => \bias[3]_i_1344_n_0\,
      \bias[3]_i_567_3\ => \bias[3]_i_1342_n_0\,
      \bias[3]_i_57_0\(3) => gfx_inst_n_888,
      \bias[3]_i_57_0\(2) => gfx_inst_n_889,
      \bias[3]_i_57_0\(1) => gfx_inst_n_890,
      \bias[3]_i_57_0\(0) => gfx_inst_n_891,
      \bias[3]_i_584_0\ => HDMI_out_n_20,
      \bias[3]_i_586_0\ => HDMI_out_n_19,
      \bias[3]_i_587_0\(3) => gfx_inst_n_984,
      \bias[3]_i_587_0\(2) => gfx_inst_n_985,
      \bias[3]_i_587_0\(1) => gfx_inst_n_986,
      \bias[3]_i_587_0\(0) => gfx_inst_n_987,
      \bias[3]_i_588_0\(3) => gfx_inst_n_1032,
      \bias[3]_i_588_0\(2) => gfx_inst_n_1033,
      \bias[3]_i_588_0\(1) => gfx_inst_n_1034,
      \bias[3]_i_588_0\(0) => gfx_inst_n_1035,
      \bias[3]_i_589_0\(3) => gfx_inst_n_1008,
      \bias[3]_i_589_0\(2) => gfx_inst_n_1009,
      \bias[3]_i_589_0\(1) => gfx_inst_n_1010,
      \bias[3]_i_589_0\(0) => gfx_inst_n_1011,
      \bias[3]_i_58_0\ => HDMI_out_n_14,
      \bias[3]_i_592_0\ => HDMI_out_n_24,
      \bias[3]_i_59_0\(3) => gfx_inst_n_840,
      \bias[3]_i_59_0\(2) => gfx_inst_n_841,
      \bias[3]_i_59_0\(1) => gfx_inst_n_842,
      \bias[3]_i_59_0\(0) => gfx_inst_n_843,
      \bias[3]_i_603_0\(3) => gfx_inst_n_1128,
      \bias[3]_i_603_0\(2) => gfx_inst_n_1129,
      \bias[3]_i_603_0\(1) => gfx_inst_n_1130,
      \bias[3]_i_603_0\(0) => gfx_inst_n_1131,
      \bias[3]_i_604_0\(3) => \bias[3]_i_1642_n_0\,
      \bias[3]_i_604_0\(2) => \bias[3]_i_1643_n_0\,
      \bias[3]_i_604_0\(1) => \bias[3]_i_1644_n_0\,
      \bias[3]_i_604_0\(0) => \bias[3]_i_1645_n_0\,
      \bias[3]_i_604_1\(3) => gfx_inst_n_1174,
      \bias[3]_i_604_1\(2) => gfx_inst_n_1175,
      \bias[3]_i_604_1\(1) => gfx_inst_n_1176,
      \bias[3]_i_604_1\(0) => gfx_inst_n_1177,
      \bias[3]_i_605_0\(3) => \bias[3]_i_1667_n_0\,
      \bias[3]_i_605_0\(2) => \bias[3]_i_1668_n_0\,
      \bias[3]_i_605_0\(1) => \bias[3]_i_1669_n_0\,
      \bias[3]_i_605_0\(0) => \bias[3]_i_1670_n_0\,
      \bias[3]_i_605_1\(3) => gfx_inst_n_1152,
      \bias[3]_i_605_1\(2) => gfx_inst_n_1153,
      \bias[3]_i_605_1\(1) => gfx_inst_n_1154,
      \bias[3]_i_605_1\(0) => gfx_inst_n_1155,
      \bias[3]_i_606_0\ => HDMI_out_n_22,
      \bias[3]_i_608_0\(3) => gfx_inst_n_1080,
      \bias[3]_i_608_0\(2) => gfx_inst_n_1081,
      \bias[3]_i_608_0\(1) => gfx_inst_n_1082,
      \bias[3]_i_608_0\(0) => gfx_inst_n_1083,
      \bias[3]_i_611_0\ => HDMI_out_n_23,
      \bias[3]_i_612_0\(3) => gfx_inst_n_1104,
      \bias[3]_i_612_0\(2) => gfx_inst_n_1105,
      \bias[3]_i_612_0\(1) => gfx_inst_n_1106,
      \bias[3]_i_612_0\(0) => gfx_inst_n_1107,
      \bias[3]_i_613_0\(3) => gfx_inst_n_1056,
      \bias[3]_i_613_0\(2) => gfx_inst_n_1057,
      \bias[3]_i_613_0\(1) => gfx_inst_n_1058,
      \bias[3]_i_613_0\(0) => gfx_inst_n_1059,
      \bias[3]_i_61_0\ => HDMI_out_n_12,
      \bias[3]_i_627_0\ => \bias[3]_i_1320_n_0\,
      \bias[3]_i_629_0\ => \bias[3]_i_1791_n_0\,
      \bias[3]_i_667_0\(3) => gfx_inst_n_1381,
      \bias[3]_i_667_0\(2) => gfx_inst_n_1382,
      \bias[3]_i_667_0\(1) => gfx_inst_n_1383,
      \bias[3]_i_667_0\(0) => gfx_inst_n_1384,
      \bias[3]_i_667_1\(3) => gfx_inst_n_1389,
      \bias[3]_i_667_1\(2) => gfx_inst_n_1390,
      \bias[3]_i_667_1\(1) => gfx_inst_n_1391,
      \bias[3]_i_667_1\(0) => gfx_inst_n_1392,
      \bias[3]_i_670_0\(3) => gfx_inst_n_1406,
      \bias[3]_i_670_0\(2) => gfx_inst_n_1407,
      \bias[3]_i_670_0\(1) => gfx_inst_n_1408,
      \bias[3]_i_670_0\(0) => gfx_inst_n_1409,
      \bias[3]_i_670_1\(3) => gfx_inst_n_1414,
      \bias[3]_i_670_1\(2) => gfx_inst_n_1415,
      \bias[3]_i_670_1\(1) => gfx_inst_n_1416,
      \bias[3]_i_670_1\(0) => gfx_inst_n_1417,
      \bias[3]_i_673_0\(3) => gfx_inst_n_1356,
      \bias[3]_i_673_0\(2) => gfx_inst_n_1357,
      \bias[3]_i_673_0\(1) => gfx_inst_n_1358,
      \bias[3]_i_673_0\(0) => gfx_inst_n_1359,
      \bias[3]_i_673_1\(3) => gfx_inst_n_1364,
      \bias[3]_i_673_1\(2) => gfx_inst_n_1365,
      \bias[3]_i_673_1\(1) => gfx_inst_n_1366,
      \bias[3]_i_673_1\(0) => gfx_inst_n_1367,
      \bias[3]_i_676_0\(3) => gfx_inst_n_1456,
      \bias[3]_i_676_0\(2) => gfx_inst_n_1457,
      \bias[3]_i_676_0\(1) => gfx_inst_n_1458,
      \bias[3]_i_676_0\(0) => gfx_inst_n_1459,
      \bias[3]_i_676_1\(3) => gfx_inst_n_1464,
      \bias[3]_i_676_1\(2) => gfx_inst_n_1465,
      \bias[3]_i_676_1\(1) => gfx_inst_n_1466,
      \bias[3]_i_676_1\(0) => gfx_inst_n_1467,
      \bias[3]_i_679_0\(3) => gfx_inst_n_1481,
      \bias[3]_i_679_0\(2) => gfx_inst_n_1482,
      \bias[3]_i_679_0\(1) => gfx_inst_n_1483,
      \bias[3]_i_679_0\(0) => gfx_inst_n_1484,
      \bias[3]_i_679_1\(3) => gfx_inst_n_1489,
      \bias[3]_i_679_1\(2) => gfx_inst_n_1490,
      \bias[3]_i_679_1\(1) => gfx_inst_n_1491,
      \bias[3]_i_679_1\(0) => gfx_inst_n_1492,
      \bias[3]_i_682_0\(3) => gfx_inst_n_1431,
      \bias[3]_i_682_0\(2) => gfx_inst_n_1432,
      \bias[3]_i_682_0\(1) => gfx_inst_n_1433,
      \bias[3]_i_682_0\(0) => gfx_inst_n_1434,
      \bias[3]_i_682_1\(3) => gfx_inst_n_1439,
      \bias[3]_i_682_1\(2) => gfx_inst_n_1440,
      \bias[3]_i_682_1\(1) => gfx_inst_n_1441,
      \bias[3]_i_682_1\(0) => gfx_inst_n_1442,
      \bias[3]_i_689_0\(3) => gfx_inst_n_1331,
      \bias[3]_i_689_0\(2) => gfx_inst_n_1332,
      \bias[3]_i_689_0\(1) => gfx_inst_n_1333,
      \bias[3]_i_689_0\(0) => gfx_inst_n_1334,
      \bias[3]_i_689_1\(3) => gfx_inst_n_1339,
      \bias[3]_i_689_1\(2) => gfx_inst_n_1340,
      \bias[3]_i_689_1\(1) => gfx_inst_n_1341,
      \bias[3]_i_689_1\(0) => gfx_inst_n_1342,
      \bias[3]_i_6_0\(0) => \enemy3/sprite_hit_x1\,
      \bias[3]_i_77_0\ => gfx_inst_n_771,
      \bias[3]_i_78_0\ => gfx_inst_n_766,
      \bias[3]_i_78_1\ => gfx_inst_n_772,
      \bias[3]_i_79_0\ => gfx_inst_n_781,
      \bias[3]_i_79_1\ => gfx_inst_n_776,
      \bias[3]_i_79_2\ => \bias[3]_i_498_n_0\,
      \bias[3]_i_7_0\(0) => \enemy1/sprite_hit_x1\,
      \bias[3]_i_92_0\ => \o_tmds[5]_i_8_n_0\,
      \bias[3]_i_92_1\ => \bias[3]_i_553_n_0\,
      \bias[3]_i_943_0\ => \bias[3]_i_855_n_0\,
      \bias[3]_i_943_1\ => \bias[3]_i_853_n_0\,
      \bias[3]_i_950_0\ => \bias[3]_i_852_n_0\,
      \bias[4]_i_108_0\(0) => \stage3_enemy5/sprite_hit_x3\,
      \bias[4]_i_10_0\ => gfx_inst_n_1505,
      \bias[4]_i_12_0\ => HDMI_out_n_10,
      \bias[4]_i_19_0\ => \bias[4]_i_36__0_n_0\,
      \bias[4]_i_2__0_0\ => display_timings_inst_n_24,
      \bias[4]_i_30_0\ => HDMI_out_n_31,
      \bias[4]_i_30_1\ => HDMI_out_n_35,
      \bias[4]_i_30_2\ => HDMI_out_n_33,
      \bias[4]_i_30__0_0\ => \bias[3]_i_1317_n_0\,
      \bias[4]_i_31_0\ => HDMI_out_n_42,
      \bias[4]_i_31_1\ => HDMI_out_n_41,
      \bias[4]_i_31_2\(0) => gfx_inst_n_1218,
      \bias[4]_i_32_0\ => HDMI_out_n_36,
      \bias[4]_i_32_1\ => HDMI_out_n_40,
      \bias[4]_i_32_2\ => HDMI_out_n_38,
      \bias[4]_i_34__0_0\ => gfx_inst_n_1215,
      \bias[4]_i_35__0_0\ => \notcollision[1]_i_2_n_0\,
      \bias[4]_i_35__0_1\ => gfx_inst_n_1211,
      \bias[4]_i_35__0_2\(0) => \stage3_enemy4/sprite_hit_x3\,
      \bias[4]_i_46__0_0\ => \bias[3]_i_272_n_0\,
      \bias[4]_i_46__0_1\ => \bias[3]_i_519_n_0\,
      \bias[4]_i_46__0_2\ => \bias[3]_i_520_n_0\,
      \bias[4]_i_46__0_3\ => gfx_inst_n_767,
      \bias[4]_i_48__0_0\(0) => gfx_inst_n_1246,
      \bias[4]_i_48__0_1\(0) => gfx_inst_n_1271,
      \bias[4]_i_49_0\(1 downto 0) => \stage3_enemy5/notcollision_reg\(1 downto 0),
      \bias[4]_i_52_0\ => HDMI_out_n_15,
      \bias[4]_i_53_0\(3) => gfx_inst_n_912,
      \bias[4]_i_53_0\(2) => gfx_inst_n_913,
      \bias[4]_i_53_0\(1) => gfx_inst_n_914,
      \bias[4]_i_53_0\(0) => gfx_inst_n_915,
      \bias[4]_i_57__0_0\(0) => \stage2_enemy7/sprite_hit_x2\,
      \bias[4]_i_59_0\ => HDMI_out_n_29,
      \bias[4]_i_59_1\ => HDMI_out_n_28,
      \bias[4]_i_59_2\(0) => gfx_inst_n_1160,
      \bias[4]_i_60_0\ => HDMI_out_n_26,
      \bias[4]_i_60_1\ => HDMI_out_n_25,
      \bias[4]_i_60_2\(0) => gfx_inst_n_1138,
      \bias[4]_i_63_0\ => HDMI_out_n_18,
      \bias[4]_i_64_0\(0) => \stage2_enemy4/sprite_hit_x2\,
      \bias[4]_i_89_0\(3) => \bias[4]_i_347_n_0\,
      \bias[4]_i_89_0\(2) => \bias[4]_i_348_n_0\,
      \bias[4]_i_89_0\(1) => \bias[4]_i_349_n_0\,
      \bias[4]_i_89_0\(0) => \bias[4]_i_350_n_0\,
      \bias[4]_i_89_1\(3) => gfx_inst_n_1232,
      \bias[4]_i_89_1\(2) => gfx_inst_n_1233,
      \bias[4]_i_89_1\(1) => gfx_inst_n_1234,
      \bias[4]_i_89_1\(0) => gfx_inst_n_1235,
      \bias[4]_i_8_0\ => HDMI_out_n_2,
      \bias[4]_i_94_0\(2) => gfx_inst_n_1193,
      \bias[4]_i_94_0\(1) => gfx_inst_n_1194,
      \bias[4]_i_94_0\(0) => gfx_inst_n_1195,
      \bias_reg[2]\ => display_timings_inst_n_18,
      \bias_reg[2]_0\ => display_timings_inst_n_19,
      \bias_reg[2]_1\ => display_timings_inst_n_27,
      \bias_reg[2]_2\ => display_timings_inst_n_28,
      \bias_reg[2]_3\ => HDMI_out_n_50,
      \bias_reg[3]\ => display_timings_inst_n_338,
      \bias_reg[3]_0\ => HDMI_out_n_3,
      \bias_reg[3]_1\ => HDMI_out_n_48,
      \bias_reg[3]_2\ => HDMI_out_n_49,
      \bias_reg[3]_i_1000_0\ => gfx_inst_n_225,
      \bias_reg[3]_i_1000_1\ => gfx_inst_n_226,
      \bias_reg[3]_i_1007_0\ => gfx_inst_n_221,
      \bias_reg[3]_i_1007_1\ => gfx_inst_n_222,
      \bias_reg[3]_i_1007_2\ => gfx_inst_n_223,
      \bias_reg[3]_i_1007_3\ => gfx_inst_n_224,
      \bias_reg[3]_i_1027_0\ => gfx_inst_n_229,
      \bias_reg[3]_i_1027_1\ => gfx_inst_n_230,
      \bias_reg[3]_i_1027_2\ => gfx_inst_n_231,
      \bias_reg[3]_i_1027_3\ => gfx_inst_n_232,
      \bias_reg[3]_i_1027_4\ => gfx_inst_n_233,
      \bias_reg[3]_i_1027_5\ => gfx_inst_n_234,
      \bias_reg[3]_i_1027_6\ => gfx_inst_n_235,
      \bias_reg[3]_i_1027_7\ => gfx_inst_n_236,
      \bias_reg[3]_i_1027_8\(3) => gfx_inst_n_1111,
      \bias_reg[3]_i_1027_8\(2) => gfx_inst_n_1112,
      \bias_reg[3]_i_1027_8\(1) => gfx_inst_n_1113,
      \bias_reg[3]_i_1027_8\(0) => gfx_inst_n_1114,
      \bias_reg[3]_i_1028_0\(1) => \bias[3]_i_2297_n_0\,
      \bias_reg[3]_i_1028_0\(0) => \bias[3]_i_2299_n_0\,
      \bias_reg[3]_i_1028_1\(0) => \bias[3]_i_2303_n_0\,
      \bias_reg[3]_i_1029_0\(0) => \bias[3]_i_2308_n_0\,
      \bias_reg[3]_i_1031_0\(0) => \bias[3]_i_2313_n_0\,
      \bias_reg[3]_i_1032_0\ => gfx_inst_n_263,
      \bias_reg[3]_i_1032_1\ => gfx_inst_n_262,
      \bias_reg[3]_i_1032_2\ => gfx_inst_n_265,
      \bias_reg[3]_i_1032_3\ => gfx_inst_n_264,
      \bias_reg[3]_i_1032_4\ => gfx_inst_n_267,
      \bias_reg[3]_i_1032_5\ => gfx_inst_n_266,
      \bias_reg[3]_i_1032_6\ => gfx_inst_n_269,
      \bias_reg[3]_i_1032_7\ => gfx_inst_n_268,
      \bias_reg[3]_i_1032_8\(1) => gfx_inst_n_1158,
      \bias_reg[3]_i_1032_8\(0) => gfx_inst_n_1159,
      \bias_reg[3]_i_1034_0\(0) => \bias[3]_i_2332_n_0\,
      \bias_reg[3]_i_1036_0\(0) => \bias[3]_i_2342_n_0\,
      \bias_reg[3]_i_1037_0\(1) => gfx_inst_n_1136,
      \bias_reg[3]_i_1037_0\(0) => gfx_inst_n_1137,
      \bias_reg[3]_i_1039_0\(0) => \bias[3]_i_2361_n_0\,
      \bias_reg[3]_i_1042_0\ => gfx_inst_n_191,
      \bias_reg[3]_i_1042_1\ => gfx_inst_n_192,
      \bias_reg[3]_i_1043_0\ => gfx_inst_n_187,
      \bias_reg[3]_i_1043_1\ => gfx_inst_n_188,
      \bias_reg[3]_i_1043_2\ => gfx_inst_n_189,
      \bias_reg[3]_i_1043_3\ => gfx_inst_n_190,
      \bias_reg[3]_i_1048_0\ => gfx_inst_n_195,
      \bias_reg[3]_i_1048_1\ => gfx_inst_n_196,
      \bias_reg[3]_i_1048_2\ => gfx_inst_n_197,
      \bias_reg[3]_i_1048_3\ => gfx_inst_n_198,
      \bias_reg[3]_i_1048_4\ => gfx_inst_n_199,
      \bias_reg[3]_i_1048_5\ => gfx_inst_n_200,
      \bias_reg[3]_i_1048_6\ => gfx_inst_n_201,
      \bias_reg[3]_i_1048_7\ => gfx_inst_n_202,
      \bias_reg[3]_i_1048_8\(3) => gfx_inst_n_1063,
      \bias_reg[3]_i_1048_8\(2) => gfx_inst_n_1064,
      \bias_reg[3]_i_1048_8\(1) => gfx_inst_n_1065,
      \bias_reg[3]_i_1048_8\(0) => gfx_inst_n_1066,
      \bias_reg[3]_i_1049_0\(1) => \bias[3]_i_2389_n_0\,
      \bias_reg[3]_i_1049_0\(0) => \bias[3]_i_2391_n_0\,
      \bias_reg[3]_i_1049_1\(0) => \bias[3]_i_2395_n_0\,
      \bias_reg[3]_i_1050_0\(0) => \bias[3]_i_2400_n_0\,
      \bias_reg[3]_i_1062_0\(3) => gfx_inst_n_1087,
      \bias_reg[3]_i_1062_0\(2) => gfx_inst_n_1088,
      \bias_reg[3]_i_1062_0\(1) => gfx_inst_n_1089,
      \bias_reg[3]_i_1062_0\(0) => gfx_inst_n_1090,
      \bias_reg[3]_i_1063_0\(1) => \bias[3]_i_2418_n_0\,
      \bias_reg[3]_i_1063_0\(0) => \bias[3]_i_2420_n_0\,
      \bias_reg[3]_i_1063_1\(0) => \bias[3]_i_2424_n_0\,
      \bias_reg[3]_i_1064_0\(0) => \bias[3]_i_2429_n_0\,
      \bias_reg[3]_i_1066_0\(3) => gfx_inst_n_1039,
      \bias_reg[3]_i_1066_0\(2) => gfx_inst_n_1040,
      \bias_reg[3]_i_1066_0\(1) => gfx_inst_n_1041,
      \bias_reg[3]_i_1066_0\(0) => gfx_inst_n_1042,
      \bias_reg[3]_i_1067_0\(1) => \bias[3]_i_2447_n_0\,
      \bias_reg[3]_i_1067_0\(0) => \bias[3]_i_2449_n_0\,
      \bias_reg[3]_i_1067_1\(0) => \bias[3]_i_2453_n_0\,
      \bias_reg[3]_i_1068_0\(0) => \bias[3]_i_2458_n_0\,
      \bias_reg[3]_i_1104_0\(3) => gfx_inst_n_1247,
      \bias_reg[3]_i_1104_0\(2) => gfx_inst_n_1248,
      \bias_reg[3]_i_1104_0\(1) => gfx_inst_n_1249,
      \bias_reg[3]_i_1104_0\(0) => gfx_inst_n_1250,
      \bias_reg[3]_i_1135_0\(3) => gfx_inst_n_1272,
      \bias_reg[3]_i_1135_0\(2) => gfx_inst_n_1273,
      \bias_reg[3]_i_1135_0\(1) => gfx_inst_n_1274,
      \bias_reg[3]_i_1135_0\(0) => gfx_inst_n_1275,
      \bias_reg[3]_i_1164\(15 downto 0) => sprite_shoot_x_stage2_e6(15 downto 0),
      \bias_reg[3]_i_1165_0\(2) => gfx_inst_n_1393,
      \bias_reg[3]_i_1165_0\(1) => gfx_inst_n_1394,
      \bias_reg[3]_i_1165_0\(0) => gfx_inst_n_1395,
      \bias_reg[3]_i_1165_1\(0) => gfx_inst_n_1380,
      \bias_reg[3]_i_1166_0\(3) => gfx_inst_n_1401,
      \bias_reg[3]_i_1166_0\(2) => gfx_inst_n_1402,
      \bias_reg[3]_i_1166_0\(1) => gfx_inst_n_1403,
      \bias_reg[3]_i_1166_0\(0) => gfx_inst_n_1404,
      \bias_reg[3]_i_1167_0\(0) => gfx_inst_n_1385,
      \bias_reg[3]_i_1167_1\(2) => gfx_inst_n_1386,
      \bias_reg[3]_i_1167_1\(1) => gfx_inst_n_1387,
      \bias_reg[3]_i_1167_1\(0) => gfx_inst_n_1388,
      \bias_reg[3]_i_1174\(15 downto 0) => sprite_shoot_x_stage2_e8(15 downto 0),
      \bias_reg[3]_i_1175_0\(2) => gfx_inst_n_1418,
      \bias_reg[3]_i_1175_0\(1) => gfx_inst_n_1419,
      \bias_reg[3]_i_1175_0\(0) => gfx_inst_n_1420,
      \bias_reg[3]_i_1175_1\(0) => gfx_inst_n_1405,
      \bias_reg[3]_i_1176_0\(3) => gfx_inst_n_1426,
      \bias_reg[3]_i_1176_0\(2) => gfx_inst_n_1427,
      \bias_reg[3]_i_1176_0\(1) => gfx_inst_n_1428,
      \bias_reg[3]_i_1176_0\(0) => gfx_inst_n_1429,
      \bias_reg[3]_i_1177_0\(0) => gfx_inst_n_1410,
      \bias_reg[3]_i_1177_1\(2) => gfx_inst_n_1411,
      \bias_reg[3]_i_1177_1\(1) => gfx_inst_n_1412,
      \bias_reg[3]_i_1177_1\(0) => gfx_inst_n_1413,
      \bias_reg[3]_i_1184\(15 downto 0) => sprite_shoot_x_stage2_e4(15 downto 0),
      \bias_reg[3]_i_1185_0\(2) => gfx_inst_n_1368,
      \bias_reg[3]_i_1185_0\(1) => gfx_inst_n_1369,
      \bias_reg[3]_i_1185_0\(0) => gfx_inst_n_1370,
      \bias_reg[3]_i_1185_1\(0) => gfx_inst_n_1355,
      \bias_reg[3]_i_1186_0\(3) => gfx_inst_n_1376,
      \bias_reg[3]_i_1186_0\(2) => gfx_inst_n_1377,
      \bias_reg[3]_i_1186_0\(1) => gfx_inst_n_1378,
      \bias_reg[3]_i_1186_0\(0) => gfx_inst_n_1379,
      \bias_reg[3]_i_1187_0\(0) => gfx_inst_n_1360,
      \bias_reg[3]_i_1187_1\(2) => gfx_inst_n_1361,
      \bias_reg[3]_i_1187_1\(1) => gfx_inst_n_1362,
      \bias_reg[3]_i_1187_1\(0) => gfx_inst_n_1363,
      \bias_reg[3]_i_1194\(15 downto 0) => sprite_shoot_x_stage3_e3(15 downto 0),
      \bias_reg[3]_i_1195_0\(2) => gfx_inst_n_1468,
      \bias_reg[3]_i_1195_0\(1) => gfx_inst_n_1469,
      \bias_reg[3]_i_1195_0\(0) => gfx_inst_n_1470,
      \bias_reg[3]_i_1195_1\(0) => gfx_inst_n_1455,
      \bias_reg[3]_i_1196_0\(3) => gfx_inst_n_1476,
      \bias_reg[3]_i_1196_0\(2) => gfx_inst_n_1477,
      \bias_reg[3]_i_1196_0\(1) => gfx_inst_n_1478,
      \bias_reg[3]_i_1196_0\(0) => gfx_inst_n_1479,
      \bias_reg[3]_i_1197_0\(0) => gfx_inst_n_1460,
      \bias_reg[3]_i_1197_1\(2) => gfx_inst_n_1461,
      \bias_reg[3]_i_1197_1\(1) => gfx_inst_n_1462,
      \bias_reg[3]_i_1197_1\(0) => gfx_inst_n_1463,
      \bias_reg[3]_i_1204\(15 downto 0) => sprite_shoot_x_stage3_e5(15 downto 0),
      \bias_reg[3]_i_1205_0\(2) => gfx_inst_n_1493,
      \bias_reg[3]_i_1205_0\(1) => gfx_inst_n_1494,
      \bias_reg[3]_i_1205_0\(0) => gfx_inst_n_1495,
      \bias_reg[3]_i_1205_1\(0) => gfx_inst_n_1480,
      \bias_reg[3]_i_1206_0\(3) => gfx_inst_n_1501,
      \bias_reg[3]_i_1206_0\(2) => gfx_inst_n_1502,
      \bias_reg[3]_i_1206_0\(1) => gfx_inst_n_1503,
      \bias_reg[3]_i_1206_0\(0) => gfx_inst_n_1504,
      \bias_reg[3]_i_1207_0\(0) => gfx_inst_n_1485,
      \bias_reg[3]_i_1207_1\(2) => gfx_inst_n_1486,
      \bias_reg[3]_i_1207_1\(1) => gfx_inst_n_1487,
      \bias_reg[3]_i_1207_1\(0) => gfx_inst_n_1488,
      \bias_reg[3]_i_1214\(15 downto 0) => sprite_shoot_x_stage3_e1(15 downto 0),
      \bias_reg[3]_i_1215_0\(2) => gfx_inst_n_1443,
      \bias_reg[3]_i_1215_0\(1) => gfx_inst_n_1444,
      \bias_reg[3]_i_1215_0\(0) => gfx_inst_n_1445,
      \bias_reg[3]_i_1215_1\(0) => gfx_inst_n_1430,
      \bias_reg[3]_i_1216_0\(3) => gfx_inst_n_1451,
      \bias_reg[3]_i_1216_0\(2) => gfx_inst_n_1452,
      \bias_reg[3]_i_1216_0\(1) => gfx_inst_n_1453,
      \bias_reg[3]_i_1216_0\(0) => gfx_inst_n_1454,
      \bias_reg[3]_i_1217_0\(0) => gfx_inst_n_1435,
      \bias_reg[3]_i_1217_1\(2) => gfx_inst_n_1436,
      \bias_reg[3]_i_1217_1\(1) => gfx_inst_n_1437,
      \bias_reg[3]_i_1217_1\(0) => gfx_inst_n_1438,
      \bias_reg[3]_i_1233_0\(3) => gfx_inst_n_1322,
      \bias_reg[3]_i_1233_0\(2) => gfx_inst_n_1323,
      \bias_reg[3]_i_1233_0\(1) => gfx_inst_n_1324,
      \bias_reg[3]_i_1233_0\(0) => gfx_inst_n_1325,
      \bias_reg[3]_i_1246\(15 downto 0) => sprite_shoot_x_stage2_e2(15 downto 0),
      \bias_reg[3]_i_1247_0\(2) => gfx_inst_n_1343,
      \bias_reg[3]_i_1247_0\(1) => gfx_inst_n_1344,
      \bias_reg[3]_i_1247_0\(0) => gfx_inst_n_1345,
      \bias_reg[3]_i_1247_1\(0) => gfx_inst_n_1330,
      \bias_reg[3]_i_1248_0\(3) => gfx_inst_n_1351,
      \bias_reg[3]_i_1248_0\(2) => gfx_inst_n_1352,
      \bias_reg[3]_i_1248_0\(1) => gfx_inst_n_1353,
      \bias_reg[3]_i_1248_0\(0) => gfx_inst_n_1354,
      \bias_reg[3]_i_1249_0\(0) => gfx_inst_n_1335,
      \bias_reg[3]_i_1249_1\(2) => gfx_inst_n_1336,
      \bias_reg[3]_i_1249_1\(1) => gfx_inst_n_1337,
      \bias_reg[3]_i_1249_1\(0) => gfx_inst_n_1338,
      \bias_reg[3]_i_1265_0\(3) => gfx_inst_n_1297,
      \bias_reg[3]_i_1265_0\(2) => gfx_inst_n_1298,
      \bias_reg[3]_i_1265_0\(1) => gfx_inst_n_1299,
      \bias_reg[3]_i_1265_0\(0) => gfx_inst_n_1300,
      \bias_reg[3]_i_1399_0\ => gfx_inst_n_85,
      \bias_reg[3]_i_1399_1\ => gfx_inst_n_86,
      \bias_reg[3]_i_1399_2\ => gfx_inst_n_87,
      \bias_reg[3]_i_1399_3\ => gfx_inst_n_88,
      \bias_reg[3]_i_1407_0\(3) => gfx_inst_n_927,
      \bias_reg[3]_i_1407_0\(2) => gfx_inst_n_928,
      \bias_reg[3]_i_1407_0\(1) => gfx_inst_n_929,
      \bias_reg[3]_i_1407_0\(0) => gfx_inst_n_930,
      \bias_reg[3]_i_1407_1\(2) => gfx_inst_n_931,
      \bias_reg[3]_i_1407_1\(1) => gfx_inst_n_932,
      \bias_reg[3]_i_1407_1\(0) => gfx_inst_n_933,
      \bias_reg[3]_i_1407_2\(1) => gfx_inst_n_934,
      \bias_reg[3]_i_1407_2\(0) => gfx_inst_n_935,
      \bias_reg[3]_i_1407_3\(1) => gfx_inst_n_940,
      \bias_reg[3]_i_1407_3\(0) => gfx_inst_n_941,
      \bias_reg[3]_i_1409_0\ => gfx_inst_n_91,
      \bias_reg[3]_i_1409_1\ => gfx_inst_n_92,
      \bias_reg[3]_i_1432_0\(3) => gfx_inst_n_947,
      \bias_reg[3]_i_1432_0\(2) => gfx_inst_n_948,
      \bias_reg[3]_i_1432_0\(1) => gfx_inst_n_949,
      \bias_reg[3]_i_1432_0\(0) => gfx_inst_n_950,
      \bias_reg[3]_i_1432_1\(3) => gfx_inst_n_951,
      \bias_reg[3]_i_1432_1\(2) => gfx_inst_n_952,
      \bias_reg[3]_i_1432_1\(1) => gfx_inst_n_953,
      \bias_reg[3]_i_1432_1\(0) => gfx_inst_n_954,
      \bias_reg[3]_i_1432_2\(2) => gfx_inst_n_955,
      \bias_reg[3]_i_1432_2\(1) => gfx_inst_n_956,
      \bias_reg[3]_i_1432_2\(0) => gfx_inst_n_957,
      \bias_reg[3]_i_1432_3\(1) => gfx_inst_n_958,
      \bias_reg[3]_i_1432_3\(0) => gfx_inst_n_959,
      \bias_reg[3]_i_1432_4\(1) => gfx_inst_n_964,
      \bias_reg[3]_i_1432_4\(0) => gfx_inst_n_965,
      \bias_reg[3]_i_147_0\(1) => gfx_inst_n_862,
      \bias_reg[3]_i_147_0\(0) => gfx_inst_n_863,
      \bias_reg[3]_i_147_1\(1) => gfx_inst_n_868,
      \bias_reg[3]_i_147_1\(0) => gfx_inst_n_869,
      \bias_reg[3]_i_1494_0\(3) => gfx_inst_n_971,
      \bias_reg[3]_i_1494_0\(2) => gfx_inst_n_972,
      \bias_reg[3]_i_1494_0\(1) => gfx_inst_n_973,
      \bias_reg[3]_i_1494_0\(0) => gfx_inst_n_974,
      \bias_reg[3]_i_1494_1\(3) => gfx_inst_n_975,
      \bias_reg[3]_i_1494_1\(2) => gfx_inst_n_976,
      \bias_reg[3]_i_1494_1\(1) => gfx_inst_n_977,
      \bias_reg[3]_i_1494_1\(0) => gfx_inst_n_978,
      \bias_reg[3]_i_1494_2\(2) => gfx_inst_n_979,
      \bias_reg[3]_i_1494_2\(1) => gfx_inst_n_980,
      \bias_reg[3]_i_1494_2\(0) => gfx_inst_n_981,
      \bias_reg[3]_i_1494_3\(1) => gfx_inst_n_982,
      \bias_reg[3]_i_1494_3\(0) => gfx_inst_n_983,
      \bias_reg[3]_i_1494_4\(1) => gfx_inst_n_988,
      \bias_reg[3]_i_1494_4\(0) => gfx_inst_n_989,
      \bias_reg[3]_i_1496_0\ => gfx_inst_n_125,
      \bias_reg[3]_i_1496_1\ => gfx_inst_n_126,
      \bias_reg[3]_i_1519_0\(3) => gfx_inst_n_1019,
      \bias_reg[3]_i_1519_0\(2) => gfx_inst_n_1020,
      \bias_reg[3]_i_1519_0\(1) => gfx_inst_n_1021,
      \bias_reg[3]_i_1519_0\(0) => gfx_inst_n_1022,
      \bias_reg[3]_i_1519_1\(3) => gfx_inst_n_1023,
      \bias_reg[3]_i_1519_1\(2) => gfx_inst_n_1024,
      \bias_reg[3]_i_1519_1\(1) => gfx_inst_n_1025,
      \bias_reg[3]_i_1519_1\(0) => gfx_inst_n_1026,
      \bias_reg[3]_i_1519_2\(2) => gfx_inst_n_1027,
      \bias_reg[3]_i_1519_2\(1) => gfx_inst_n_1028,
      \bias_reg[3]_i_1519_2\(0) => gfx_inst_n_1029,
      \bias_reg[3]_i_1519_3\(1) => gfx_inst_n_1030,
      \bias_reg[3]_i_1519_3\(0) => gfx_inst_n_1031,
      \bias_reg[3]_i_1519_4\(1) => gfx_inst_n_1036,
      \bias_reg[3]_i_1519_4\(0) => gfx_inst_n_1037,
      \bias_reg[3]_i_1521_0\ => gfx_inst_n_159,
      \bias_reg[3]_i_1521_1\ => gfx_inst_n_160,
      \bias_reg[3]_i_1544_0\(3) => gfx_inst_n_995,
      \bias_reg[3]_i_1544_0\(2) => gfx_inst_n_996,
      \bias_reg[3]_i_1544_0\(1) => gfx_inst_n_997,
      \bias_reg[3]_i_1544_0\(0) => gfx_inst_n_998,
      \bias_reg[3]_i_1544_1\(3) => gfx_inst_n_999,
      \bias_reg[3]_i_1544_1\(2) => gfx_inst_n_1000,
      \bias_reg[3]_i_1544_1\(1) => gfx_inst_n_1001,
      \bias_reg[3]_i_1544_1\(0) => gfx_inst_n_1002,
      \bias_reg[3]_i_1544_2\(2) => gfx_inst_n_1003,
      \bias_reg[3]_i_1544_2\(1) => gfx_inst_n_1004,
      \bias_reg[3]_i_1544_2\(0) => gfx_inst_n_1005,
      \bias_reg[3]_i_1544_3\(1) => gfx_inst_n_1006,
      \bias_reg[3]_i_1544_3\(0) => gfx_inst_n_1007,
      \bias_reg[3]_i_1544_4\(1) => gfx_inst_n_1012,
      \bias_reg[3]_i_1544_4\(0) => gfx_inst_n_1013,
      \bias_reg[3]_i_157_0\ => gfx_inst_n_55,
      \bias_reg[3]_i_157_1\ => gfx_inst_n_56,
      \bias_reg[3]_i_1600_0\(3) => gfx_inst_n_1115,
      \bias_reg[3]_i_1600_0\(2) => gfx_inst_n_1116,
      \bias_reg[3]_i_1600_0\(1) => gfx_inst_n_1117,
      \bias_reg[3]_i_1600_0\(0) => gfx_inst_n_1118,
      \bias_reg[3]_i_1600_1\(3) => gfx_inst_n_1119,
      \bias_reg[3]_i_1600_1\(2) => gfx_inst_n_1120,
      \bias_reg[3]_i_1600_1\(1) => gfx_inst_n_1121,
      \bias_reg[3]_i_1600_1\(0) => gfx_inst_n_1122,
      \bias_reg[3]_i_1600_2\(2) => gfx_inst_n_1123,
      \bias_reg[3]_i_1600_2\(1) => gfx_inst_n_1124,
      \bias_reg[3]_i_1600_2\(0) => gfx_inst_n_1125,
      \bias_reg[3]_i_1600_3\(1) => gfx_inst_n_1126,
      \bias_reg[3]_i_1600_3\(0) => gfx_inst_n_1127,
      \bias_reg[3]_i_1600_4\(1) => gfx_inst_n_1132,
      \bias_reg[3]_i_1600_4\(0) => gfx_inst_n_1133,
      \bias_reg[3]_i_1602_0\ => gfx_inst_n_227,
      \bias_reg[3]_i_1602_1\ => gfx_inst_n_228,
      \bias_reg[3]_i_162_0\ => gfx_inst_n_59,
      \bias_reg[3]_i_162_1\ => gfx_inst_n_60,
      \bias_reg[3]_i_162_2\ => gfx_inst_n_61,
      \bias_reg[3]_i_162_3\ => gfx_inst_n_62,
      \bias_reg[3]_i_162_4\ => gfx_inst_n_63,
      \bias_reg[3]_i_162_5\ => gfx_inst_n_64,
      \bias_reg[3]_i_162_6\ => gfx_inst_n_65,
      \bias_reg[3]_i_162_7\ => gfx_inst_n_66,
      \bias_reg[3]_i_162_8\(3) => gfx_inst_n_871,
      \bias_reg[3]_i_162_8\(2) => gfx_inst_n_872,
      \bias_reg[3]_i_162_8\(1) => gfx_inst_n_873,
      \bias_reg[3]_i_162_8\(0) => gfx_inst_n_874,
      \bias_reg[3]_i_1630_0\ => gfx_inst_n_259,
      \bias_reg[3]_i_1630_1\ => gfx_inst_n_261,
      \bias_reg[3]_i_1630_2\ => gfx_inst_n_260,
      \bias_reg[3]_i_1639_0\(3) => gfx_inst_n_1161,
      \bias_reg[3]_i_1639_0\(2) => gfx_inst_n_1162,
      \bias_reg[3]_i_1639_0\(1) => gfx_inst_n_1163,
      \bias_reg[3]_i_1639_0\(0) => gfx_inst_n_1164,
      \bias_reg[3]_i_1639_1\(3) => gfx_inst_n_1165,
      \bias_reg[3]_i_1639_1\(2) => gfx_inst_n_1166,
      \bias_reg[3]_i_1639_1\(1) => gfx_inst_n_1167,
      \bias_reg[3]_i_1639_1\(0) => gfx_inst_n_1168,
      \bias_reg[3]_i_1639_2\(2) => gfx_inst_n_1169,
      \bias_reg[3]_i_1639_2\(1) => gfx_inst_n_1170,
      \bias_reg[3]_i_1639_2\(0) => gfx_inst_n_1171,
      \bias_reg[3]_i_1639_3\(1) => gfx_inst_n_1172,
      \bias_reg[3]_i_1639_3\(0) => gfx_inst_n_1173,
      \bias_reg[3]_i_163_0\(1) => \bias[3]_i_720_n_0\,
      \bias_reg[3]_i_163_0\(0) => \bias[3]_i_722_n_0\,
      \bias_reg[3]_i_163_1\(0) => \bias[3]_i_726_n_0\,
      \bias_reg[3]_i_164_0\(0) => \bias[3]_i_731_n_0\,
      \bias_reg[3]_i_1664_0\(3) => gfx_inst_n_1139,
      \bias_reg[3]_i_1664_0\(2) => gfx_inst_n_1140,
      \bias_reg[3]_i_1664_0\(1) => gfx_inst_n_1141,
      \bias_reg[3]_i_1664_0\(0) => gfx_inst_n_1142,
      \bias_reg[3]_i_1664_1\(3) => gfx_inst_n_1143,
      \bias_reg[3]_i_1664_1\(2) => gfx_inst_n_1144,
      \bias_reg[3]_i_1664_1\(1) => gfx_inst_n_1145,
      \bias_reg[3]_i_1664_1\(0) => gfx_inst_n_1146,
      \bias_reg[3]_i_1664_2\(2) => gfx_inst_n_1147,
      \bias_reg[3]_i_1664_2\(1) => gfx_inst_n_1148,
      \bias_reg[3]_i_1664_2\(0) => gfx_inst_n_1149,
      \bias_reg[3]_i_1664_3\(1) => gfx_inst_n_1150,
      \bias_reg[3]_i_1664_3\(0) => gfx_inst_n_1151,
      \bias_reg[3]_i_1687_0\(3) => gfx_inst_n_1067,
      \bias_reg[3]_i_1687_0\(2) => gfx_inst_n_1068,
      \bias_reg[3]_i_1687_0\(1) => gfx_inst_n_1069,
      \bias_reg[3]_i_1687_0\(0) => gfx_inst_n_1070,
      \bias_reg[3]_i_1687_1\(3) => gfx_inst_n_1071,
      \bias_reg[3]_i_1687_1\(2) => gfx_inst_n_1072,
      \bias_reg[3]_i_1687_1\(1) => gfx_inst_n_1073,
      \bias_reg[3]_i_1687_1\(0) => gfx_inst_n_1074,
      \bias_reg[3]_i_1687_2\(2) => gfx_inst_n_1075,
      \bias_reg[3]_i_1687_2\(1) => gfx_inst_n_1076,
      \bias_reg[3]_i_1687_2\(0) => gfx_inst_n_1077,
      \bias_reg[3]_i_1687_3\(1) => gfx_inst_n_1078,
      \bias_reg[3]_i_1687_3\(0) => gfx_inst_n_1079,
      \bias_reg[3]_i_1687_4\(1) => gfx_inst_n_1084,
      \bias_reg[3]_i_1687_4\(0) => gfx_inst_n_1085,
      \bias_reg[3]_i_1689_0\ => gfx_inst_n_193,
      \bias_reg[3]_i_1689_1\ => gfx_inst_n_194,
      \bias_reg[3]_i_168_0\ => gfx_inst_n_51,
      \bias_reg[3]_i_168_1\ => gfx_inst_n_52,
      \bias_reg[3]_i_168_2\ => gfx_inst_n_53,
      \bias_reg[3]_i_168_3\ => gfx_inst_n_54,
      \bias_reg[3]_i_169_0\ => gfx_inst_n_25,
      \bias_reg[3]_i_169_1\ => gfx_inst_n_26,
      \bias_reg[3]_i_169_2\ => gfx_inst_n_27,
      \bias_reg[3]_i_169_3\ => gfx_inst_n_28,
      \bias_reg[3]_i_169_4\ => gfx_inst_n_29,
      \bias_reg[3]_i_169_5\ => gfx_inst_n_30,
      \bias_reg[3]_i_169_6\ => gfx_inst_n_31,
      \bias_reg[3]_i_169_7\ => gfx_inst_n_32,
      \bias_reg[3]_i_169_8\(3) => gfx_inst_n_823,
      \bias_reg[3]_i_169_8\(2) => gfx_inst_n_824,
      \bias_reg[3]_i_169_8\(1) => gfx_inst_n_825,
      \bias_reg[3]_i_169_8\(0) => gfx_inst_n_826,
      \bias_reg[3]_i_170_0\(1) => \bias[3]_i_749_n_0\,
      \bias_reg[3]_i_170_0\(0) => \bias[3]_i_751_n_0\,
      \bias_reg[3]_i_170_1\(0) => \bias[3]_i_755_n_0\,
      \bias_reg[3]_i_171_0\(0) => \bias[3]_i_760_n_0\,
      \bias_reg[3]_i_1725_0\(3) => gfx_inst_n_1091,
      \bias_reg[3]_i_1725_0\(2) => gfx_inst_n_1092,
      \bias_reg[3]_i_1725_0\(1) => gfx_inst_n_1093,
      \bias_reg[3]_i_1725_0\(0) => gfx_inst_n_1094,
      \bias_reg[3]_i_1725_1\(3) => gfx_inst_n_1095,
      \bias_reg[3]_i_1725_1\(2) => gfx_inst_n_1096,
      \bias_reg[3]_i_1725_1\(1) => gfx_inst_n_1097,
      \bias_reg[3]_i_1725_1\(0) => gfx_inst_n_1098,
      \bias_reg[3]_i_1725_2\(2) => gfx_inst_n_1099,
      \bias_reg[3]_i_1725_2\(1) => gfx_inst_n_1100,
      \bias_reg[3]_i_1725_2\(0) => gfx_inst_n_1101,
      \bias_reg[3]_i_1725_3\(1) => gfx_inst_n_1102,
      \bias_reg[3]_i_1725_3\(0) => gfx_inst_n_1103,
      \bias_reg[3]_i_1725_4\(1) => gfx_inst_n_1108,
      \bias_reg[3]_i_1725_4\(0) => gfx_inst_n_1109,
      \bias_reg[3]_i_1750_0\(3) => gfx_inst_n_1043,
      \bias_reg[3]_i_1750_0\(2) => gfx_inst_n_1044,
      \bias_reg[3]_i_1750_0\(1) => gfx_inst_n_1045,
      \bias_reg[3]_i_1750_0\(0) => gfx_inst_n_1046,
      \bias_reg[3]_i_1750_1\(3) => gfx_inst_n_1047,
      \bias_reg[3]_i_1750_1\(2) => gfx_inst_n_1048,
      \bias_reg[3]_i_1750_1\(1) => gfx_inst_n_1049,
      \bias_reg[3]_i_1750_1\(0) => gfx_inst_n_1050,
      \bias_reg[3]_i_1750_2\(2) => gfx_inst_n_1051,
      \bias_reg[3]_i_1750_2\(1) => gfx_inst_n_1052,
      \bias_reg[3]_i_1750_2\(0) => gfx_inst_n_1053,
      \bias_reg[3]_i_1750_3\(1) => gfx_inst_n_1054,
      \bias_reg[3]_i_1750_3\(0) => gfx_inst_n_1055,
      \bias_reg[3]_i_1750_4\(1) => gfx_inst_n_1060,
      \bias_reg[3]_i_1750_4\(0) => gfx_inst_n_1061,
      \bias_reg[3]_i_175_0\ => gfx_inst_n_21,
      \bias_reg[3]_i_175_1\ => gfx_inst_n_22,
      \bias_reg[3]_i_1792_0\(2) => gfx_inst_n_357,
      \bias_reg[3]_i_1792_0\(1) => gfx_inst_n_358,
      \bias_reg[3]_i_1792_0\(0) => gfx_inst_n_359,
      \bias_reg[3]_i_179_0\ => gfx_inst_n_17,
      \bias_reg[3]_i_179_1\ => gfx_inst_n_18,
      \bias_reg[3]_i_179_2\ => gfx_inst_n_19,
      \bias_reg[3]_i_179_3\ => gfx_inst_n_20,
      \bias_reg[3]_i_1834_0\(2) => gfx_inst_n_392,
      \bias_reg[3]_i_1834_0\(1) => gfx_inst_n_393,
      \bias_reg[3]_i_1834_0\(0) => gfx_inst_n_394,
      \bias_reg[3]_i_1884_0\(3) => gfx_inst_n_1397,
      \bias_reg[3]_i_1884_0\(2) => gfx_inst_n_1398,
      \bias_reg[3]_i_1884_0\(1) => gfx_inst_n_1399,
      \bias_reg[3]_i_1884_0\(0) => gfx_inst_n_1400,
      \bias_reg[3]_i_1906_0\(3) => gfx_inst_n_1422,
      \bias_reg[3]_i_1906_0\(2) => gfx_inst_n_1423,
      \bias_reg[3]_i_1906_0\(1) => gfx_inst_n_1424,
      \bias_reg[3]_i_1906_0\(0) => gfx_inst_n_1425,
      \bias_reg[3]_i_1928_0\(3) => gfx_inst_n_1372,
      \bias_reg[3]_i_1928_0\(2) => gfx_inst_n_1373,
      \bias_reg[3]_i_1928_0\(1) => gfx_inst_n_1374,
      \bias_reg[3]_i_1928_0\(0) => gfx_inst_n_1375,
      \bias_reg[3]_i_1950_0\(3) => gfx_inst_n_1472,
      \bias_reg[3]_i_1950_0\(2) => gfx_inst_n_1473,
      \bias_reg[3]_i_1950_0\(1) => gfx_inst_n_1474,
      \bias_reg[3]_i_1950_0\(0) => gfx_inst_n_1475,
      \bias_reg[3]_i_1972_0\(3) => gfx_inst_n_1497,
      \bias_reg[3]_i_1972_0\(2) => gfx_inst_n_1498,
      \bias_reg[3]_i_1972_0\(1) => gfx_inst_n_1499,
      \bias_reg[3]_i_1972_0\(0) => gfx_inst_n_1500,
      \bias_reg[3]_i_1994_0\(3) => gfx_inst_n_1447,
      \bias_reg[3]_i_1994_0\(2) => gfx_inst_n_1448,
      \bias_reg[3]_i_1994_0\(1) => gfx_inst_n_1449,
      \bias_reg[3]_i_1994_0\(0) => gfx_inst_n_1450,
      \bias_reg[3]_i_2013_0\(2) => gfx_inst_n_470,
      \bias_reg[3]_i_2013_0\(1) => gfx_inst_n_471,
      \bias_reg[3]_i_2013_0\(0) => gfx_inst_n_472,
      \bias_reg[3]_i_2050_0\(3) => gfx_inst_n_1347,
      \bias_reg[3]_i_2050_0\(2) => gfx_inst_n_1348,
      \bias_reg[3]_i_2050_0\(1) => gfx_inst_n_1349,
      \bias_reg[3]_i_2050_0\(0) => gfx_inst_n_1350,
      \bias_reg[3]_i_2069_0\(2) => gfx_inst_n_431,
      \bias_reg[3]_i_2069_0\(1) => gfx_inst_n_432,
      \bias_reg[3]_i_2069_0\(0) => gfx_inst_n_433,
      \bias_reg[3]_i_210_0\(1) => gfx_inst_n_814,
      \bias_reg[3]_i_210_0\(0) => gfx_inst_n_815,
      \bias_reg[3]_i_210_1\(1) => gfx_inst_n_820,
      \bias_reg[3]_i_210_1\(0) => gfx_inst_n_821,
      \bias_reg[3]_i_220_0\(3) => gfx_inst_n_795,
      \bias_reg[3]_i_220_0\(2) => gfx_inst_n_796,
      \bias_reg[3]_i_220_0\(1) => gfx_inst_n_797,
      \bias_reg[3]_i_220_0\(0) => gfx_inst_n_798,
      \bias_reg[3]_i_2322_0\ => gfx_inst_n_254,
      \bias_reg[3]_i_2322_1\ => gfx_inst_n_255,
      \bias_reg[3]_i_2322_2\ => gfx_inst_n_256,
      \bias_reg[3]_i_2322_3\ => gfx_inst_n_257,
      \bias_reg[3]_i_2489\(3) => gfx_inst_n_411,
      \bias_reg[3]_i_2489\(2) => gfx_inst_n_412,
      \bias_reg[3]_i_2489\(1) => gfx_inst_n_413,
      \bias_reg[3]_i_2489\(0) => gfx_inst_n_414,
      \bias_reg[3]_i_2515_0\(2) => gfx_inst_n_587,
      \bias_reg[3]_i_2515_0\(1) => gfx_inst_n_588,
      \bias_reg[3]_i_2515_0\(0) => gfx_inst_n_589,
      \bias_reg[3]_i_2549_0\(2) => gfx_inst_n_626,
      \bias_reg[3]_i_2549_0\(1) => gfx_inst_n_627,
      \bias_reg[3]_i_2549_0\(0) => gfx_inst_n_628,
      \bias_reg[3]_i_2583_0\(2) => gfx_inst_n_548,
      \bias_reg[3]_i_2583_0\(1) => gfx_inst_n_549,
      \bias_reg[3]_i_2583_0\(0) => gfx_inst_n_550,
      \bias_reg[3]_i_2617_0\(2) => gfx_inst_n_704,
      \bias_reg[3]_i_2617_0\(1) => gfx_inst_n_705,
      \bias_reg[3]_i_2617_0\(0) => gfx_inst_n_706,
      \bias_reg[3]_i_2651_0\(2) => gfx_inst_n_743,
      \bias_reg[3]_i_2651_0\(1) => gfx_inst_n_744,
      \bias_reg[3]_i_2651_0\(0) => gfx_inst_n_745,
      \bias_reg[3]_i_2685_0\(2) => gfx_inst_n_665,
      \bias_reg[3]_i_2685_0\(1) => gfx_inst_n_666,
      \bias_reg[3]_i_2685_0\(0) => gfx_inst_n_667,
      \bias_reg[3]_i_2711\(3) => gfx_inst_n_489,
      \bias_reg[3]_i_2711\(2) => gfx_inst_n_490,
      \bias_reg[3]_i_2711\(1) => gfx_inst_n_491,
      \bias_reg[3]_i_2711\(0) => gfx_inst_n_492,
      \bias_reg[3]_i_2737_0\(2) => gfx_inst_n_509,
      \bias_reg[3]_i_2737_0\(1) => gfx_inst_n_510,
      \bias_reg[3]_i_2737_0\(0) => gfx_inst_n_511,
      \bias_reg[3]_i_2763\(3) => gfx_inst_n_450,
      \bias_reg[3]_i_2763\(2) => gfx_inst_n_451,
      \bias_reg[3]_i_2763\(1) => gfx_inst_n_452,
      \bias_reg[3]_i_2763\(0) => gfx_inst_n_453,
      \bias_reg[3]_i_2933\(3) => gfx_inst_n_606,
      \bias_reg[3]_i_2933\(2) => gfx_inst_n_607,
      \bias_reg[3]_i_2933\(1) => gfx_inst_n_608,
      \bias_reg[3]_i_2933\(0) => gfx_inst_n_609,
      \bias_reg[3]_i_2951\(3) => gfx_inst_n_645,
      \bias_reg[3]_i_2951\(2) => gfx_inst_n_646,
      \bias_reg[3]_i_2951\(1) => gfx_inst_n_647,
      \bias_reg[3]_i_2951\(0) => gfx_inst_n_648,
      \bias_reg[3]_i_2969\(3) => gfx_inst_n_567,
      \bias_reg[3]_i_2969\(2) => gfx_inst_n_568,
      \bias_reg[3]_i_2969\(1) => gfx_inst_n_569,
      \bias_reg[3]_i_2969\(0) => gfx_inst_n_570,
      \bias_reg[3]_i_2987\(3) => gfx_inst_n_723,
      \bias_reg[3]_i_2987\(2) => gfx_inst_n_724,
      \bias_reg[3]_i_2987\(1) => gfx_inst_n_725,
      \bias_reg[3]_i_2987\(0) => gfx_inst_n_726,
      \bias_reg[3]_i_3005\(3) => gfx_inst_n_762,
      \bias_reg[3]_i_3005\(2) => gfx_inst_n_763,
      \bias_reg[3]_i_3005\(1) => gfx_inst_n_764,
      \bias_reg[3]_i_3005\(0) => gfx_inst_n_765,
      \bias_reg[3]_i_3023\(3) => gfx_inst_n_684,
      \bias_reg[3]_i_3023\(2) => gfx_inst_n_685,
      \bias_reg[3]_i_3023\(1) => gfx_inst_n_686,
      \bias_reg[3]_i_3023\(0) => gfx_inst_n_687,
      \bias_reg[3]_i_3056\(3) => gfx_inst_n_528,
      \bias_reg[3]_i_3056\(2) => gfx_inst_n_529,
      \bias_reg[3]_i_3056\(1) => gfx_inst_n_530,
      \bias_reg[3]_i_3056\(0) => gfx_inst_n_531,
      \bias_reg[3]_i_362_0\ => gfx_inst_n_57,
      \bias_reg[3]_i_362_1\ => gfx_inst_n_58,
      \bias_reg[3]_i_385_0\(1) => gfx_inst_n_886,
      \bias_reg[3]_i_385_0\(0) => gfx_inst_n_887,
      \bias_reg[3]_i_385_1\(1) => gfx_inst_n_892,
      \bias_reg[3]_i_385_1\(0) => gfx_inst_n_893,
      \bias_reg[3]_i_393_0\ => gfx_inst_n_23,
      \bias_reg[3]_i_393_1\ => gfx_inst_n_24,
      \bias_reg[3]_i_416_0\(1) => gfx_inst_n_838,
      \bias_reg[3]_i_416_0\(0) => gfx_inst_n_839,
      \bias_reg[3]_i_416_1\(1) => gfx_inst_n_844,
      \bias_reg[3]_i_416_1\(0) => gfx_inst_n_845,
      \bias_reg[3]_i_468_0\(3) => gfx_inst_n_791,
      \bias_reg[3]_i_468_0\(2) => gfx_inst_n_792,
      \bias_reg[3]_i_468_0\(1) => gfx_inst_n_793,
      \bias_reg[3]_i_468_0\(0) => gfx_inst_n_794,
      \bias_reg[3]_i_48_0\(3) => gfx_inst_n_847,
      \bias_reg[3]_i_48_0\(2) => gfx_inst_n_848,
      \bias_reg[3]_i_48_0\(1) => gfx_inst_n_849,
      \bias_reg[3]_i_48_0\(0) => gfx_inst_n_850,
      \bias_reg[3]_i_49_0\(1) => \bias[3]_i_334_n_0\,
      \bias_reg[3]_i_49_0\(0) => \bias[3]_i_336_n_0\,
      \bias_reg[3]_i_49_1\(0) => \bias[3]_i_340_n_0\,
      \bias_reg[3]_i_50_0\(0) => \bias[3]_i_345_n_0\,
      \bias_reg[3]_i_594_0\ => gfx_inst_n_258,
      \bias_reg[3]_i_631_0\(3) => gfx_inst_n_1251,
      \bias_reg[3]_i_631_0\(2) => gfx_inst_n_1252,
      \bias_reg[3]_i_631_0\(1) => gfx_inst_n_1253,
      \bias_reg[3]_i_631_0\(0) => gfx_inst_n_1254,
      \bias_reg[3]_i_633_0\(1) => gfx_inst_n_1237,
      \bias_reg[3]_i_633_0\(0) => gfx_inst_n_1238,
      \bias_reg[3]_i_634_0\(15 downto 0) => shoot_e1_x(15 downto 0),
      \bias_reg[3]_i_634_1\(2) => gfx_inst_n_1239,
      \bias_reg[3]_i_634_1\(1) => gfx_inst_n_1240,
      \bias_reg[3]_i_634_1\(0) => gfx_inst_n_1241,
      \bias_reg[3]_i_635_0\(0) => gfx_inst_n_1260,
      \bias_reg[3]_i_635_1\(2) => gfx_inst_n_1261,
      \bias_reg[3]_i_635_1\(1) => gfx_inst_n_1262,
      \bias_reg[3]_i_635_1\(0) => gfx_inst_n_1263,
      \bias_reg[3]_i_636_0\(3) => gfx_inst_n_1276,
      \bias_reg[3]_i_636_0\(2) => gfx_inst_n_1277,
      \bias_reg[3]_i_636_0\(1) => gfx_inst_n_1278,
      \bias_reg[3]_i_636_0\(0) => gfx_inst_n_1279,
      \bias_reg[3]_i_637_0\(2) => gfx_inst_n_1268,
      \bias_reg[3]_i_637_0\(1) => gfx_inst_n_1269,
      \bias_reg[3]_i_637_0\(0) => gfx_inst_n_1270,
      \bias_reg[3]_i_637_1\(0) => gfx_inst_n_1255,
      \bias_reg[3]_i_638\(15 downto 0) => sprite_shoot_x_e1(15 downto 0),
      \bias_reg[3]_i_685_0\(0) => gfx_inst_n_1310,
      \bias_reg[3]_i_685_1\(2) => gfx_inst_n_1311,
      \bias_reg[3]_i_685_1\(1) => gfx_inst_n_1312,
      \bias_reg[3]_i_685_1\(0) => gfx_inst_n_1313,
      \bias_reg[3]_i_686_0\(3) => gfx_inst_n_1326,
      \bias_reg[3]_i_686_0\(2) => gfx_inst_n_1327,
      \bias_reg[3]_i_686_0\(1) => gfx_inst_n_1328,
      \bias_reg[3]_i_686_0\(0) => gfx_inst_n_1329,
      \bias_reg[3]_i_687_0\(2) => gfx_inst_n_1318,
      \bias_reg[3]_i_687_0\(1) => gfx_inst_n_1319,
      \bias_reg[3]_i_687_0\(0) => gfx_inst_n_1320,
      \bias_reg[3]_i_687_1\(0) => gfx_inst_n_1305,
      \bias_reg[3]_i_688\(15 downto 0) => sprite_shoot_x_e5(15 downto 0),
      \bias_reg[3]_i_692_0\(0) => gfx_inst_n_1285,
      \bias_reg[3]_i_692_1\(2) => gfx_inst_n_1286,
      \bias_reg[3]_i_692_1\(1) => gfx_inst_n_1287,
      \bias_reg[3]_i_692_1\(0) => gfx_inst_n_1288,
      \bias_reg[3]_i_693_0\(3) => gfx_inst_n_1301,
      \bias_reg[3]_i_693_0\(2) => gfx_inst_n_1302,
      \bias_reg[3]_i_693_0\(1) => gfx_inst_n_1303,
      \bias_reg[3]_i_693_0\(0) => gfx_inst_n_1304,
      \bias_reg[3]_i_694_0\(2) => gfx_inst_n_1293,
      \bias_reg[3]_i_694_0\(1) => gfx_inst_n_1294,
      \bias_reg[3]_i_694_0\(0) => gfx_inst_n_1295,
      \bias_reg[3]_i_694_1\(0) => gfx_inst_n_1280,
      \bias_reg[3]_i_695\(15 downto 0) => sprite_shoot_x_e3(15 downto 0),
      \bias_reg[3]_i_69_0\(3) => gfx_inst_n_799,
      \bias_reg[3]_i_69_0\(2) => gfx_inst_n_800,
      \bias_reg[3]_i_69_0\(1) => gfx_inst_n_801,
      \bias_reg[3]_i_69_0\(0) => gfx_inst_n_802,
      \bias_reg[3]_i_70_0\(1) => \bias[3]_i_438_n_0\,
      \bias_reg[3]_i_70_0\(0) => \bias[3]_i_440_n_0\,
      \bias_reg[3]_i_70_1\(0) => \bias[3]_i_444_n_0\,
      \bias_reg[3]_i_71_0\(0) => \bias[3]_i_449_n_0\,
      \bias_reg[3]_i_794_0\(1) => gfx_inst_n_339,
      \bias_reg[3]_i_794_0\(0) => gfx_inst_n_340,
      \bias_reg[3]_i_932_0\ => gfx_inst_n_89,
      \bias_reg[3]_i_932_1\ => gfx_inst_n_90,
      \bias_reg[3]_i_934_0\ => gfx_inst_n_93,
      \bias_reg[3]_i_934_1\ => gfx_inst_n_94,
      \bias_reg[3]_i_934_2\ => gfx_inst_n_95,
      \bias_reg[3]_i_934_3\ => gfx_inst_n_96,
      \bias_reg[3]_i_934_4\ => gfx_inst_n_97,
      \bias_reg[3]_i_934_5\ => gfx_inst_n_98,
      \bias_reg[3]_i_934_6\ => gfx_inst_n_99,
      \bias_reg[3]_i_934_7\ => gfx_inst_n_100,
      \bias_reg[3]_i_934_8\(3) => gfx_inst_n_919,
      \bias_reg[3]_i_934_8\(2) => gfx_inst_n_920,
      \bias_reg[3]_i_934_8\(1) => gfx_inst_n_921,
      \bias_reg[3]_i_934_8\(0) => gfx_inst_n_922,
      \bias_reg[3]_i_935_0\(1) => \bias[3]_i_2142_n_0\,
      \bias_reg[3]_i_935_0\(0) => \bias[3]_i_2144_n_0\,
      \bias_reg[3]_i_935_1\(0) => \bias[3]_i_2148_n_0\,
      \bias_reg[3]_i_936_0\(0) => \bias[3]_i_2153_n_0\,
      \bias_reg[3]_i_938_0\(3) => gfx_inst_n_943,
      \bias_reg[3]_i_938_0\(2) => gfx_inst_n_944,
      \bias_reg[3]_i_938_0\(1) => gfx_inst_n_945,
      \bias_reg[3]_i_938_0\(0) => gfx_inst_n_946,
      \bias_reg[3]_i_939_0\(1) => \bias[3]_i_2171_n_0\,
      \bias_reg[3]_i_939_0\(0) => \bias[3]_i_2173_n_0\,
      \bias_reg[3]_i_939_1\(0) => \bias[3]_i_2177_n_0\,
      \bias_reg[3]_i_940_0\(0) => \bias[3]_i_2182_n_0\,
      \bias_reg[3]_i_971_0\ => gfx_inst_n_157,
      \bias_reg[3]_i_971_1\ => gfx_inst_n_158,
      \bias_reg[3]_i_978_0\ => gfx_inst_n_153,
      \bias_reg[3]_i_978_1\ => gfx_inst_n_154,
      \bias_reg[3]_i_978_2\ => gfx_inst_n_155,
      \bias_reg[3]_i_978_3\ => gfx_inst_n_156,
      \bias_reg[3]_i_987_0\ => gfx_inst_n_127,
      \bias_reg[3]_i_987_1\ => gfx_inst_n_128,
      \bias_reg[3]_i_987_2\ => gfx_inst_n_129,
      \bias_reg[3]_i_987_3\ => gfx_inst_n_130,
      \bias_reg[3]_i_987_4\ => gfx_inst_n_131,
      \bias_reg[3]_i_987_5\ => gfx_inst_n_132,
      \bias_reg[3]_i_987_6\ => gfx_inst_n_133,
      \bias_reg[3]_i_987_7\ => gfx_inst_n_134,
      \bias_reg[3]_i_987_8\(3) => gfx_inst_n_967,
      \bias_reg[3]_i_987_8\(2) => gfx_inst_n_968,
      \bias_reg[3]_i_987_8\(1) => gfx_inst_n_969,
      \bias_reg[3]_i_987_8\(0) => gfx_inst_n_970,
      \bias_reg[3]_i_988_0\(1) => \bias[3]_i_2210_n_0\,
      \bias_reg[3]_i_988_0\(0) => \bias[3]_i_2212_n_0\,
      \bias_reg[3]_i_988_1\(0) => \bias[3]_i_2216_n_0\,
      \bias_reg[3]_i_989_0\(0) => \bias[3]_i_2221_n_0\,
      \bias_reg[3]_i_991_0\ => gfx_inst_n_161,
      \bias_reg[3]_i_991_1\ => gfx_inst_n_162,
      \bias_reg[3]_i_991_2\ => gfx_inst_n_163,
      \bias_reg[3]_i_991_3\ => gfx_inst_n_164,
      \bias_reg[3]_i_991_4\ => gfx_inst_n_165,
      \bias_reg[3]_i_991_5\ => gfx_inst_n_166,
      \bias_reg[3]_i_991_6\ => gfx_inst_n_167,
      \bias_reg[3]_i_991_7\ => gfx_inst_n_168,
      \bias_reg[3]_i_991_8\(3) => gfx_inst_n_1015,
      \bias_reg[3]_i_991_8\(2) => gfx_inst_n_1016,
      \bias_reg[3]_i_991_8\(1) => gfx_inst_n_1017,
      \bias_reg[3]_i_991_8\(0) => gfx_inst_n_1018,
      \bias_reg[3]_i_992_0\(1) => \bias[3]_i_2239_n_0\,
      \bias_reg[3]_i_992_0\(0) => \bias[3]_i_2241_n_0\,
      \bias_reg[3]_i_992_1\(0) => \bias[3]_i_2245_n_0\,
      \bias_reg[3]_i_993_0\(0) => \bias[3]_i_2250_n_0\,
      \bias_reg[3]_i_995_0\(3) => gfx_inst_n_991,
      \bias_reg[3]_i_995_0\(2) => gfx_inst_n_992,
      \bias_reg[3]_i_995_0\(1) => gfx_inst_n_993,
      \bias_reg[3]_i_995_0\(0) => gfx_inst_n_994,
      \bias_reg[3]_i_996_0\(1) => \bias[3]_i_2268_n_0\,
      \bias_reg[3]_i_996_0\(0) => \bias[3]_i_2270_n_0\,
      \bias_reg[3]_i_996_1\(0) => \bias[3]_i_2274_n_0\,
      \bias_reg[3]_i_997_0\(0) => \bias[3]_i_2279_n_0\,
      \bias_reg[4]\ => display_timings_inst_n_20,
      \bias_reg[4]_0\ => display_timings_inst_n_21,
      \bias_reg[4]_1\ => display_timings_inst_n_70,
      \bias_reg[4]_2\ => display_timings_inst_n_336,
      \bias_reg[4]_i_120_0\(3) => gfx_inst_n_895,
      \bias_reg[4]_i_120_0\(2) => gfx_inst_n_896,
      \bias_reg[4]_i_120_0\(1) => gfx_inst_n_897,
      \bias_reg[4]_i_120_0\(0) => gfx_inst_n_898,
      \bias_reg[4]_i_121_0\(1) => \bias[4]_i_394_n_0\,
      \bias_reg[4]_i_121_0\(0) => \bias[4]_i_396_n_0\,
      \bias_reg[4]_i_121_1\(0) => \bias[4]_i_400_n_0\,
      \bias_reg[4]_i_122_0\(0) => \bias[4]_i_405_n_0\,
      \bias_reg[4]_i_135_0\ => gfx_inst_n_123,
      \bias_reg[4]_i_135_1\ => gfx_inst_n_124,
      \bias_reg[4]_i_142_0\ => gfx_inst_n_119,
      \bias_reg[4]_i_142_1\ => gfx_inst_n_120,
      \bias_reg[4]_i_142_2\ => gfx_inst_n_121,
      \bias_reg[4]_i_142_3\ => gfx_inst_n_122,
      \bias_reg[4]_i_15_0\ => \bias[4]_i_52__0_n_0\,
      \bias_reg[4]_i_15_1\ => \bias[4]_i_49__0_n_0\,
      \bias_reg[4]_i_15_2\ => \bias[4]_i_51__0_n_0\,
      \bias_reg[4]_i_174_0\ => gfx_inst_n_284,
      \bias_reg[4]_i_188_0\(0) => \bias[4]_i_429_n_0\,
      \bias_reg[4]_i_189\(0) => gfx_inst_n_1179,
      \bias_reg[4]_i_190_0\(1) => \bias[4]_i_438_n_0\,
      \bias_reg[4]_i_190_0\(0) => \bias[4]_i_440_n_0\,
      \bias_reg[4]_i_192_0\(0) => \bias[4]_i_449_n_0\,
      \bias_reg[4]_i_193_0\(1) => gfx_inst_n_1216,
      \bias_reg[4]_i_193_0\(0) => gfx_inst_n_1217,
      \bias_reg[4]_i_195_0\(0) => \bias[4]_i_468_n_0\,
      \bias_reg[4]_i_202_0\(0) => \bias[4]_i_487_n_0\,
      \bias_reg[4]_i_203_0\ => gfx_inst_n_289,
      \bias_reg[4]_i_203_1\ => gfx_inst_n_288,
      \bias_reg[4]_i_203_2\ => gfx_inst_n_291,
      \bias_reg[4]_i_203_3\ => gfx_inst_n_290,
      \bias_reg[4]_i_203_4\ => gfx_inst_n_293,
      \bias_reg[4]_i_203_5\ => gfx_inst_n_292,
      \bias_reg[4]_i_203_6\ => gfx_inst_n_295,
      \bias_reg[4]_i_203_7\ => gfx_inst_n_294,
      \bias_reg[4]_i_203_8\(0) => gfx_inst_n_1196,
      \bias_reg[4]_i_203_9\(0) => gfx_inst_n_1197,
      \bias_reg[4]_i_204_0\(1) => \bias[4]_i_496_n_0\,
      \bias_reg[4]_i_204_0\(0) => \bias[4]_i_498_n_0\,
      \bias_reg[4]_i_245_0\(1) => gfx_inst_n_910,
      \bias_reg[4]_i_245_0\(0) => gfx_inst_n_911,
      \bias_reg[4]_i_245_1\(1) => gfx_inst_n_916,
      \bias_reg[4]_i_245_1\(0) => gfx_inst_n_917,
      \bias_reg[4]_i_305_0\(3) => gfx_inst_n_1180,
      \bias_reg[4]_i_305_0\(2) => gfx_inst_n_1181,
      \bias_reg[4]_i_305_0\(1) => gfx_inst_n_1182,
      \bias_reg[4]_i_305_0\(0) => gfx_inst_n_1183,
      \bias_reg[4]_i_305_1\(3) => gfx_inst_n_1184,
      \bias_reg[4]_i_305_1\(2) => gfx_inst_n_1185,
      \bias_reg[4]_i_305_1\(1) => gfx_inst_n_1186,
      \bias_reg[4]_i_305_1\(0) => gfx_inst_n_1187,
      \bias_reg[4]_i_305_2\(2) => gfx_inst_n_1188,
      \bias_reg[4]_i_305_2\(1) => gfx_inst_n_1189,
      \bias_reg[4]_i_305_2\(0) => gfx_inst_n_1190,
      \bias_reg[4]_i_305_3\(0) => gfx_inst_n_1191,
      \bias_reg[4]_i_344_0\(3) => gfx_inst_n_1219,
      \bias_reg[4]_i_344_0\(2) => gfx_inst_n_1220,
      \bias_reg[4]_i_344_0\(1) => gfx_inst_n_1221,
      \bias_reg[4]_i_344_0\(0) => gfx_inst_n_1222,
      \bias_reg[4]_i_344_1\(3) => gfx_inst_n_1223,
      \bias_reg[4]_i_344_1\(2) => gfx_inst_n_1224,
      \bias_reg[4]_i_344_1\(1) => gfx_inst_n_1225,
      \bias_reg[4]_i_344_1\(0) => gfx_inst_n_1226,
      \bias_reg[4]_i_344_2\(2) => gfx_inst_n_1227,
      \bias_reg[4]_i_344_2\(1) => gfx_inst_n_1228,
      \bias_reg[4]_i_344_2\(0) => gfx_inst_n_1229,
      \bias_reg[4]_i_344_3\(1) => gfx_inst_n_1230,
      \bias_reg[4]_i_344_3\(0) => gfx_inst_n_1231,
      \bias_reg[4]_i_355_0\(3) => gfx_inst_n_1198,
      \bias_reg[4]_i_355_0\(2) => gfx_inst_n_1199,
      \bias_reg[4]_i_355_0\(1) => gfx_inst_n_1200,
      \bias_reg[4]_i_355_0\(0) => gfx_inst_n_1201,
      \bias_reg[4]_i_355_1\(3) => gfx_inst_n_1202,
      \bias_reg[4]_i_355_1\(2) => gfx_inst_n_1203,
      \bias_reg[4]_i_355_1\(1) => gfx_inst_n_1204,
      \bias_reg[4]_i_355_1\(0) => gfx_inst_n_1205,
      \bias_reg[4]_i_355_2\(2) => gfx_inst_n_1206,
      \bias_reg[4]_i_355_2\(1) => gfx_inst_n_1207,
      \bias_reg[4]_i_355_2\(0) => gfx_inst_n_1208,
      \bias_reg[4]_i_355_3\(1) => gfx_inst_n_1209,
      \bias_reg[4]_i_355_3\(0) => gfx_inst_n_1210,
      \bias_reg[4]_i_362_0\ => gfx_inst_n_285,
      \bias_reg[4]_i_362_1\ => gfx_inst_n_287,
      \bias_reg[4]_i_362_2\ => gfx_inst_n_286,
      \bias_reg[4]_i_474_0\ => gfx_inst_n_280,
      \bias_reg[4]_i_474_1\ => gfx_inst_n_281,
      \bias_reg[4]_i_474_2\ => gfx_inst_n_282,
      \bias_reg[4]_i_474_3\ => gfx_inst_n_283,
      blue(1) => blue(4),
      blue(0) => blue(1),
      finish => \player_projectile/finish\,
      finish_35 => \enemy_projectile1/finish\,
      finish_36 => \enemy_projectile3/finish\,
      finish_37 => \enemy_projectile5/finish\,
      finish_38 => \enemy_projectile2_2/finish\,
      finish_39 => \enemy_projectile2_4/finish\,
      finish_40 => \enemy_projectile2_6/finish\,
      finish_41 => \enemy_projectile2_8/finish\,
      finish_42 => \enemy_projectile3_1/finish\,
      finish_43 => \enemy_projectile3_3/finish\,
      finish_44 => \enemy_projectile3_5/finish\,
      green(1 downto 0) => green(1 downto 0),
      life_control(2 downto 0) => life_control(2 downto 0),
      \life_control_reg[0]\ => display_timings_inst_n_76,
      notcollision => \enemy1/notcollision\,
      notcollision3(10 downto 0) => \enemy1/notcollision3\(15 downto 5),
      notcollision3_18(10 downto 0) => \enemy2/notcollision3\(15 downto 5),
      notcollision3_20(10 downto 0) => \enemy3/notcollision3\(15 downto 5),
      notcollision3_22(10 downto 0) => \enemy4/notcollision3\(15 downto 5),
      notcollision3_24(10 downto 0) => \enemy5/notcollision3\(15 downto 5),
      notcollision_19 => \enemy2/notcollision\,
      notcollision_21 => \enemy3/notcollision\,
      notcollision_23 => \enemy4/notcollision\,
      notcollision_25 => \enemy5/notcollision\,
      notcollision_26 => \stage2_enemy1/notcollision\,
      notcollision_27 => \stage2_enemy2/notcollision\,
      notcollision_28 => \stage2_enemy3/notcollision\,
      notcollision_29 => \stage2_enemy4/notcollision\,
      notcollision_30 => \stage2_enemy5/notcollision\,
      notcollision_31 => \stage2_enemy6/notcollision\,
      notcollision_32 => \stage2_enemy7/notcollision\,
      notcollision_33 => \stage2_enemy8/notcollision\,
      notcollision_34 => \stage2_enemy9/notcollision\,
      o_clk_1x => pix_clk,
      \o_de0_carry__0_0\ => display_timings_inst_n_328,
      \o_de0_carry__0_1\ => display_timings_inst_n_341,
      \o_de0_inferred__0/i__carry__0_0\ => \^o_de0_inferred__0/i__carry__0\,
      \o_sx_reg[0]_rep_0\ => display_timings_inst_n_48,
      \o_sx_reg[10]_0\(3) => display_timings_inst_n_185,
      \o_sx_reg[10]_0\(2) => display_timings_inst_n_186,
      \o_sx_reg[10]_0\(1) => display_timings_inst_n_187,
      \o_sx_reg[10]_0\(0) => display_timings_inst_n_188,
      \o_sx_reg[11]_0\(0) => display_timings_inst_n_167,
      \o_sx_reg[11]_1\(3) => display_timings_inst_n_198,
      \o_sx_reg[11]_1\(2) => display_timings_inst_n_199,
      \o_sx_reg[11]_1\(1) => display_timings_inst_n_200,
      \o_sx_reg[11]_1\(0) => display_timings_inst_n_201,
      \o_sx_reg[11]_10\(3) => display_timings_inst_n_315,
      \o_sx_reg[11]_10\(2) => display_timings_inst_n_316,
      \o_sx_reg[11]_10\(1) => display_timings_inst_n_317,
      \o_sx_reg[11]_10\(0) => display_timings_inst_n_318,
      \o_sx_reg[11]_2\(3) => display_timings_inst_n_211,
      \o_sx_reg[11]_2\(2) => display_timings_inst_n_212,
      \o_sx_reg[11]_2\(1) => display_timings_inst_n_213,
      \o_sx_reg[11]_2\(0) => display_timings_inst_n_214,
      \o_sx_reg[11]_3\(3) => display_timings_inst_n_224,
      \o_sx_reg[11]_3\(2) => display_timings_inst_n_225,
      \o_sx_reg[11]_3\(1) => display_timings_inst_n_226,
      \o_sx_reg[11]_3\(0) => display_timings_inst_n_227,
      \o_sx_reg[11]_4\(3) => display_timings_inst_n_237,
      \o_sx_reg[11]_4\(2) => display_timings_inst_n_238,
      \o_sx_reg[11]_4\(1) => display_timings_inst_n_239,
      \o_sx_reg[11]_4\(0) => display_timings_inst_n_240,
      \o_sx_reg[11]_5\(3) => display_timings_inst_n_250,
      \o_sx_reg[11]_5\(2) => display_timings_inst_n_251,
      \o_sx_reg[11]_5\(1) => display_timings_inst_n_252,
      \o_sx_reg[11]_5\(0) => display_timings_inst_n_253,
      \o_sx_reg[11]_6\(3) => display_timings_inst_n_263,
      \o_sx_reg[11]_6\(2) => display_timings_inst_n_264,
      \o_sx_reg[11]_6\(1) => display_timings_inst_n_265,
      \o_sx_reg[11]_6\(0) => display_timings_inst_n_266,
      \o_sx_reg[11]_7\(3) => display_timings_inst_n_276,
      \o_sx_reg[11]_7\(2) => display_timings_inst_n_277,
      \o_sx_reg[11]_7\(1) => display_timings_inst_n_278,
      \o_sx_reg[11]_7\(0) => display_timings_inst_n_279,
      \o_sx_reg[11]_8\(3) => display_timings_inst_n_289,
      \o_sx_reg[11]_8\(2) => display_timings_inst_n_290,
      \o_sx_reg[11]_8\(1) => display_timings_inst_n_291,
      \o_sx_reg[11]_8\(0) => display_timings_inst_n_292,
      \o_sx_reg[11]_9\(3) => display_timings_inst_n_302,
      \o_sx_reg[11]_9\(2) => display_timings_inst_n_303,
      \o_sx_reg[11]_9\(1) => display_timings_inst_n_304,
      \o_sx_reg[11]_9\(0) => display_timings_inst_n_305,
      \o_sx_reg[14]_0\(0) => display_timings_inst_n_86,
      \o_sx_reg[14]_1\(0) => display_timings_inst_n_91,
      \o_sx_reg[14]_10\(0) => display_timings_inst_n_137,
      \o_sx_reg[14]_11\(0) => display_timings_inst_n_142,
      \o_sx_reg[14]_12\(0) => display_timings_inst_n_147,
      \o_sx_reg[14]_13\(0) => display_timings_inst_n_152,
      \o_sx_reg[14]_14\(3) => display_timings_inst_n_189,
      \o_sx_reg[14]_14\(2) => display_timings_inst_n_190,
      \o_sx_reg[14]_14\(1) => display_timings_inst_n_191,
      \o_sx_reg[14]_14\(0) => display_timings_inst_n_192,
      \o_sx_reg[14]_2\(0) => display_timings_inst_n_96,
      \o_sx_reg[14]_3\(0) => display_timings_inst_n_101,
      \o_sx_reg[14]_4\(0) => display_timings_inst_n_107,
      \o_sx_reg[14]_5\(0) => display_timings_inst_n_112,
      \o_sx_reg[14]_6\(0) => display_timings_inst_n_117,
      \o_sx_reg[14]_7\(0) => display_timings_inst_n_122,
      \o_sx_reg[14]_8\(0) => display_timings_inst_n_127,
      \o_sx_reg[14]_9\(0) => display_timings_inst_n_132,
      \o_sx_reg[15]_0\(15 downto 0) => sx(15 downto 0),
      \o_sx_reg[15]_1\(3) => display_timings_inst_n_82,
      \o_sx_reg[15]_1\(2) => display_timings_inst_n_83,
      \o_sx_reg[15]_1\(1) => display_timings_inst_n_84,
      \o_sx_reg[15]_1\(0) => display_timings_inst_n_85,
      \o_sx_reg[15]_10\(3) => display_timings_inst_n_215,
      \o_sx_reg[15]_10\(2) => display_timings_inst_n_216,
      \o_sx_reg[15]_10\(1) => display_timings_inst_n_217,
      \o_sx_reg[15]_10\(0) => display_timings_inst_n_218,
      \o_sx_reg[15]_11\(0) => display_timings_inst_n_219,
      \o_sx_reg[15]_12\(3) => display_timings_inst_n_228,
      \o_sx_reg[15]_12\(2) => display_timings_inst_n_229,
      \o_sx_reg[15]_12\(1) => display_timings_inst_n_230,
      \o_sx_reg[15]_12\(0) => display_timings_inst_n_231,
      \o_sx_reg[15]_13\(0) => display_timings_inst_n_232,
      \o_sx_reg[15]_14\(3) => display_timings_inst_n_241,
      \o_sx_reg[15]_14\(2) => display_timings_inst_n_242,
      \o_sx_reg[15]_14\(1) => display_timings_inst_n_243,
      \o_sx_reg[15]_14\(0) => display_timings_inst_n_244,
      \o_sx_reg[15]_15\(0) => display_timings_inst_n_245,
      \o_sx_reg[15]_16\(3) => display_timings_inst_n_254,
      \o_sx_reg[15]_16\(2) => display_timings_inst_n_255,
      \o_sx_reg[15]_16\(1) => display_timings_inst_n_256,
      \o_sx_reg[15]_16\(0) => display_timings_inst_n_257,
      \o_sx_reg[15]_17\(0) => display_timings_inst_n_258,
      \o_sx_reg[15]_18\(3) => display_timings_inst_n_267,
      \o_sx_reg[15]_18\(2) => display_timings_inst_n_268,
      \o_sx_reg[15]_18\(1) => display_timings_inst_n_269,
      \o_sx_reg[15]_18\(0) => display_timings_inst_n_270,
      \o_sx_reg[15]_19\(0) => display_timings_inst_n_271,
      \o_sx_reg[15]_2\(0) => display_timings_inst_n_157,
      \o_sx_reg[15]_20\(3) => display_timings_inst_n_280,
      \o_sx_reg[15]_20\(2) => display_timings_inst_n_281,
      \o_sx_reg[15]_20\(1) => display_timings_inst_n_282,
      \o_sx_reg[15]_20\(0) => display_timings_inst_n_283,
      \o_sx_reg[15]_21\(0) => display_timings_inst_n_284,
      \o_sx_reg[15]_22\(3) => display_timings_inst_n_293,
      \o_sx_reg[15]_22\(2) => display_timings_inst_n_294,
      \o_sx_reg[15]_22\(1) => display_timings_inst_n_295,
      \o_sx_reg[15]_22\(0) => display_timings_inst_n_296,
      \o_sx_reg[15]_23\(0) => display_timings_inst_n_297,
      \o_sx_reg[15]_24\(3) => display_timings_inst_n_306,
      \o_sx_reg[15]_24\(2) => display_timings_inst_n_307,
      \o_sx_reg[15]_24\(1) => display_timings_inst_n_308,
      \o_sx_reg[15]_24\(0) => display_timings_inst_n_309,
      \o_sx_reg[15]_25\(0) => display_timings_inst_n_310,
      \o_sx_reg[15]_26\(3) => display_timings_inst_n_319,
      \o_sx_reg[15]_26\(2) => display_timings_inst_n_320,
      \o_sx_reg[15]_26\(1) => display_timings_inst_n_321,
      \o_sx_reg[15]_26\(0) => display_timings_inst_n_322,
      \o_sx_reg[15]_27\(0) => display_timings_inst_n_323,
      \o_sx_reg[15]_3\(0) => display_timings_inst_n_162,
      \o_sx_reg[15]_4\(0) => display_timings_inst_n_169,
      \o_sx_reg[15]_5\(0) => display_timings_inst_n_176,
      \o_sx_reg[15]_6\(0) => display_timings_inst_n_181,
      \o_sx_reg[15]_7\(0) => display_timings_inst_n_193,
      \o_sx_reg[15]_8\(3) => display_timings_inst_n_202,
      \o_sx_reg[15]_8\(2) => display_timings_inst_n_203,
      \o_sx_reg[15]_8\(1) => display_timings_inst_n_204,
      \o_sx_reg[15]_8\(0) => display_timings_inst_n_205,
      \o_sx_reg[15]_9\(0) => display_timings_inst_n_206,
      \o_sx_reg[2]_0\ => display_timings_inst_n_56,
      \o_sx_reg[3]_rep_0\ => display_timings_inst_n_59,
      \o_sx_reg[3]_rep__0_0\ => display_timings_inst_n_31,
      \o_sx_reg[3]_rep__0_1\ => display_timings_inst_n_60,
      \o_sx_reg[3]_rep__1_0\(0) => display_timings_inst_n_58,
      \o_sx_reg[3]_rep__1_1\(0) => display_timings_inst_n_194,
      \o_sx_reg[3]_rep__1_10\(0) => display_timings_inst_n_311,
      \o_sx_reg[3]_rep__1_11\(0) => display_timings_inst_n_324,
      \o_sx_reg[3]_rep__1_2\(0) => display_timings_inst_n_207,
      \o_sx_reg[3]_rep__1_3\(0) => display_timings_inst_n_220,
      \o_sx_reg[3]_rep__1_4\(0) => display_timings_inst_n_233,
      \o_sx_reg[3]_rep__1_5\(0) => display_timings_inst_n_246,
      \o_sx_reg[3]_rep__1_6\(0) => display_timings_inst_n_259,
      \o_sx_reg[3]_rep__1_7\(0) => display_timings_inst_n_272,
      \o_sx_reg[3]_rep__1_8\(0) => display_timings_inst_n_285,
      \o_sx_reg[3]_rep__1_9\(0) => display_timings_inst_n_298,
      \o_sx_reg[4]_rep__0_0\ => display_timings_inst_n_51,
      \o_sx_reg[5]_rep_0\ => display_timings_inst_n_102,
      \o_sx_reg[5]_rep__0_0\ => display_timings_inst_n_50,
      \o_sx_reg[6]_0\(0) => display_timings_inst_n_171,
      \o_sx_reg[6]_rep_0\ => display_timings_inst_n_52,
      \o_sx_reg[6]_rep_1\(2) => display_timings_inst_n_182,
      \o_sx_reg[6]_rep_1\(1) => display_timings_inst_n_183,
      \o_sx_reg[6]_rep_1\(0) => display_timings_inst_n_184,
      \o_sx_reg[6]_rep_2\ => display_timings_inst_n_343,
      \o_sx_reg[6]_rep_3\ => display_timings_inst_n_344,
      \o_sx_reg[7]_0\(2) => display_timings_inst_n_208,
      \o_sx_reg[7]_0\(1) => display_timings_inst_n_209,
      \o_sx_reg[7]_0\(0) => display_timings_inst_n_210,
      \o_sx_reg[7]_1\(2) => display_timings_inst_n_221,
      \o_sx_reg[7]_1\(1) => display_timings_inst_n_222,
      \o_sx_reg[7]_1\(0) => display_timings_inst_n_223,
      \o_sx_reg[7]_2\(2) => display_timings_inst_n_234,
      \o_sx_reg[7]_2\(1) => display_timings_inst_n_235,
      \o_sx_reg[7]_2\(0) => display_timings_inst_n_236,
      \o_sx_reg[7]_3\(2) => display_timings_inst_n_247,
      \o_sx_reg[7]_3\(1) => display_timings_inst_n_248,
      \o_sx_reg[7]_3\(0) => display_timings_inst_n_249,
      \o_sx_reg[7]_4\(2) => display_timings_inst_n_260,
      \o_sx_reg[7]_4\(1) => display_timings_inst_n_261,
      \o_sx_reg[7]_4\(0) => display_timings_inst_n_262,
      \o_sx_reg[7]_5\(2) => display_timings_inst_n_273,
      \o_sx_reg[7]_5\(1) => display_timings_inst_n_274,
      \o_sx_reg[7]_5\(0) => display_timings_inst_n_275,
      \o_sx_reg[7]_6\(2) => display_timings_inst_n_286,
      \o_sx_reg[7]_6\(1) => display_timings_inst_n_287,
      \o_sx_reg[7]_6\(0) => display_timings_inst_n_288,
      \o_sx_reg[7]_7\(2) => display_timings_inst_n_299,
      \o_sx_reg[7]_7\(1) => display_timings_inst_n_300,
      \o_sx_reg[7]_7\(0) => display_timings_inst_n_301,
      \o_sx_reg[7]_8\(2) => display_timings_inst_n_312,
      \o_sx_reg[7]_8\(1) => display_timings_inst_n_313,
      \o_sx_reg[7]_8\(0) => display_timings_inst_n_314,
      \o_sx_reg[7]_rep_0\ => display_timings_inst_n_53,
      \o_sx_reg[7]_rep_1\(2) => display_timings_inst_n_195,
      \o_sx_reg[7]_rep_1\(1) => display_timings_inst_n_196,
      \o_sx_reg[7]_rep_1\(0) => display_timings_inst_n_197,
      \o_sx_reg[8]_0\ => display_timings_inst_n_346,
      \o_sy_reg[0]_rep_0\(0) => display_timings_inst_n_55,
      \o_sy_reg[15]_0\ => display_timings_inst_n_345,
      \o_sy_reg[1]_rep_0\ => display_timings_inst_n_54,
      \o_sy_reg[1]_rep__0_0\ => display_timings_inst_n_57,
      \o_sy_reg[1]_rep__1_0\(0) => display_timings_inst_n_49,
      \o_sy_reg[2]_0\ => display_timings_inst_n_62,
      \o_sy_reg[2]_1\ => display_timings_inst_n_63,
      \o_sy_reg[2]_2\ => display_timings_inst_n_64,
      \o_sy_reg[2]_3\ => display_timings_inst_n_65,
      \o_sy_reg[2]_4\ => display_timings_inst_n_66,
      \o_sy_reg[2]_5\ => display_timings_inst_n_67,
      \o_sy_reg[3]_0\ => display_timings_inst_n_325,
      \o_sy_reg[3]_1\ => display_timings_inst_n_326,
      \o_sy_reg[3]_2\ => display_timings_inst_n_327,
      \o_sy_reg[4]_0\ => display_timings_inst_n_81,
      \o_sy_reg[5]_rep_0\ => display_timings_inst_n_29,
      \o_sy_reg[5]_rep_1\(0) => \stage3_enemy3/sprite_hit_y34_in\,
      \o_sy_reg[7]_rep_0\ => display_timings_inst_n_61,
      \o_sy_reg[7]_rep_1\(0) => display_timings_inst_n_168,
      o_tmds0_in(6 downto 2) => o_tmds0_in(8 downto 4),
      o_tmds0_in(1) => o_tmds0_in(2),
      o_tmds0_in(0) => o_tmds0_in(0),
      \o_tmds[5]_i_10_0\ => HDMI_out_n_17,
      \o_tmds_reg[0]\ => HDMI_out_n_1,
      \o_tmds_reg[2]\(3 downto 0) => bias(4 downto 1),
      \o_tmds_reg[2]_0\ => HDMI_out_n_11,
      \o_tmds_reg[4]\ => HDMI_out_n_52,
      \o_tmds_reg[5]\ => HDMI_out_n_47,
      \o_tmds_reg[6]\ => HDMI_out_n_45,
      \o_tmds_reg[9]\ => HDMI_out_n_8,
      \o_tmds_reg[9]_0\ => HDMI_out_n_46,
      \o_tmds_reg[9]_1\ => HDMI_out_n_51,
      \o_tmds_reg[9]_2\ => HDMI_out_n_9,
      p_0_in26_in => p_0_in26_in,
      p_0_in28_in => p_0_in28_in,
      p_0_in30_in => p_0_in30_in,
      p_0_in33_in => p_0_in33_in,
      p_0_in35_in => p_0_in35_in,
      p_0_in37_in => p_0_in37_in,
      p_0_in39_in => p_0_in39_in,
      p_0_in42_in => p_0_in42_in,
      p_0_in44_in => p_0_in44_in,
      p_0_in46_in => p_0_in46_in,
      p_0_in48_in => p_0_in48_in,
      p_0_in50_in => p_0_in50_in,
      p_0_in52_in => p_0_in52_in,
      p_0_in54_in => p_0_in54_in,
      p_0_in56_in => p_0_in56_in,
      p_0_in65_in => p_0_in65_in,
      p_2_in => \clear_stage2/p_2_in\,
      red(1 downto 0) => red(1 downto 0),
      sel0(3 downto 0) => \player/sel0\(3 downto 0),
      sel0_45(3 downto 0) => \clear_stage/sel0\(6 downto 3),
      shoot_e1_y(15 downto 0) => shoot_e1_y(15 downto 0),
      sprite_e1_x(15 downto 0) => sprite_e1_x(15 downto 0),
      sprite_e3_x(15 downto 0) => sprite_e3_x(15 downto 0),
      sprite_e5_x(15 downto 0) => sprite_e5_x(15 downto 0),
      sprite_green_p1(0) => sprite_green_p1(0),
      sprite_p1_x(15 downto 0) => sprite_p1_x(15 downto 0),
      sprite_red_clear(0) => sprite_red_clear(0),
      sprite_red_p1(0) => sprite_red_p1(0),
      sprite_render_y(2 downto 1) => \clear_stage/sprite_render_y\(4 downto 3),
      sprite_render_y(0) => \clear_stage/sprite_render_y\(1),
      sprite_render_y00_out(3 downto 0) => \enemy2/sprite_render_y00_out\(5 downto 2),
      sprite_render_y00_out_0(3 downto 0) => \enemy3/sprite_render_y00_out\(5 downto 2),
      sprite_render_y00_out_1(3 downto 0) => \enemy4/sprite_render_y00_out\(5 downto 2),
      sprite_render_y00_out_10(3 downto 0) => \stage2_enemy8/sprite_render_y00_out\(5 downto 2),
      sprite_render_y00_out_11(3 downto 0) => \stage2_enemy9/sprite_render_y00_out\(5 downto 2),
      sprite_render_y00_out_12(3 downto 0) => \stage3_enemy1/sprite_render_y00_out\(5 downto 2),
      sprite_render_y00_out_13(3 downto 0) => \stage3_enemy2/sprite_render_y00_out\(5 downto 2),
      sprite_render_y00_out_14(3 downto 0) => \stage3_enemy3/sprite_render_y00_out\(5 downto 2),
      sprite_render_y00_out_15(3 downto 0) => \stage3_enemy4/sprite_render_y00_out\(5 downto 2),
      sprite_render_y00_out_16(3 downto 0) => \stage3_enemy5/sprite_render_y00_out\(5 downto 2),
      sprite_render_y00_out_2(3 downto 0) => \enemy5/sprite_render_y00_out\(5 downto 2),
      sprite_render_y00_out_3(3 downto 0) => \stage2_enemy1/sprite_render_y00_out\(5 downto 2),
      sprite_render_y00_out_4(3 downto 0) => \stage2_enemy2/sprite_render_y00_out\(5 downto 2),
      sprite_render_y00_out_5(3 downto 0) => \stage2_enemy3/sprite_render_y00_out\(5 downto 2),
      sprite_render_y00_out_6(3 downto 0) => \stage2_enemy4/sprite_render_y00_out\(5 downto 2),
      sprite_render_y00_out_7(3 downto 0) => \stage2_enemy5/sprite_render_y00_out\(5 downto 2),
      sprite_render_y00_out_8(3 downto 0) => \stage2_enemy6/sprite_render_y00_out\(5 downto 2),
      sprite_render_y00_out_9(3 downto 0) => \stage2_enemy7/sprite_render_y00_out\(5 downto 2),
      sprite_render_y_17(0) => \complete_stage/sprite_render_y\(2),
      sprite_shoot_y_e1(15 downto 0) => sprite_shoot_y_e1(15 downto 0),
      sprite_shoot_y_e3(15 downto 0) => sprite_shoot_y_e3(15 downto 0),
      sprite_shoot_y_e5(15 downto 0) => sprite_shoot_y_e5(15 downto 0),
      sprite_shoot_y_stage2_e2(15 downto 0) => sprite_shoot_y_stage2_e2(15 downto 0),
      sprite_shoot_y_stage2_e4(15 downto 0) => sprite_shoot_y_stage2_e4(15 downto 0),
      sprite_shoot_y_stage2_e6(15 downto 0) => sprite_shoot_y_stage2_e6(15 downto 0),
      sprite_shoot_y_stage2_e8(15 downto 0) => sprite_shoot_y_stage2_e8(15 downto 0),
      sprite_shoot_y_stage3_e1(15 downto 0) => sprite_shoot_y_stage3_e1(15 downto 0),
      sprite_shoot_y_stage3_e3(15 downto 0) => sprite_shoot_y_stage3_e3(15 downto 0),
      sprite_shoot_y_stage3_e5(15 downto 0) => sprite_shoot_y_stage3_e5(15 downto 0),
      sprite_stage2_e2_x(15 downto 0) => sprite_stage2_e2_x(15 downto 0),
      sprite_stage2_e4_x(15 downto 0) => sprite_stage2_e4_x(15 downto 0),
      sprite_stage2_e6_x(15 downto 0) => sprite_stage2_e6_x(15 downto 0),
      sprite_stage2_e8_x(15 downto 0) => sprite_stage2_e8_x(15 downto 0),
      sprite_stage3_e1_x(15 downto 0) => sprite_stage3_e1_x(15 downto 0),
      sprite_stage3_e3_x(9 downto 8) => sprite_stage3_e3_x(11 downto 10),
      sprite_stage3_e3_x(7 downto 0) => sprite_stage3_e3_x(7 downto 0),
      sprite_stage3_e5_x(15 downto 0) => sprite_stage3_e5_x(15 downto 0),
      sw(1 downto 0) => sw(1 downto 0),
      v_sync => v_sync
    );
g0_b0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sy(3),
      I1 => display_timings_inst_n_57,
      I2 => sy(2),
      O => \clear_stage/sprite_render_y\(1)
    );
g0_b0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sy(4),
      I1 => sy(2),
      I2 => display_timings_inst_n_57,
      I3 => sy(3),
      O => \complete_stage/sprite_render_y\(2)
    );
g0_b0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => display_timings_inst_n_29,
      I1 => sy(3),
      I2 => display_timings_inst_n_57,
      I3 => sy(2),
      I4 => sy(4),
      O => \clear_stage/sprite_render_y\(3)
    );
g0_b0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => display_timings_inst_n_29,
      I1 => sy(3),
      I2 => display_timings_inst_n_57,
      I3 => sy(2),
      I4 => sy(4),
      I5 => sy(6),
      O => \clear_stage/sprite_render_y\(4)
    );
gfx_inst: entity work.design_1_HDMI_TOP_0_0_gfx
     port map (
      CO(0) => gfx_inst_n_790,
      DI(0) => notcollision_i_31_n_0,
      O(3) => gfx_inst_n_923,
      O(2) => gfx_inst_n_924,
      O(1) => gfx_inst_n_925,
      O(0) => gfx_inst_n_926,
      Q(14 downto 1) => sy(15 downto 2),
      Q(0) => sy(0),
      S(3) => display_timings_inst_n_71,
      S(2) => display_timings_inst_n_72,
      S(1) => display_timings_inst_n_73,
      S(0) => display_timings_inst_n_74,
      \bias[3]_i_11\ => display_timings_inst_n_76,
      \bias[3]_i_11_0\ => display_timings_inst_n_81,
      \bias[3]_i_16\(0) => display_timings_inst_n_96,
      \bias[3]_i_22\(0) => display_timings_inst_n_86,
      \bias[3]_i_301\(0) => display_timings_inst_n_193,
      \bias[3]_i_302\(0) => display_timings_inst_n_206,
      \bias[3]_i_317\(0) => display_timings_inst_n_232,
      \bias[3]_i_319\(0) => display_timings_inst_n_219,
      \bias[3]_i_559\ => gfx_inst_n_767,
      \bias[3]_i_564\(0) => display_timings_inst_n_112,
      \bias[3]_i_565\(0) => display_timings_inst_n_117,
      \bias[3]_i_57\(0) => display_timings_inst_n_101,
      \bias[3]_i_587\(0) => display_timings_inst_n_122,
      \bias[3]_i_588\(0) => display_timings_inst_n_132,
      \bias[3]_i_589\(0) => display_timings_inst_n_127,
      \bias[3]_i_59\(0) => display_timings_inst_n_91,
      \bias[3]_i_603\(0) => display_timings_inst_n_152,
      \bias[3]_i_604\(0) => display_timings_inst_n_162,
      \bias[3]_i_605\(0) => display_timings_inst_n_157,
      \bias[3]_i_608\(0) => display_timings_inst_n_142,
      \bias[3]_i_612\(0) => display_timings_inst_n_147,
      \bias[3]_i_613\(0) => display_timings_inst_n_137,
      \bias[3]_i_667\(0) => display_timings_inst_n_271,
      \bias[3]_i_670\(0) => display_timings_inst_n_284,
      \bias[3]_i_673\(0) => display_timings_inst_n_258,
      \bias[3]_i_676\(0) => display_timings_inst_n_310,
      \bias[3]_i_679\(0) => display_timings_inst_n_323,
      \bias[3]_i_682\(0) => display_timings_inst_n_297,
      \bias[3]_i_689\(0) => display_timings_inst_n_245,
      \bias[3]_i_76\(3) => display_timings_inst_n_82,
      \bias[3]_i_76\(2) => display_timings_inst_n_83,
      \bias[3]_i_76\(1) => display_timings_inst_n_84,
      \bias[3]_i_76\(0) => display_timings_inst_n_85,
      \bias[4]_i_208\(0) => display_timings_inst_n_181,
      \bias[4]_i_33__0\(0) => display_timings_inst_n_168,
      \bias[4]_i_33__0_0\(0) => \stage3_enemy3/sprite_hit_y34_in\,
      \bias[4]_i_53\(0) => display_timings_inst_n_107,
      \bias[4]_i_88\(0) => display_timings_inst_n_169,
      \bias[4]_i_88_0\(0) => display_timings_inst_n_171,
      \bias[4]_i_88_1\(0) => display_timings_inst_n_167,
      \bias[4]_i_94\(0) => display_timings_inst_n_176,
      \bias_reg[3]_i_1106\(3) => display_timings_inst_n_185,
      \bias_reg[3]_i_1106\(2) => display_timings_inst_n_186,
      \bias_reg[3]_i_1106\(1) => display_timings_inst_n_187,
      \bias_reg[3]_i_1106\(0) => display_timings_inst_n_188,
      \bias_reg[3]_i_1137\(0) => display_timings_inst_n_49,
      \bias_reg[3]_i_1146\(3) => display_timings_inst_n_198,
      \bias_reg[3]_i_1146\(2) => display_timings_inst_n_199,
      \bias_reg[3]_i_1146\(1) => display_timings_inst_n_200,
      \bias_reg[3]_i_1146\(0) => display_timings_inst_n_201,
      \bias_reg[3]_i_1164\(3) => display_timings_inst_n_267,
      \bias_reg[3]_i_1164\(2) => display_timings_inst_n_268,
      \bias_reg[3]_i_1164\(1) => display_timings_inst_n_269,
      \bias_reg[3]_i_1164\(0) => display_timings_inst_n_270,
      \bias_reg[3]_i_1174\(3) => display_timings_inst_n_280,
      \bias_reg[3]_i_1174\(2) => display_timings_inst_n_281,
      \bias_reg[3]_i_1174\(1) => display_timings_inst_n_282,
      \bias_reg[3]_i_1174\(0) => display_timings_inst_n_283,
      \bias_reg[3]_i_1184\(3) => display_timings_inst_n_254,
      \bias_reg[3]_i_1184\(2) => display_timings_inst_n_255,
      \bias_reg[3]_i_1184\(1) => display_timings_inst_n_256,
      \bias_reg[3]_i_1184\(0) => display_timings_inst_n_257,
      \bias_reg[3]_i_1194\(3) => display_timings_inst_n_306,
      \bias_reg[3]_i_1194\(2) => display_timings_inst_n_307,
      \bias_reg[3]_i_1194\(1) => display_timings_inst_n_308,
      \bias_reg[3]_i_1194\(0) => display_timings_inst_n_309,
      \bias_reg[3]_i_1204\(3) => display_timings_inst_n_319,
      \bias_reg[3]_i_1204\(2) => display_timings_inst_n_320,
      \bias_reg[3]_i_1204\(1) => display_timings_inst_n_321,
      \bias_reg[3]_i_1204\(0) => display_timings_inst_n_322,
      \bias_reg[3]_i_1214\(3) => display_timings_inst_n_293,
      \bias_reg[3]_i_1214\(2) => display_timings_inst_n_294,
      \bias_reg[3]_i_1214\(1) => display_timings_inst_n_295,
      \bias_reg[3]_i_1214\(0) => display_timings_inst_n_296,
      \bias_reg[3]_i_1244\(3) => display_timings_inst_n_224,
      \bias_reg[3]_i_1244\(2) => display_timings_inst_n_225,
      \bias_reg[3]_i_1244\(1) => display_timings_inst_n_226,
      \bias_reg[3]_i_1244\(0) => display_timings_inst_n_227,
      \bias_reg[3]_i_1246\(3) => display_timings_inst_n_241,
      \bias_reg[3]_i_1246\(2) => display_timings_inst_n_242,
      \bias_reg[3]_i_1246\(1) => display_timings_inst_n_243,
      \bias_reg[3]_i_1246\(0) => display_timings_inst_n_244,
      \bias_reg[3]_i_1276\(3) => display_timings_inst_n_211,
      \bias_reg[3]_i_1276\(2) => display_timings_inst_n_212,
      \bias_reg[3]_i_1276\(1) => display_timings_inst_n_213,
      \bias_reg[3]_i_1276\(0) => display_timings_inst_n_214,
      \bias_reg[3]_i_1496\(0) => display_timings_inst_n_30,
      \bias_reg[3]_i_1801\(0) => display_timings_inst_n_194,
      \bias_reg[3]_i_1801_0\(2) => display_timings_inst_n_182,
      \bias_reg[3]_i_1801_0\(1) => display_timings_inst_n_183,
      \bias_reg[3]_i_1801_0\(0) => display_timings_inst_n_184,
      \bias_reg[3]_i_1851\(0) => display_timings_inst_n_207,
      \bias_reg[3]_i_1851_0\(2) => display_timings_inst_n_195,
      \bias_reg[3]_i_1851_0\(1) => display_timings_inst_n_196,
      \bias_reg[3]_i_1851_0\(0) => display_timings_inst_n_197,
      \bias_reg[3]_i_187\ => display_timings_inst_n_50,
      \bias_reg[3]_i_1873\(3) => display_timings_inst_n_263,
      \bias_reg[3]_i_1873\(2) => display_timings_inst_n_264,
      \bias_reg[3]_i_1873\(1) => display_timings_inst_n_265,
      \bias_reg[3]_i_1873\(0) => display_timings_inst_n_266,
      \bias_reg[3]_i_187_0\ => display_timings_inst_n_51,
      \bias_reg[3]_i_1895\(3) => display_timings_inst_n_276,
      \bias_reg[3]_i_1895\(2) => display_timings_inst_n_277,
      \bias_reg[3]_i_1895\(1) => display_timings_inst_n_278,
      \bias_reg[3]_i_1895\(0) => display_timings_inst_n_279,
      \bias_reg[3]_i_1917\(3) => display_timings_inst_n_250,
      \bias_reg[3]_i_1917\(2) => display_timings_inst_n_251,
      \bias_reg[3]_i_1917\(1) => display_timings_inst_n_252,
      \bias_reg[3]_i_1917\(0) => display_timings_inst_n_253,
      \bias_reg[3]_i_1919\ => display_timings_inst_n_54,
      \bias_reg[3]_i_1939\(3) => display_timings_inst_n_302,
      \bias_reg[3]_i_1939\(2) => display_timings_inst_n_303,
      \bias_reg[3]_i_1939\(1) => display_timings_inst_n_304,
      \bias_reg[3]_i_1939\(0) => display_timings_inst_n_305,
      \bias_reg[3]_i_1961\(3) => display_timings_inst_n_315,
      \bias_reg[3]_i_1961\(2) => display_timings_inst_n_316,
      \bias_reg[3]_i_1961\(1) => display_timings_inst_n_317,
      \bias_reg[3]_i_1961\(0) => display_timings_inst_n_318,
      \bias_reg[3]_i_1983\(3) => display_timings_inst_n_289,
      \bias_reg[3]_i_1983\(2) => display_timings_inst_n_290,
      \bias_reg[3]_i_1983\(1) => display_timings_inst_n_291,
      \bias_reg[3]_i_1983\(0) => display_timings_inst_n_292,
      \bias_reg[3]_i_2030\(0) => display_timings_inst_n_233,
      \bias_reg[3]_i_2030_0\(2) => display_timings_inst_n_221,
      \bias_reg[3]_i_2030_0\(1) => display_timings_inst_n_222,
      \bias_reg[3]_i_2030_0\(0) => display_timings_inst_n_223,
      \bias_reg[3]_i_2039\(3) => display_timings_inst_n_237,
      \bias_reg[3]_i_2039\(2) => display_timings_inst_n_238,
      \bias_reg[3]_i_2039\(1) => display_timings_inst_n_239,
      \bias_reg[3]_i_2039\(0) => display_timings_inst_n_240,
      \bias_reg[3]_i_2086\(0) => display_timings_inst_n_220,
      \bias_reg[3]_i_2086_0\(2) => display_timings_inst_n_208,
      \bias_reg[3]_i_2086_0\(1) => display_timings_inst_n_209,
      \bias_reg[3]_i_2086_0\(0) => display_timings_inst_n_210,
      \bias_reg[3]_i_2480\ => display_timings_inst_n_29,
      \bias_reg[3]_i_2480_0\ => display_timings_inst_n_61,
      \bias_reg[3]_i_2489\ => display_timings_inst_n_52,
      \bias_reg[3]_i_2498\(0) => display_timings_inst_n_272,
      \bias_reg[3]_i_2498_0\(2) => display_timings_inst_n_260,
      \bias_reg[3]_i_2498_0\(1) => display_timings_inst_n_261,
      \bias_reg[3]_i_2498_0\(0) => display_timings_inst_n_262,
      \bias_reg[3]_i_2532\(0) => display_timings_inst_n_285,
      \bias_reg[3]_i_2532_0\(2) => display_timings_inst_n_273,
      \bias_reg[3]_i_2532_0\(1) => display_timings_inst_n_274,
      \bias_reg[3]_i_2532_0\(0) => display_timings_inst_n_275,
      \bias_reg[3]_i_2566\(0) => display_timings_inst_n_259,
      \bias_reg[3]_i_2566_0\(2) => display_timings_inst_n_247,
      \bias_reg[3]_i_2566_0\(1) => display_timings_inst_n_248,
      \bias_reg[3]_i_2566_0\(0) => display_timings_inst_n_249,
      \bias_reg[3]_i_2600\(0) => display_timings_inst_n_311,
      \bias_reg[3]_i_2600_0\(2) => display_timings_inst_n_299,
      \bias_reg[3]_i_2600_0\(1) => display_timings_inst_n_300,
      \bias_reg[3]_i_2600_0\(0) => display_timings_inst_n_301,
      \bias_reg[3]_i_2634\(0) => display_timings_inst_n_324,
      \bias_reg[3]_i_2634_0\(2) => display_timings_inst_n_312,
      \bias_reg[3]_i_2634_0\(1) => display_timings_inst_n_313,
      \bias_reg[3]_i_2634_0\(0) => display_timings_inst_n_314,
      \bias_reg[3]_i_2668\(0) => display_timings_inst_n_298,
      \bias_reg[3]_i_2668_0\(2) => display_timings_inst_n_286,
      \bias_reg[3]_i_2668_0\(1) => display_timings_inst_n_287,
      \bias_reg[3]_i_2668_0\(0) => display_timings_inst_n_288,
      \bias_reg[3]_i_2720\(0) => display_timings_inst_n_246,
      \bias_reg[3]_i_2720_0\(2) => display_timings_inst_n_234,
      \bias_reg[3]_i_2720_0\(1) => display_timings_inst_n_235,
      \bias_reg[3]_i_2720_0\(0) => display_timings_inst_n_236,
      \bias_reg[3]_i_2925\(0) => display_timings_inst_n_58,
      \bias_reg[3]_i_450\ => display_timings_inst_n_48,
      \bias_reg[3]_i_450_0\ => display_timings_inst_n_59,
      \bias_reg[3]_i_632\(3) => display_timings_inst_n_189,
      \bias_reg[3]_i_632\(2) => display_timings_inst_n_190,
      \bias_reg[3]_i_632\(1) => display_timings_inst_n_191,
      \bias_reg[3]_i_632\(0) => display_timings_inst_n_192,
      \bias_reg[3]_i_638\(3) => display_timings_inst_n_202,
      \bias_reg[3]_i_638\(2) => display_timings_inst_n_203,
      \bias_reg[3]_i_638\(1) => display_timings_inst_n_204,
      \bias_reg[3]_i_638\(0) => display_timings_inst_n_205,
      \bias_reg[3]_i_688\(3) => display_timings_inst_n_228,
      \bias_reg[3]_i_688\(2) => display_timings_inst_n_229,
      \bias_reg[3]_i_688\(1) => display_timings_inst_n_230,
      \bias_reg[3]_i_688\(0) => display_timings_inst_n_231,
      \bias_reg[3]_i_69\(15 downto 0) => sx(15 downto 0),
      \bias_reg[3]_i_695\(3) => display_timings_inst_n_215,
      \bias_reg[3]_i_695\(2) => display_timings_inst_n_216,
      \bias_reg[3]_i_695\(1) => display_timings_inst_n_217,
      \bias_reg[3]_i_695\(0) => display_timings_inst_n_218,
      \bias_reg[4]_i_222\ => display_timings_inst_n_53,
      \bias_reg[4]_i_222_0\ => display_timings_inst_n_102,
      btn1 => btn1,
      btn2 => btn2,
      btn3 => btn3,
      cnt_reg => gfx_inst_n_766,
      cnt_reg_0 => gfx_inst_n_771,
      cnt_reg_1 => gfx_inst_n_772,
      cnt_reg_10(3) => \notcollision_i_18__6_n_0\,
      cnt_reg_10(2) => \notcollision_i_19__1_n_0\,
      cnt_reg_10(1) => \notcollision_i_20__1_n_0\,
      cnt_reg_10(0) => \notcollision_i_21__1__0_n_0\,
      cnt_reg_11(3) => \notcollision_i_18__7_n_0\,
      cnt_reg_11(2) => \notcollision_i_19__2_n_0\,
      cnt_reg_11(1) => \notcollision_i_20__2_n_0\,
      cnt_reg_11(0) => \notcollision_i_21__2__0_n_0\,
      cnt_reg_12(3) => \notcollision_i_18__8_n_0\,
      cnt_reg_12(2) => \notcollision_i_19__3_n_0\,
      cnt_reg_12(1) => \notcollision_i_20__3_n_0\,
      cnt_reg_12(0) => \notcollision_i_21__3__0_n_0\,
      cnt_reg_13(3) => \notcollision_i_18__9_n_0\,
      cnt_reg_13(2) => \notcollision_i_19__4_n_0\,
      cnt_reg_13(1) => \notcollision_i_20__4_n_0\,
      cnt_reg_13(0) => \notcollision_i_21__4__0_n_0\,
      cnt_reg_14(3) => \notcollision_i_18__10_n_0\,
      cnt_reg_14(2) => \notcollision_i_19__5_n_0\,
      cnt_reg_14(1) => \notcollision_i_20__5_n_0\,
      cnt_reg_14(0) => \notcollision_i_21__5_n_0\,
      cnt_reg_15(3) => \notcollision_i_18__11_n_0\,
      cnt_reg_15(2) => \notcollision_i_19__6_n_0\,
      cnt_reg_15(1) => \notcollision_i_20__6_n_0\,
      cnt_reg_15(0) => \notcollision_i_21__6_n_0\,
      cnt_reg_16(3) => \notcollision_i_18__12_n_0\,
      cnt_reg_16(2) => \notcollision_i_19__7_n_0\,
      cnt_reg_16(1) => \notcollision_i_20__7_n_0\,
      cnt_reg_16(0) => \notcollision_i_21__7_n_0\,
      cnt_reg_2 => gfx_inst_n_776,
      cnt_reg_3 => gfx_inst_n_781,
      cnt_reg_4(3) => \notcollision_i_15__0__0_n_0\,
      cnt_reg_4(2) => \notcollision_i_16__0__0_n_0\,
      cnt_reg_4(1) => \notcollision_i_17__0_n_0\,
      cnt_reg_4(0) => \notcollision_i_18__0_n_0\,
      cnt_reg_5(3) => \notcollision_i_15__1__0_n_0\,
      cnt_reg_5(2) => \notcollision_i_16__1__0_n_0\,
      cnt_reg_5(1) => \notcollision_i_17__1_n_0\,
      cnt_reg_5(0) => \notcollision_i_18__1_n_0\,
      cnt_reg_6(3) => \notcollision_i_15__2__0_n_0\,
      cnt_reg_6(2) => \notcollision_i_16__2__0_n_0\,
      cnt_reg_6(1) => \notcollision_i_17__2_n_0\,
      cnt_reg_6(0) => \notcollision_i_18__2_n_0\,
      cnt_reg_7(3) => \notcollision_i_15__3__0_n_0\,
      cnt_reg_7(2) => \notcollision_i_16__3__0_n_0\,
      cnt_reg_7(1) => \notcollision_i_17__3_n_0\,
      cnt_reg_7(0) => \notcollision_i_18__3_n_0\,
      cnt_reg_8(3) => \notcollision_i_18__4_n_0\,
      cnt_reg_8(2) => notcollision_i_19_n_0,
      cnt_reg_8(1) => notcollision_i_20_n_0,
      cnt_reg_8(0) => \notcollision_i_21__4_n_0\,
      cnt_reg_9(3) => \notcollision_i_18__5_n_0\,
      cnt_reg_9(2) => \notcollision_i_19__0_n_0\,
      cnt_reg_9(1) => \notcollision_i_20__0_n_0\,
      cnt_reg_9(0) => \notcollision_i_21__0__0_n_0\,
      finish => \player_projectile/finish\,
      finish_13 => \enemy_projectile1/finish\,
      finish_14 => \enemy_projectile3/finish\,
      finish_15 => \enemy_projectile5/finish\,
      finish_16 => \enemy_projectile2_2/finish\,
      finish_17 => \enemy_projectile2_4/finish\,
      finish_18 => \enemy_projectile2_6/finish\,
      finish_19 => \enemy_projectile2_8/finish\,
      finish_20 => \enemy_projectile3_1/finish\,
      finish_21 => \enemy_projectile3_3/finish\,
      finish_22 => \enemy_projectile3_5/finish\,
      finish_reg(1) => \sprite_x[15]_i_7_n_0\,
      finish_reg(0) => \sprite_x[15]_i_8_n_0\,
      life_control(2 downto 0) => life_control(2 downto 0),
      \life_control_reg[2]_0\ => gfx_inst_n_1505,
      notcollision => \enemy1/notcollision\,
      notcollision_0 => \enemy2/notcollision\,
      notcollision_1 => \enemy3/notcollision\,
      notcollision_10 => \stage2_enemy7/notcollision\,
      notcollision_11 => \stage2_enemy8/notcollision\,
      notcollision_12 => \stage2_enemy9/notcollision\,
      notcollision_2 => \enemy4/notcollision\,
      notcollision_3 => \enemy5/notcollision\,
      notcollision_4 => \stage2_enemy1/notcollision\,
      notcollision_5 => \stage2_enemy2/notcollision\,
      notcollision_6 => \stage2_enemy3/notcollision\,
      notcollision_7 => \stage2_enemy4/notcollision\,
      notcollision_8 => \stage2_enemy5/notcollision\,
      notcollision_9 => \stage2_enemy6/notcollision\,
      notcollision_reg(3) => \notcollision_i_15__8_n_0\,
      notcollision_reg(2) => \notcollision_i_16__8_n_0\,
      notcollision_reg(1) => notcollision_i_17_n_0,
      notcollision_reg(0) => notcollision_i_18_n_0,
      \notcollision_reg[0]_0\(3) => \notcollision[1]_i_19_n_0\,
      \notcollision_reg[0]_0\(2) => \notcollision[1]_i_20_n_0\,
      \notcollision_reg[0]_0\(1) => \notcollision[1]_i_21__0__0_n_0\,
      \notcollision_reg[0]_0\(0) => \notcollision[1]_i_22__3_n_0\,
      \notcollision_reg[0]_1\(3) => \notcollision[1]_i_18__1_n_0\,
      \notcollision_reg[0]_1\(2) => \notcollision[1]_i_19__0_n_0\,
      \notcollision_reg[0]_1\(1) => \notcollision[1]_i_20__0_n_0\,
      \notcollision_reg[0]_1\(0) => \notcollision[1]_i_21__1__0_n_0\,
      \notcollision_reg[0]_2\(3) => \notcollision[1]_i_18__0__0_n_0\,
      \notcollision_reg[0]_2\(2) => \notcollision[1]_i_19__1_n_0\,
      \notcollision_reg[0]_2\(1) => \notcollision[1]_i_20__1_n_0\,
      \notcollision_reg[0]_2\(0) => \notcollision[1]_i_21__1_n_0\,
      \notcollision_reg[1]_0\ => gfx_inst_n_1157,
      \notcollision_reg[1]_1\(1 downto 0) => \stage3_enemy5/notcollision_reg\(1 downto 0),
      \notcollision_reg[1]_2\ => gfx_inst_n_1215,
      \notcollision_reg[1]_3\ => \notcollision[1]_i_2_n_0\,
      \notcollision_reg[1]_i_4__0\(1) => \notcollision[1]_i_44__0__0_n_0\,
      \notcollision_reg[1]_i_4__0\(0) => \notcollision[1]_i_45__1_n_0\,
      \notcollision_reg[1]_i_4__3\(1) => \notcollision[1]_i_44__2_n_0\,
      \notcollision_reg[1]_i_4__3\(0) => \notcollision[1]_i_45_n_0\,
      \notcollision_reg[1]_i_5\(1) => \notcollision[1]_i_45__0_n_0\,
      \notcollision_reg[1]_i_5\(0) => \notcollision[1]_i_46__3_n_0\,
      notcollision_reg_0_sp_1 => gfx_inst_n_1211,
      notcollision_reg_1_sp_1 => gfx_inst_n_1135,
      notcollision_reg_i_3(1) => \notcollision_i_34__8_n_0\,
      notcollision_reg_i_3(0) => \notcollision_i_35__8_n_0\,
      \notcollision_reg_i_3__0\(0) => \notcollision_i_31__0_n_0\,
      \notcollision_reg_i_3__0_0\(1) => \notcollision_i_34__0__0_n_0\,
      \notcollision_reg_i_3__0_0\(0) => \notcollision_i_35__0__0_n_0\,
      \notcollision_reg_i_3__1\(0) => \notcollision_i_31__1_n_0\,
      \notcollision_reg_i_3__1_0\(1) => \notcollision_i_34__1__0_n_0\,
      \notcollision_reg_i_3__1_0\(0) => \notcollision_i_35__1__0_n_0\,
      \notcollision_reg_i_3__2\(0) => \notcollision_i_31__2_n_0\,
      \notcollision_reg_i_3__2_0\(1) => \notcollision_i_34__2__0_n_0\,
      \notcollision_reg_i_3__2_0\(0) => \notcollision_i_35__2__0_n_0\,
      \notcollision_reg_i_3__3\(0) => \notcollision_i_31__3_n_0\,
      \notcollision_reg_i_3__3_0\(1) => \notcollision_i_34__3__0_n_0\,
      \notcollision_reg_i_3__3_0\(0) => \notcollision_i_35__3__0_n_0\,
      \notcollision_reg_i_4__10\(0) => \notcollision_i_41__6_n_0\,
      \notcollision_reg_i_4__10_0\(1) => \notcollision_i_44__5_n_0\,
      \notcollision_reg_i_4__10_0\(0) => \notcollision_i_45__5_n_0\,
      \notcollision_reg_i_4__11\(0) => \notcollision_i_41__7_n_0\,
      \notcollision_reg_i_4__11_0\(1) => \notcollision_i_44__6_n_0\,
      \notcollision_reg_i_4__11_0\(0) => \notcollision_i_45__6_n_0\,
      \notcollision_reg_i_4__12\(0) => \notcollision_i_41__4_n_0\,
      \notcollision_reg_i_4__12_0\(1) => \notcollision_i_44__7_n_0\,
      \notcollision_reg_i_4__12_0\(0) => \notcollision_i_45__7_n_0\,
      \notcollision_reg_i_4__4\(0) => \notcollision_i_41__0__0_n_0\,
      \notcollision_reg_i_4__4_0\(1) => \notcollision_i_44__4_n_0\,
      \notcollision_reg_i_4__4_0\(0) => notcollision_i_45_n_0,
      \notcollision_reg_i_4__5\(0) => \notcollision_i_41__1__0_n_0\,
      \notcollision_reg_i_4__5_0\(1) => \notcollision_i_44__0__0_n_0\,
      \notcollision_reg_i_4__5_0\(0) => \notcollision_i_45__0_n_0\,
      \notcollision_reg_i_4__6\(0) => \notcollision_i_41__2__0_n_0\,
      \notcollision_reg_i_4__6_0\(1) => \notcollision_i_44__1__0_n_0\,
      \notcollision_reg_i_4__6_0\(0) => \notcollision_i_45__1_n_0\,
      \notcollision_reg_i_4__7\(0) => \notcollision_i_41__3__0_n_0\,
      \notcollision_reg_i_4__7_0\(1) => \notcollision_i_44__2__0_n_0\,
      \notcollision_reg_i_4__7_0\(0) => \notcollision_i_45__2_n_0\,
      \notcollision_reg_i_4__8\(0) => \notcollision_i_41__4__0_n_0\,
      \notcollision_reg_i_4__8_0\(1) => \notcollision_i_44__3__0_n_0\,
      \notcollision_reg_i_4__8_0\(0) => \notcollision_i_45__3_n_0\,
      \notcollision_reg_i_4__9\(0) => \notcollision_i_41__5_n_0\,
      \notcollision_reg_i_4__9_0\(1) => \notcollision_i_44__4__0_n_0\,
      \notcollision_reg_i_4__9_0\(0) => \notcollision_i_45__4_n_0\,
      \o_sx_reg[15]\(0) => gfx_inst_n_1246,
      \o_sx_reg[15]_0\(0) => gfx_inst_n_1271,
      \o_sx_reg[15]_1\(0) => gfx_inst_n_1296,
      \o_sx_reg[15]_2\(0) => gfx_inst_n_1321,
      \o_sx_reg[15]_3\(0) => gfx_inst_n_1346,
      \o_sx_reg[15]_4\(0) => gfx_inst_n_1371,
      \o_sx_reg[15]_5\(0) => gfx_inst_n_1396,
      \o_sx_reg[15]_6\(0) => gfx_inst_n_1421,
      \o_sx_reg[15]_7\(0) => gfx_inst_n_1446,
      \o_sx_reg[15]_8\(0) => gfx_inst_n_1471,
      \o_sx_reg[15]_9\(0) => gfx_inst_n_1496,
      p_0_in26_in => p_0_in26_in,
      p_0_in28_in => p_0_in28_in,
      p_0_in30_in => p_0_in30_in,
      p_0_in33_in => p_0_in33_in,
      p_0_in35_in => p_0_in35_in,
      p_0_in37_in => p_0_in37_in,
      p_0_in39_in => p_0_in39_in,
      p_0_in42_in => p_0_in42_in,
      p_0_in44_in => p_0_in44_in,
      p_0_in46_in => p_0_in46_in,
      p_0_in48_in => p_0_in48_in,
      p_0_in50_in => p_0_in50_in,
      p_0_in52_in => p_0_in52_in,
      p_0_in54_in => p_0_in54_in,
      p_0_in56_in => p_0_in56_in,
      p_0_in65_in => p_0_in65_in,
      p_2_in => \clear_stage2/p_2_in\,
      shoot_e1_y(15 downto 0) => shoot_e1_y(15 downto 0),
      sprite_e1_x(15 downto 0) => sprite_e1_x(15 downto 0),
      sprite_e3_x(15 downto 0) => sprite_e3_x(15 downto 0),
      sprite_e5_x(15 downto 0) => sprite_e5_x(15 downto 0),
      sprite_green_p1(0) => sprite_green_p1(0),
      sprite_p1_x(15 downto 0) => sprite_p1_x(15 downto 0),
      sprite_red_p1(0) => sprite_red_p1(0),
      sprite_shoot_y_e1(15 downto 0) => sprite_shoot_y_e1(15 downto 0),
      sprite_shoot_y_e3(15 downto 0) => sprite_shoot_y_e3(15 downto 0),
      sprite_shoot_y_e5(15 downto 0) => sprite_shoot_y_e5(15 downto 0),
      sprite_shoot_y_stage2_e2(15 downto 0) => sprite_shoot_y_stage2_e2(15 downto 0),
      sprite_shoot_y_stage2_e4(15 downto 0) => sprite_shoot_y_stage2_e4(15 downto 0),
      sprite_shoot_y_stage2_e6(15 downto 0) => sprite_shoot_y_stage2_e6(15 downto 0),
      sprite_shoot_y_stage2_e8(15 downto 0) => sprite_shoot_y_stage2_e8(15 downto 0),
      sprite_shoot_y_stage3_e1(15 downto 0) => sprite_shoot_y_stage3_e1(15 downto 0),
      sprite_shoot_y_stage3_e3(15 downto 0) => sprite_shoot_y_stage3_e3(15 downto 0),
      sprite_shoot_y_stage3_e5(15 downto 0) => sprite_shoot_y_stage3_e5(15 downto 0),
      sprite_stage2_e2_x(15 downto 0) => sprite_stage2_e2_x(15 downto 0),
      sprite_stage2_e4_x(15 downto 0) => sprite_stage2_e4_x(15 downto 0),
      sprite_stage2_e6_x(15 downto 0) => sprite_stage2_e6_x(15 downto 0),
      sprite_stage2_e8_x(15 downto 0) => sprite_stage2_e8_x(15 downto 0),
      sprite_stage3_e1_x(15 downto 0) => sprite_stage3_e1_x(15 downto 0),
      sprite_stage3_e5_x(15 downto 0) => sprite_stage3_e5_x(15 downto 0),
      \sprite_x_reg[0]\ => gfx_inst_n_17,
      \sprite_x_reg[0]_0\ => gfx_inst_n_51,
      \sprite_x_reg[0]_1\ => gfx_inst_n_85,
      \sprite_x_reg[0]_2\ => gfx_inst_n_119,
      \sprite_x_reg[0]_3\ => gfx_inst_n_153,
      \sprite_x_reg[0]_4\ => gfx_inst_n_187,
      \sprite_x_reg[0]_5\ => gfx_inst_n_221,
      \sprite_x_reg[0]_6\ => gfx_inst_n_254,
      \sprite_x_reg[0]_7\ => gfx_inst_n_280,
      \sprite_x_reg[0]_8\(0) => gfx_inst_n_1191,
      \sprite_x_reg[10]\ => gfx_inst_n_27,
      \sprite_x_reg[10]_0\ => gfx_inst_n_61,
      \sprite_x_reg[10]_1\ => gfx_inst_n_95,
      \sprite_x_reg[10]_2\ => gfx_inst_n_129,
      \sprite_x_reg[10]_3\ => gfx_inst_n_163,
      \sprite_x_reg[10]_4\ => gfx_inst_n_197,
      \sprite_x_reg[10]_5\ => gfx_inst_n_231,
      \sprite_x_reg[10]_6\ => gfx_inst_n_264,
      \sprite_x_reg[10]_7\ => gfx_inst_n_290,
      \sprite_x_reg[10]_8\(3) => gfx_inst_n_791,
      \sprite_x_reg[10]_8\(2) => gfx_inst_n_792,
      \sprite_x_reg[10]_8\(1) => gfx_inst_n_793,
      \sprite_x_reg[10]_8\(0) => gfx_inst_n_794,
      \sprite_x_reg[11]\ => gfx_inst_n_28,
      \sprite_x_reg[11]_0\ => gfx_inst_n_62,
      \sprite_x_reg[11]_1\ => gfx_inst_n_96,
      \sprite_x_reg[11]_2\ => gfx_inst_n_130,
      \sprite_x_reg[11]_3\ => gfx_inst_n_164,
      \sprite_x_reg[11]_4\ => gfx_inst_n_198,
      \sprite_x_reg[11]_5\ => gfx_inst_n_232,
      \sprite_x_reg[11]_6\ => gfx_inst_n_265,
      \sprite_x_reg[11]_7\(9 downto 8) => sprite_stage3_e3_x(11 downto 10),
      \sprite_x_reg[11]_7\(7 downto 0) => sprite_stage3_e3_x(7 downto 0),
      \sprite_x_reg[11]_8\ => gfx_inst_n_291,
      \sprite_x_reg[12]\ => gfx_inst_n_29,
      \sprite_x_reg[12]_0\ => gfx_inst_n_63,
      \sprite_x_reg[12]_1\ => gfx_inst_n_97,
      \sprite_x_reg[12]_10\(3) => gfx_inst_n_975,
      \sprite_x_reg[12]_10\(2) => gfx_inst_n_976,
      \sprite_x_reg[12]_10\(1) => gfx_inst_n_977,
      \sprite_x_reg[12]_10\(0) => gfx_inst_n_978,
      \sprite_x_reg[12]_11\(3) => gfx_inst_n_999,
      \sprite_x_reg[12]_11\(2) => gfx_inst_n_1000,
      \sprite_x_reg[12]_11\(1) => gfx_inst_n_1001,
      \sprite_x_reg[12]_11\(0) => gfx_inst_n_1002,
      \sprite_x_reg[12]_12\(3) => gfx_inst_n_1023,
      \sprite_x_reg[12]_12\(2) => gfx_inst_n_1024,
      \sprite_x_reg[12]_12\(1) => gfx_inst_n_1025,
      \sprite_x_reg[12]_12\(0) => gfx_inst_n_1026,
      \sprite_x_reg[12]_13\(3) => gfx_inst_n_1047,
      \sprite_x_reg[12]_13\(2) => gfx_inst_n_1048,
      \sprite_x_reg[12]_13\(1) => gfx_inst_n_1049,
      \sprite_x_reg[12]_13\(0) => gfx_inst_n_1050,
      \sprite_x_reg[12]_14\(3) => gfx_inst_n_1071,
      \sprite_x_reg[12]_14\(2) => gfx_inst_n_1072,
      \sprite_x_reg[12]_14\(1) => gfx_inst_n_1073,
      \sprite_x_reg[12]_14\(0) => gfx_inst_n_1074,
      \sprite_x_reg[12]_15\(3) => gfx_inst_n_1095,
      \sprite_x_reg[12]_15\(2) => gfx_inst_n_1096,
      \sprite_x_reg[12]_15\(1) => gfx_inst_n_1097,
      \sprite_x_reg[12]_15\(0) => gfx_inst_n_1098,
      \sprite_x_reg[12]_16\(3) => gfx_inst_n_1119,
      \sprite_x_reg[12]_16\(2) => gfx_inst_n_1120,
      \sprite_x_reg[12]_16\(1) => gfx_inst_n_1121,
      \sprite_x_reg[12]_16\(0) => gfx_inst_n_1122,
      \sprite_x_reg[12]_17\(3) => gfx_inst_n_1143,
      \sprite_x_reg[12]_17\(2) => gfx_inst_n_1144,
      \sprite_x_reg[12]_17\(1) => gfx_inst_n_1145,
      \sprite_x_reg[12]_17\(0) => gfx_inst_n_1146,
      \sprite_x_reg[12]_18\(3) => gfx_inst_n_1165,
      \sprite_x_reg[12]_18\(2) => gfx_inst_n_1166,
      \sprite_x_reg[12]_18\(1) => gfx_inst_n_1167,
      \sprite_x_reg[12]_18\(0) => gfx_inst_n_1168,
      \sprite_x_reg[12]_19\(3) => gfx_inst_n_1184,
      \sprite_x_reg[12]_19\(2) => gfx_inst_n_1185,
      \sprite_x_reg[12]_19\(1) => gfx_inst_n_1186,
      \sprite_x_reg[12]_19\(0) => gfx_inst_n_1187,
      \sprite_x_reg[12]_2\ => gfx_inst_n_131,
      \sprite_x_reg[12]_20\(3) => gfx_inst_n_1202,
      \sprite_x_reg[12]_20\(2) => gfx_inst_n_1203,
      \sprite_x_reg[12]_20\(1) => gfx_inst_n_1204,
      \sprite_x_reg[12]_20\(0) => gfx_inst_n_1205,
      \sprite_x_reg[12]_21\(3) => gfx_inst_n_1223,
      \sprite_x_reg[12]_21\(2) => gfx_inst_n_1224,
      \sprite_x_reg[12]_21\(1) => gfx_inst_n_1225,
      \sprite_x_reg[12]_21\(0) => gfx_inst_n_1226,
      \sprite_x_reg[12]_3\ => gfx_inst_n_165,
      \sprite_x_reg[12]_4\ => gfx_inst_n_199,
      \sprite_x_reg[12]_5\ => gfx_inst_n_233,
      \sprite_x_reg[12]_6\ => gfx_inst_n_266,
      \sprite_x_reg[12]_7\ => gfx_inst_n_292,
      \sprite_x_reg[12]_8\(3) => gfx_inst_n_927,
      \sprite_x_reg[12]_8\(2) => gfx_inst_n_928,
      \sprite_x_reg[12]_8\(1) => gfx_inst_n_929,
      \sprite_x_reg[12]_8\(0) => gfx_inst_n_930,
      \sprite_x_reg[12]_9\(3) => gfx_inst_n_951,
      \sprite_x_reg[12]_9\(2) => gfx_inst_n_952,
      \sprite_x_reg[12]_9\(1) => gfx_inst_n_953,
      \sprite_x_reg[12]_9\(0) => gfx_inst_n_954,
      \sprite_x_reg[13]\ => gfx_inst_n_30,
      \sprite_x_reg[13]_0\ => gfx_inst_n_64,
      \sprite_x_reg[13]_1\ => gfx_inst_n_98,
      \sprite_x_reg[13]_2\ => gfx_inst_n_132,
      \sprite_x_reg[13]_3\ => gfx_inst_n_166,
      \sprite_x_reg[13]_4\ => gfx_inst_n_200,
      \sprite_x_reg[13]_5\ => gfx_inst_n_234,
      \sprite_x_reg[13]_6\ => gfx_inst_n_267,
      \sprite_x_reg[13]_7\ => gfx_inst_n_293,
      \sprite_x_reg[14]\ => gfx_inst_n_31,
      \sprite_x_reg[14]_0\ => gfx_inst_n_65,
      \sprite_x_reg[14]_1\ => gfx_inst_n_99,
      \sprite_x_reg[14]_10\(3) => gfx_inst_n_1289,
      \sprite_x_reg[14]_10\(2) => gfx_inst_n_1290,
      \sprite_x_reg[14]_10\(1) => gfx_inst_n_1291,
      \sprite_x_reg[14]_10\(0) => gfx_inst_n_1292,
      \sprite_x_reg[14]_11\(3) => gfx_inst_n_1314,
      \sprite_x_reg[14]_11\(2) => gfx_inst_n_1315,
      \sprite_x_reg[14]_11\(1) => gfx_inst_n_1316,
      \sprite_x_reg[14]_11\(0) => gfx_inst_n_1317,
      \sprite_x_reg[14]_12\(3) => gfx_inst_n_1339,
      \sprite_x_reg[14]_12\(2) => gfx_inst_n_1340,
      \sprite_x_reg[14]_12\(1) => gfx_inst_n_1341,
      \sprite_x_reg[14]_12\(0) => gfx_inst_n_1342,
      \sprite_x_reg[14]_13\(3) => gfx_inst_n_1364,
      \sprite_x_reg[14]_13\(2) => gfx_inst_n_1365,
      \sprite_x_reg[14]_13\(1) => gfx_inst_n_1366,
      \sprite_x_reg[14]_13\(0) => gfx_inst_n_1367,
      \sprite_x_reg[14]_14\(3) => gfx_inst_n_1389,
      \sprite_x_reg[14]_14\(2) => gfx_inst_n_1390,
      \sprite_x_reg[14]_14\(1) => gfx_inst_n_1391,
      \sprite_x_reg[14]_14\(0) => gfx_inst_n_1392,
      \sprite_x_reg[14]_15\(3) => gfx_inst_n_1414,
      \sprite_x_reg[14]_15\(2) => gfx_inst_n_1415,
      \sprite_x_reg[14]_15\(1) => gfx_inst_n_1416,
      \sprite_x_reg[14]_15\(0) => gfx_inst_n_1417,
      \sprite_x_reg[14]_16\(3) => gfx_inst_n_1439,
      \sprite_x_reg[14]_16\(2) => gfx_inst_n_1440,
      \sprite_x_reg[14]_16\(1) => gfx_inst_n_1441,
      \sprite_x_reg[14]_16\(0) => gfx_inst_n_1442,
      \sprite_x_reg[14]_17\(3) => gfx_inst_n_1464,
      \sprite_x_reg[14]_17\(2) => gfx_inst_n_1465,
      \sprite_x_reg[14]_17\(1) => gfx_inst_n_1466,
      \sprite_x_reg[14]_17\(0) => gfx_inst_n_1467,
      \sprite_x_reg[14]_18\(3) => gfx_inst_n_1489,
      \sprite_x_reg[14]_18\(2) => gfx_inst_n_1490,
      \sprite_x_reg[14]_18\(1) => gfx_inst_n_1491,
      \sprite_x_reg[14]_18\(0) => gfx_inst_n_1492,
      \sprite_x_reg[14]_2\ => gfx_inst_n_133,
      \sprite_x_reg[14]_3\ => gfx_inst_n_167,
      \sprite_x_reg[14]_4\ => gfx_inst_n_201,
      \sprite_x_reg[14]_5\ => gfx_inst_n_235,
      \sprite_x_reg[14]_6\ => gfx_inst_n_268,
      \sprite_x_reg[14]_7\ => gfx_inst_n_294,
      \sprite_x_reg[14]_8\(3) => gfx_inst_n_795,
      \sprite_x_reg[14]_8\(2) => gfx_inst_n_796,
      \sprite_x_reg[14]_8\(1) => gfx_inst_n_797,
      \sprite_x_reg[14]_8\(0) => gfx_inst_n_798,
      \sprite_x_reg[14]_9\(3) => gfx_inst_n_1264,
      \sprite_x_reg[14]_9\(2) => gfx_inst_n_1265,
      \sprite_x_reg[14]_9\(1) => gfx_inst_n_1266,
      \sprite_x_reg[14]_9\(0) => gfx_inst_n_1267,
      \sprite_x_reg[15]\ => gfx_inst_n_32,
      \sprite_x_reg[15]_0\ => gfx_inst_n_66,
      \sprite_x_reg[15]_1\ => gfx_inst_n_100,
      \sprite_x_reg[15]_10\(15 downto 0) => sprite_shoot_x_e3(15 downto 0),
      \sprite_x_reg[15]_11\(15 downto 0) => sprite_shoot_x_e5(15 downto 0),
      \sprite_x_reg[15]_12\(15 downto 0) => sprite_shoot_x_stage2_e2(15 downto 0),
      \sprite_x_reg[15]_13\(15 downto 0) => sprite_shoot_x_stage2_e4(15 downto 0),
      \sprite_x_reg[15]_14\(15 downto 0) => sprite_shoot_x_stage2_e6(15 downto 0),
      \sprite_x_reg[15]_15\(15 downto 0) => sprite_shoot_x_stage2_e8(15 downto 0),
      \sprite_x_reg[15]_16\(15 downto 0) => sprite_shoot_x_stage3_e1(15 downto 0),
      \sprite_x_reg[15]_17\(15 downto 0) => sprite_shoot_x_stage3_e3(15 downto 0),
      \sprite_x_reg[15]_18\(15 downto 0) => sprite_shoot_x_stage3_e5(15 downto 0),
      \sprite_x_reg[15]_19\(10 downto 0) => \enemy1/notcollision3\(15 downto 5),
      \sprite_x_reg[15]_2\ => gfx_inst_n_134,
      \sprite_x_reg[15]_20\(3) => gfx_inst_n_816,
      \sprite_x_reg[15]_20\(2) => gfx_inst_n_817,
      \sprite_x_reg[15]_20\(1) => gfx_inst_n_818,
      \sprite_x_reg[15]_20\(0) => gfx_inst_n_819,
      \sprite_x_reg[15]_21\(0) => \enemy1/sprite_hit_x1\,
      \sprite_x_reg[15]_22\(10 downto 0) => \enemy2/notcollision3\(15 downto 5),
      \sprite_x_reg[15]_23\(3) => gfx_inst_n_840,
      \sprite_x_reg[15]_23\(2) => gfx_inst_n_841,
      \sprite_x_reg[15]_23\(1) => gfx_inst_n_842,
      \sprite_x_reg[15]_23\(0) => gfx_inst_n_843,
      \sprite_x_reg[15]_24\(0) => \enemy2/sprite_hit_x1\,
      \sprite_x_reg[15]_25\(10 downto 0) => \enemy3/notcollision3\(15 downto 5),
      \sprite_x_reg[15]_26\(3) => gfx_inst_n_864,
      \sprite_x_reg[15]_26\(2) => gfx_inst_n_865,
      \sprite_x_reg[15]_26\(1) => gfx_inst_n_866,
      \sprite_x_reg[15]_26\(0) => gfx_inst_n_867,
      \sprite_x_reg[15]_27\(0) => \enemy3/sprite_hit_x1\,
      \sprite_x_reg[15]_28\(10 downto 0) => \enemy4/notcollision3\(15 downto 5),
      \sprite_x_reg[15]_29\(3) => gfx_inst_n_888,
      \sprite_x_reg[15]_29\(2) => gfx_inst_n_889,
      \sprite_x_reg[15]_29\(1) => gfx_inst_n_890,
      \sprite_x_reg[15]_29\(0) => gfx_inst_n_891,
      \sprite_x_reg[15]_3\ => gfx_inst_n_168,
      \sprite_x_reg[15]_30\(0) => \enemy4/sprite_hit_x1\,
      \sprite_x_reg[15]_31\(10 downto 0) => \enemy5/notcollision3\(15 downto 5),
      \sprite_x_reg[15]_32\(3) => gfx_inst_n_912,
      \sprite_x_reg[15]_32\(2) => gfx_inst_n_913,
      \sprite_x_reg[15]_32\(1) => gfx_inst_n_914,
      \sprite_x_reg[15]_32\(0) => gfx_inst_n_915,
      \sprite_x_reg[15]_33\(0) => \enemy5/sprite_hit_x1\,
      \sprite_x_reg[15]_34\(2) => gfx_inst_n_931,
      \sprite_x_reg[15]_34\(1) => gfx_inst_n_932,
      \sprite_x_reg[15]_34\(0) => gfx_inst_n_933,
      \sprite_x_reg[15]_35\(3) => gfx_inst_n_936,
      \sprite_x_reg[15]_35\(2) => gfx_inst_n_937,
      \sprite_x_reg[15]_35\(1) => gfx_inst_n_938,
      \sprite_x_reg[15]_35\(0) => gfx_inst_n_939,
      \sprite_x_reg[15]_36\(0) => \stage2_enemy1/sprite_hit_x2\,
      \sprite_x_reg[15]_37\(2) => gfx_inst_n_955,
      \sprite_x_reg[15]_37\(1) => gfx_inst_n_956,
      \sprite_x_reg[15]_37\(0) => gfx_inst_n_957,
      \sprite_x_reg[15]_38\(3) => gfx_inst_n_960,
      \sprite_x_reg[15]_38\(2) => gfx_inst_n_961,
      \sprite_x_reg[15]_38\(1) => gfx_inst_n_962,
      \sprite_x_reg[15]_38\(0) => gfx_inst_n_963,
      \sprite_x_reg[15]_39\(0) => \stage2_enemy2/sprite_hit_x2\,
      \sprite_x_reg[15]_4\ => gfx_inst_n_202,
      \sprite_x_reg[15]_40\(2) => gfx_inst_n_979,
      \sprite_x_reg[15]_40\(1) => gfx_inst_n_980,
      \sprite_x_reg[15]_40\(0) => gfx_inst_n_981,
      \sprite_x_reg[15]_41\(3) => gfx_inst_n_984,
      \sprite_x_reg[15]_41\(2) => gfx_inst_n_985,
      \sprite_x_reg[15]_41\(1) => gfx_inst_n_986,
      \sprite_x_reg[15]_41\(0) => gfx_inst_n_987,
      \sprite_x_reg[15]_42\(0) => \stage2_enemy3/sprite_hit_x2\,
      \sprite_x_reg[15]_43\(2) => gfx_inst_n_1003,
      \sprite_x_reg[15]_43\(1) => gfx_inst_n_1004,
      \sprite_x_reg[15]_43\(0) => gfx_inst_n_1005,
      \sprite_x_reg[15]_44\(3) => gfx_inst_n_1008,
      \sprite_x_reg[15]_44\(2) => gfx_inst_n_1009,
      \sprite_x_reg[15]_44\(1) => gfx_inst_n_1010,
      \sprite_x_reg[15]_44\(0) => gfx_inst_n_1011,
      \sprite_x_reg[15]_45\(0) => \stage2_enemy4/sprite_hit_x2\,
      \sprite_x_reg[15]_46\(2) => gfx_inst_n_1027,
      \sprite_x_reg[15]_46\(1) => gfx_inst_n_1028,
      \sprite_x_reg[15]_46\(0) => gfx_inst_n_1029,
      \sprite_x_reg[15]_47\(3) => gfx_inst_n_1032,
      \sprite_x_reg[15]_47\(2) => gfx_inst_n_1033,
      \sprite_x_reg[15]_47\(1) => gfx_inst_n_1034,
      \sprite_x_reg[15]_47\(0) => gfx_inst_n_1035,
      \sprite_x_reg[15]_48\(0) => \stage2_enemy5/sprite_hit_x2\,
      \sprite_x_reg[15]_49\(2) => gfx_inst_n_1051,
      \sprite_x_reg[15]_49\(1) => gfx_inst_n_1052,
      \sprite_x_reg[15]_49\(0) => gfx_inst_n_1053,
      \sprite_x_reg[15]_5\ => gfx_inst_n_236,
      \sprite_x_reg[15]_50\(3) => gfx_inst_n_1056,
      \sprite_x_reg[15]_50\(2) => gfx_inst_n_1057,
      \sprite_x_reg[15]_50\(1) => gfx_inst_n_1058,
      \sprite_x_reg[15]_50\(0) => gfx_inst_n_1059,
      \sprite_x_reg[15]_51\(0) => \stage2_enemy6/sprite_hit_x2\,
      \sprite_x_reg[15]_52\(2) => gfx_inst_n_1075,
      \sprite_x_reg[15]_52\(1) => gfx_inst_n_1076,
      \sprite_x_reg[15]_52\(0) => gfx_inst_n_1077,
      \sprite_x_reg[15]_53\(3) => gfx_inst_n_1080,
      \sprite_x_reg[15]_53\(2) => gfx_inst_n_1081,
      \sprite_x_reg[15]_53\(1) => gfx_inst_n_1082,
      \sprite_x_reg[15]_53\(0) => gfx_inst_n_1083,
      \sprite_x_reg[15]_54\(0) => \stage2_enemy7/sprite_hit_x2\,
      \sprite_x_reg[15]_55\(2) => gfx_inst_n_1099,
      \sprite_x_reg[15]_55\(1) => gfx_inst_n_1100,
      \sprite_x_reg[15]_55\(0) => gfx_inst_n_1101,
      \sprite_x_reg[15]_56\(3) => gfx_inst_n_1104,
      \sprite_x_reg[15]_56\(2) => gfx_inst_n_1105,
      \sprite_x_reg[15]_56\(1) => gfx_inst_n_1106,
      \sprite_x_reg[15]_56\(0) => gfx_inst_n_1107,
      \sprite_x_reg[15]_57\(0) => \stage2_enemy8/sprite_hit_x2\,
      \sprite_x_reg[15]_58\(2) => gfx_inst_n_1123,
      \sprite_x_reg[15]_58\(1) => gfx_inst_n_1124,
      \sprite_x_reg[15]_58\(0) => gfx_inst_n_1125,
      \sprite_x_reg[15]_59\(3) => gfx_inst_n_1128,
      \sprite_x_reg[15]_59\(2) => gfx_inst_n_1129,
      \sprite_x_reg[15]_59\(1) => gfx_inst_n_1130,
      \sprite_x_reg[15]_59\(0) => gfx_inst_n_1131,
      \sprite_x_reg[15]_6\ => gfx_inst_n_269,
      \sprite_x_reg[15]_60\(0) => \stage2_enemy9/sprite_hit_x2\,
      \sprite_x_reg[15]_61\(2) => gfx_inst_n_1147,
      \sprite_x_reg[15]_61\(1) => gfx_inst_n_1148,
      \sprite_x_reg[15]_61\(0) => gfx_inst_n_1149,
      \sprite_x_reg[15]_62\(3) => gfx_inst_n_1152,
      \sprite_x_reg[15]_62\(2) => gfx_inst_n_1153,
      \sprite_x_reg[15]_62\(1) => gfx_inst_n_1154,
      \sprite_x_reg[15]_62\(0) => gfx_inst_n_1155,
      \sprite_x_reg[15]_63\(0) => \stage3_enemy1/sprite_hit_x3\,
      \sprite_x_reg[15]_64\(2) => gfx_inst_n_1169,
      \sprite_x_reg[15]_64\(1) => gfx_inst_n_1170,
      \sprite_x_reg[15]_64\(0) => gfx_inst_n_1171,
      \sprite_x_reg[15]_65\(3) => gfx_inst_n_1174,
      \sprite_x_reg[15]_65\(2) => gfx_inst_n_1175,
      \sprite_x_reg[15]_65\(1) => gfx_inst_n_1176,
      \sprite_x_reg[15]_65\(0) => gfx_inst_n_1177,
      \sprite_x_reg[15]_66\(0) => \stage3_enemy2/sprite_hit_x3\,
      \sprite_x_reg[15]_67\(2) => gfx_inst_n_1188,
      \sprite_x_reg[15]_67\(1) => gfx_inst_n_1189,
      \sprite_x_reg[15]_67\(0) => gfx_inst_n_1190,
      \sprite_x_reg[15]_68\(2) => gfx_inst_n_1193,
      \sprite_x_reg[15]_68\(1) => gfx_inst_n_1194,
      \sprite_x_reg[15]_68\(0) => gfx_inst_n_1195,
      \sprite_x_reg[15]_69\(2) => gfx_inst_n_1206,
      \sprite_x_reg[15]_69\(1) => gfx_inst_n_1207,
      \sprite_x_reg[15]_69\(0) => gfx_inst_n_1208,
      \sprite_x_reg[15]_7\ => gfx_inst_n_295,
      \sprite_x_reg[15]_70\(0) => \stage3_enemy4/sprite_hit_x3\,
      \sprite_x_reg[15]_71\(2) => gfx_inst_n_1227,
      \sprite_x_reg[15]_71\(1) => gfx_inst_n_1228,
      \sprite_x_reg[15]_71\(0) => gfx_inst_n_1229,
      \sprite_x_reg[15]_72\(3) => gfx_inst_n_1232,
      \sprite_x_reg[15]_72\(2) => gfx_inst_n_1233,
      \sprite_x_reg[15]_72\(1) => gfx_inst_n_1234,
      \sprite_x_reg[15]_72\(0) => gfx_inst_n_1235,
      \sprite_x_reg[15]_73\(0) => \stage3_enemy5/sprite_hit_x3\,
      \sprite_x_reg[15]_74\(3) => gfx_inst_n_1242,
      \sprite_x_reg[15]_74\(2) => gfx_inst_n_1243,
      \sprite_x_reg[15]_74\(1) => gfx_inst_n_1244,
      \sprite_x_reg[15]_74\(0) => gfx_inst_n_1245,
      \sprite_x_reg[15]_8\(15 downto 0) => shoot_e1_x(15 downto 0),
      \sprite_x_reg[15]_9\(15 downto 0) => sprite_shoot_x_e1(15 downto 0),
      \sprite_x_reg[15]_i_3__0\(0) => \sprite_x[15]_i_11_n_0\,
      \sprite_x_reg[1]\ => gfx_inst_n_18,
      \sprite_x_reg[1]_0\ => gfx_inst_n_52,
      \sprite_x_reg[1]_1\ => gfx_inst_n_86,
      \sprite_x_reg[1]_2\ => gfx_inst_n_120,
      \sprite_x_reg[1]_3\ => gfx_inst_n_154,
      \sprite_x_reg[1]_4\ => gfx_inst_n_188,
      \sprite_x_reg[1]_5\ => gfx_inst_n_222,
      \sprite_x_reg[1]_6\ => gfx_inst_n_255,
      \sprite_x_reg[1]_7\ => gfx_inst_n_281,
      \sprite_x_reg[2]\ => gfx_inst_n_19,
      \sprite_x_reg[2]_0\ => gfx_inst_n_53,
      \sprite_x_reg[2]_1\ => gfx_inst_n_87,
      \sprite_x_reg[2]_10\(1) => gfx_inst_n_838,
      \sprite_x_reg[2]_10\(0) => gfx_inst_n_839,
      \sprite_x_reg[2]_11\(1) => gfx_inst_n_844,
      \sprite_x_reg[2]_11\(0) => gfx_inst_n_845,
      \sprite_x_reg[2]_12\(1) => gfx_inst_n_862,
      \sprite_x_reg[2]_12\(0) => gfx_inst_n_863,
      \sprite_x_reg[2]_13\(1) => gfx_inst_n_868,
      \sprite_x_reg[2]_13\(0) => gfx_inst_n_869,
      \sprite_x_reg[2]_14\(1) => gfx_inst_n_886,
      \sprite_x_reg[2]_14\(0) => gfx_inst_n_887,
      \sprite_x_reg[2]_15\(1) => gfx_inst_n_892,
      \sprite_x_reg[2]_15\(0) => gfx_inst_n_893,
      \sprite_x_reg[2]_16\(1) => gfx_inst_n_910,
      \sprite_x_reg[2]_16\(0) => gfx_inst_n_911,
      \sprite_x_reg[2]_17\(1) => gfx_inst_n_916,
      \sprite_x_reg[2]_17\(0) => gfx_inst_n_917,
      \sprite_x_reg[2]_18\(1) => gfx_inst_n_934,
      \sprite_x_reg[2]_18\(0) => gfx_inst_n_935,
      \sprite_x_reg[2]_19\(1) => gfx_inst_n_940,
      \sprite_x_reg[2]_19\(0) => gfx_inst_n_941,
      \sprite_x_reg[2]_2\ => gfx_inst_n_121,
      \sprite_x_reg[2]_20\(1) => gfx_inst_n_958,
      \sprite_x_reg[2]_20\(0) => gfx_inst_n_959,
      \sprite_x_reg[2]_21\(1) => gfx_inst_n_964,
      \sprite_x_reg[2]_21\(0) => gfx_inst_n_965,
      \sprite_x_reg[2]_22\(1) => gfx_inst_n_982,
      \sprite_x_reg[2]_22\(0) => gfx_inst_n_983,
      \sprite_x_reg[2]_23\(1) => gfx_inst_n_988,
      \sprite_x_reg[2]_23\(0) => gfx_inst_n_989,
      \sprite_x_reg[2]_24\(1) => gfx_inst_n_1006,
      \sprite_x_reg[2]_24\(0) => gfx_inst_n_1007,
      \sprite_x_reg[2]_25\(1) => gfx_inst_n_1012,
      \sprite_x_reg[2]_25\(0) => gfx_inst_n_1013,
      \sprite_x_reg[2]_26\(1) => gfx_inst_n_1030,
      \sprite_x_reg[2]_26\(0) => gfx_inst_n_1031,
      \sprite_x_reg[2]_27\(1) => gfx_inst_n_1036,
      \sprite_x_reg[2]_27\(0) => gfx_inst_n_1037,
      \sprite_x_reg[2]_28\(1) => gfx_inst_n_1054,
      \sprite_x_reg[2]_28\(0) => gfx_inst_n_1055,
      \sprite_x_reg[2]_29\(1) => gfx_inst_n_1060,
      \sprite_x_reg[2]_29\(0) => gfx_inst_n_1061,
      \sprite_x_reg[2]_3\ => gfx_inst_n_155,
      \sprite_x_reg[2]_30\(1) => gfx_inst_n_1078,
      \sprite_x_reg[2]_30\(0) => gfx_inst_n_1079,
      \sprite_x_reg[2]_31\(1) => gfx_inst_n_1084,
      \sprite_x_reg[2]_31\(0) => gfx_inst_n_1085,
      \sprite_x_reg[2]_32\(1) => gfx_inst_n_1102,
      \sprite_x_reg[2]_32\(0) => gfx_inst_n_1103,
      \sprite_x_reg[2]_33\(1) => gfx_inst_n_1108,
      \sprite_x_reg[2]_33\(0) => gfx_inst_n_1109,
      \sprite_x_reg[2]_34\(1) => gfx_inst_n_1126,
      \sprite_x_reg[2]_34\(0) => gfx_inst_n_1127,
      \sprite_x_reg[2]_35\(1) => gfx_inst_n_1132,
      \sprite_x_reg[2]_35\(0) => gfx_inst_n_1133,
      \sprite_x_reg[2]_36\(1) => gfx_inst_n_1150,
      \sprite_x_reg[2]_36\(0) => gfx_inst_n_1151,
      \sprite_x_reg[2]_37\(1) => gfx_inst_n_1172,
      \sprite_x_reg[2]_37\(0) => gfx_inst_n_1173,
      \sprite_x_reg[2]_38\(1) => gfx_inst_n_1209,
      \sprite_x_reg[2]_38\(0) => gfx_inst_n_1210,
      \sprite_x_reg[2]_39\(1) => gfx_inst_n_1230,
      \sprite_x_reg[2]_39\(0) => gfx_inst_n_1231,
      \sprite_x_reg[2]_4\ => gfx_inst_n_189,
      \sprite_x_reg[2]_5\ => gfx_inst_n_223,
      \sprite_x_reg[2]_6\ => gfx_inst_n_256,
      \sprite_x_reg[2]_7\ => gfx_inst_n_282,
      \sprite_x_reg[2]_8\(1) => gfx_inst_n_814,
      \sprite_x_reg[2]_8\(0) => gfx_inst_n_815,
      \sprite_x_reg[2]_9\(1) => gfx_inst_n_820,
      \sprite_x_reg[2]_9\(0) => gfx_inst_n_821,
      \sprite_x_reg[3]\ => gfx_inst_n_20,
      \sprite_x_reg[3]_0\ => gfx_inst_n_54,
      \sprite_x_reg[3]_1\ => gfx_inst_n_88,
      \sprite_x_reg[3]_10\(3) => gfx_inst_n_489,
      \sprite_x_reg[3]_10\(2) => gfx_inst_n_490,
      \sprite_x_reg[3]_10\(1) => gfx_inst_n_491,
      \sprite_x_reg[3]_10\(0) => gfx_inst_n_492,
      \sprite_x_reg[3]_11\(3) => gfx_inst_n_528,
      \sprite_x_reg[3]_11\(2) => gfx_inst_n_529,
      \sprite_x_reg[3]_11\(1) => gfx_inst_n_530,
      \sprite_x_reg[3]_11\(0) => gfx_inst_n_531,
      \sprite_x_reg[3]_12\(3) => gfx_inst_n_567,
      \sprite_x_reg[3]_12\(2) => gfx_inst_n_568,
      \sprite_x_reg[3]_12\(1) => gfx_inst_n_569,
      \sprite_x_reg[3]_12\(0) => gfx_inst_n_570,
      \sprite_x_reg[3]_13\(3) => gfx_inst_n_606,
      \sprite_x_reg[3]_13\(2) => gfx_inst_n_607,
      \sprite_x_reg[3]_13\(1) => gfx_inst_n_608,
      \sprite_x_reg[3]_13\(0) => gfx_inst_n_609,
      \sprite_x_reg[3]_14\(3) => gfx_inst_n_645,
      \sprite_x_reg[3]_14\(2) => gfx_inst_n_646,
      \sprite_x_reg[3]_14\(1) => gfx_inst_n_647,
      \sprite_x_reg[3]_14\(0) => gfx_inst_n_648,
      \sprite_x_reg[3]_15\(3) => gfx_inst_n_684,
      \sprite_x_reg[3]_15\(2) => gfx_inst_n_685,
      \sprite_x_reg[3]_15\(1) => gfx_inst_n_686,
      \sprite_x_reg[3]_15\(0) => gfx_inst_n_687,
      \sprite_x_reg[3]_16\(3) => gfx_inst_n_723,
      \sprite_x_reg[3]_16\(2) => gfx_inst_n_724,
      \sprite_x_reg[3]_16\(1) => gfx_inst_n_725,
      \sprite_x_reg[3]_16\(0) => gfx_inst_n_726,
      \sprite_x_reg[3]_17\(3) => gfx_inst_n_762,
      \sprite_x_reg[3]_17\(2) => gfx_inst_n_763,
      \sprite_x_reg[3]_17\(1) => gfx_inst_n_764,
      \sprite_x_reg[3]_17\(0) => gfx_inst_n_765,
      \sprite_x_reg[3]_2\ => gfx_inst_n_122,
      \sprite_x_reg[3]_3\ => gfx_inst_n_156,
      \sprite_x_reg[3]_4\ => gfx_inst_n_190,
      \sprite_x_reg[3]_5\ => gfx_inst_n_224,
      \sprite_x_reg[3]_6\ => gfx_inst_n_257,
      \sprite_x_reg[3]_7\ => gfx_inst_n_283,
      \sprite_x_reg[3]_8\(3) => gfx_inst_n_411,
      \sprite_x_reg[3]_8\(2) => gfx_inst_n_412,
      \sprite_x_reg[3]_8\(1) => gfx_inst_n_413,
      \sprite_x_reg[3]_8\(0) => gfx_inst_n_414,
      \sprite_x_reg[3]_9\(3) => gfx_inst_n_450,
      \sprite_x_reg[3]_9\(2) => gfx_inst_n_451,
      \sprite_x_reg[3]_9\(1) => gfx_inst_n_452,
      \sprite_x_reg[3]_9\(0) => gfx_inst_n_453,
      \sprite_x_reg[4]\ => gfx_inst_n_21,
      \sprite_x_reg[4]_0\ => gfx_inst_n_55,
      \sprite_x_reg[4]_1\ => gfx_inst_n_89,
      \sprite_x_reg[4]_10\(0) => gfx_inst_n_1310,
      \sprite_x_reg[4]_11\(0) => gfx_inst_n_1335,
      \sprite_x_reg[4]_12\(0) => gfx_inst_n_1360,
      \sprite_x_reg[4]_13\(0) => gfx_inst_n_1385,
      \sprite_x_reg[4]_14\(0) => gfx_inst_n_1410,
      \sprite_x_reg[4]_15\(0) => gfx_inst_n_1435,
      \sprite_x_reg[4]_16\(0) => gfx_inst_n_1460,
      \sprite_x_reg[4]_17\(0) => gfx_inst_n_1485,
      \sprite_x_reg[4]_2\ => gfx_inst_n_123,
      \sprite_x_reg[4]_3\ => gfx_inst_n_157,
      \sprite_x_reg[4]_4\ => gfx_inst_n_191,
      \sprite_x_reg[4]_5\ => gfx_inst_n_225,
      \sprite_x_reg[4]_6\ => gfx_inst_n_258,
      \sprite_x_reg[4]_7\ => gfx_inst_n_284,
      \sprite_x_reg[4]_8\(0) => gfx_inst_n_1260,
      \sprite_x_reg[4]_9\(0) => gfx_inst_n_1285,
      \sprite_x_reg[5]\ => gfx_inst_n_22,
      \sprite_x_reg[5]_0\ => gfx_inst_n_56,
      \sprite_x_reg[5]_1\ => gfx_inst_n_90,
      \sprite_x_reg[5]_10\(0) => gfx_inst_n_1179,
      \sprite_x_reg[5]_11\(0) => gfx_inst_n_1197,
      \sprite_x_reg[5]_12\(0) => gfx_inst_n_1218,
      \sprite_x_reg[5]_2\ => gfx_inst_n_124,
      \sprite_x_reg[5]_3\ => gfx_inst_n_158,
      \sprite_x_reg[5]_4\ => gfx_inst_n_192,
      \sprite_x_reg[5]_5\ => gfx_inst_n_226,
      \sprite_x_reg[5]_6\ => gfx_inst_n_259,
      \sprite_x_reg[5]_7\ => gfx_inst_n_285,
      \sprite_x_reg[5]_8\(0) => gfx_inst_n_1138,
      \sprite_x_reg[5]_9\(0) => gfx_inst_n_1160,
      \sprite_x_reg[6]\ => gfx_inst_n_23,
      \sprite_x_reg[6]_0\ => gfx_inst_n_57,
      \sprite_x_reg[6]_1\ => gfx_inst_n_91,
      \sprite_x_reg[6]_10\(3) => gfx_inst_n_995,
      \sprite_x_reg[6]_10\(2) => gfx_inst_n_996,
      \sprite_x_reg[6]_10\(1) => gfx_inst_n_997,
      \sprite_x_reg[6]_10\(0) => gfx_inst_n_998,
      \sprite_x_reg[6]_11\(3) => gfx_inst_n_1019,
      \sprite_x_reg[6]_11\(2) => gfx_inst_n_1020,
      \sprite_x_reg[6]_11\(1) => gfx_inst_n_1021,
      \sprite_x_reg[6]_11\(0) => gfx_inst_n_1022,
      \sprite_x_reg[6]_12\(3) => gfx_inst_n_1043,
      \sprite_x_reg[6]_12\(2) => gfx_inst_n_1044,
      \sprite_x_reg[6]_12\(1) => gfx_inst_n_1045,
      \sprite_x_reg[6]_12\(0) => gfx_inst_n_1046,
      \sprite_x_reg[6]_13\(3) => gfx_inst_n_1067,
      \sprite_x_reg[6]_13\(2) => gfx_inst_n_1068,
      \sprite_x_reg[6]_13\(1) => gfx_inst_n_1069,
      \sprite_x_reg[6]_13\(0) => gfx_inst_n_1070,
      \sprite_x_reg[6]_14\(3) => gfx_inst_n_1091,
      \sprite_x_reg[6]_14\(2) => gfx_inst_n_1092,
      \sprite_x_reg[6]_14\(1) => gfx_inst_n_1093,
      \sprite_x_reg[6]_14\(0) => gfx_inst_n_1094,
      \sprite_x_reg[6]_15\(3) => gfx_inst_n_1115,
      \sprite_x_reg[6]_15\(2) => gfx_inst_n_1116,
      \sprite_x_reg[6]_15\(1) => gfx_inst_n_1117,
      \sprite_x_reg[6]_15\(0) => gfx_inst_n_1118,
      \sprite_x_reg[6]_16\(3) => gfx_inst_n_1139,
      \sprite_x_reg[6]_16\(2) => gfx_inst_n_1140,
      \sprite_x_reg[6]_16\(1) => gfx_inst_n_1141,
      \sprite_x_reg[6]_16\(0) => gfx_inst_n_1142,
      \sprite_x_reg[6]_17\(3) => gfx_inst_n_1161,
      \sprite_x_reg[6]_17\(2) => gfx_inst_n_1162,
      \sprite_x_reg[6]_17\(1) => gfx_inst_n_1163,
      \sprite_x_reg[6]_17\(0) => gfx_inst_n_1164,
      \sprite_x_reg[6]_18\(3) => gfx_inst_n_1180,
      \sprite_x_reg[6]_18\(2) => gfx_inst_n_1181,
      \sprite_x_reg[6]_18\(1) => gfx_inst_n_1182,
      \sprite_x_reg[6]_18\(0) => gfx_inst_n_1183,
      \sprite_x_reg[6]_19\(3) => gfx_inst_n_1198,
      \sprite_x_reg[6]_19\(2) => gfx_inst_n_1199,
      \sprite_x_reg[6]_19\(1) => gfx_inst_n_1200,
      \sprite_x_reg[6]_19\(0) => gfx_inst_n_1201,
      \sprite_x_reg[6]_2\ => gfx_inst_n_125,
      \sprite_x_reg[6]_20\(3) => gfx_inst_n_1219,
      \sprite_x_reg[6]_20\(2) => gfx_inst_n_1220,
      \sprite_x_reg[6]_20\(1) => gfx_inst_n_1221,
      \sprite_x_reg[6]_20\(0) => gfx_inst_n_1222,
      \sprite_x_reg[6]_21\(2) => gfx_inst_n_1261,
      \sprite_x_reg[6]_21\(1) => gfx_inst_n_1262,
      \sprite_x_reg[6]_21\(0) => gfx_inst_n_1263,
      \sprite_x_reg[6]_22\(2) => gfx_inst_n_1286,
      \sprite_x_reg[6]_22\(1) => gfx_inst_n_1287,
      \sprite_x_reg[6]_22\(0) => gfx_inst_n_1288,
      \sprite_x_reg[6]_23\(2) => gfx_inst_n_1311,
      \sprite_x_reg[6]_23\(1) => gfx_inst_n_1312,
      \sprite_x_reg[6]_23\(0) => gfx_inst_n_1313,
      \sprite_x_reg[6]_24\(2) => gfx_inst_n_1336,
      \sprite_x_reg[6]_24\(1) => gfx_inst_n_1337,
      \sprite_x_reg[6]_24\(0) => gfx_inst_n_1338,
      \sprite_x_reg[6]_25\(2) => gfx_inst_n_1361,
      \sprite_x_reg[6]_25\(1) => gfx_inst_n_1362,
      \sprite_x_reg[6]_25\(0) => gfx_inst_n_1363,
      \sprite_x_reg[6]_26\(2) => gfx_inst_n_1386,
      \sprite_x_reg[6]_26\(1) => gfx_inst_n_1387,
      \sprite_x_reg[6]_26\(0) => gfx_inst_n_1388,
      \sprite_x_reg[6]_27\(2) => gfx_inst_n_1411,
      \sprite_x_reg[6]_27\(1) => gfx_inst_n_1412,
      \sprite_x_reg[6]_27\(0) => gfx_inst_n_1413,
      \sprite_x_reg[6]_28\(2) => gfx_inst_n_1436,
      \sprite_x_reg[6]_28\(1) => gfx_inst_n_1437,
      \sprite_x_reg[6]_28\(0) => gfx_inst_n_1438,
      \sprite_x_reg[6]_29\(2) => gfx_inst_n_1461,
      \sprite_x_reg[6]_29\(1) => gfx_inst_n_1462,
      \sprite_x_reg[6]_29\(0) => gfx_inst_n_1463,
      \sprite_x_reg[6]_3\ => gfx_inst_n_159,
      \sprite_x_reg[6]_30\(2) => gfx_inst_n_1486,
      \sprite_x_reg[6]_30\(1) => gfx_inst_n_1487,
      \sprite_x_reg[6]_30\(0) => gfx_inst_n_1488,
      \sprite_x_reg[6]_4\ => gfx_inst_n_193,
      \sprite_x_reg[6]_5\ => gfx_inst_n_227,
      \sprite_x_reg[6]_6\ => gfx_inst_n_260,
      \sprite_x_reg[6]_7\ => gfx_inst_n_286,
      \sprite_x_reg[6]_8\(3) => gfx_inst_n_947,
      \sprite_x_reg[6]_8\(2) => gfx_inst_n_948,
      \sprite_x_reg[6]_8\(1) => gfx_inst_n_949,
      \sprite_x_reg[6]_8\(0) => gfx_inst_n_950,
      \sprite_x_reg[6]_9\(3) => gfx_inst_n_971,
      \sprite_x_reg[6]_9\(2) => gfx_inst_n_972,
      \sprite_x_reg[6]_9\(1) => gfx_inst_n_973,
      \sprite_x_reg[6]_9\(0) => gfx_inst_n_974,
      \sprite_x_reg[7]\ => gfx_inst_n_24,
      \sprite_x_reg[7]_0\ => gfx_inst_n_58,
      \sprite_x_reg[7]_1\ => gfx_inst_n_92,
      \sprite_x_reg[7]_10\(3) => gfx_inst_n_823,
      \sprite_x_reg[7]_10\(2) => gfx_inst_n_824,
      \sprite_x_reg[7]_10\(1) => gfx_inst_n_825,
      \sprite_x_reg[7]_10\(0) => gfx_inst_n_826,
      \sprite_x_reg[7]_11\(3) => gfx_inst_n_847,
      \sprite_x_reg[7]_11\(2) => gfx_inst_n_848,
      \sprite_x_reg[7]_11\(1) => gfx_inst_n_849,
      \sprite_x_reg[7]_11\(0) => gfx_inst_n_850,
      \sprite_x_reg[7]_12\(3) => gfx_inst_n_871,
      \sprite_x_reg[7]_12\(2) => gfx_inst_n_872,
      \sprite_x_reg[7]_12\(1) => gfx_inst_n_873,
      \sprite_x_reg[7]_12\(0) => gfx_inst_n_874,
      \sprite_x_reg[7]_13\(3) => gfx_inst_n_895,
      \sprite_x_reg[7]_13\(2) => gfx_inst_n_896,
      \sprite_x_reg[7]_13\(1) => gfx_inst_n_897,
      \sprite_x_reg[7]_13\(0) => gfx_inst_n_898,
      \sprite_x_reg[7]_14\(3) => gfx_inst_n_919,
      \sprite_x_reg[7]_14\(2) => gfx_inst_n_920,
      \sprite_x_reg[7]_14\(1) => gfx_inst_n_921,
      \sprite_x_reg[7]_14\(0) => gfx_inst_n_922,
      \sprite_x_reg[7]_15\(3) => gfx_inst_n_943,
      \sprite_x_reg[7]_15\(2) => gfx_inst_n_944,
      \sprite_x_reg[7]_15\(1) => gfx_inst_n_945,
      \sprite_x_reg[7]_15\(0) => gfx_inst_n_946,
      \sprite_x_reg[7]_16\(3) => gfx_inst_n_967,
      \sprite_x_reg[7]_16\(2) => gfx_inst_n_968,
      \sprite_x_reg[7]_16\(1) => gfx_inst_n_969,
      \sprite_x_reg[7]_16\(0) => gfx_inst_n_970,
      \sprite_x_reg[7]_17\(3) => gfx_inst_n_991,
      \sprite_x_reg[7]_17\(2) => gfx_inst_n_992,
      \sprite_x_reg[7]_17\(1) => gfx_inst_n_993,
      \sprite_x_reg[7]_17\(0) => gfx_inst_n_994,
      \sprite_x_reg[7]_18\(3) => gfx_inst_n_1015,
      \sprite_x_reg[7]_18\(2) => gfx_inst_n_1016,
      \sprite_x_reg[7]_18\(1) => gfx_inst_n_1017,
      \sprite_x_reg[7]_18\(0) => gfx_inst_n_1018,
      \sprite_x_reg[7]_19\(3) => gfx_inst_n_1039,
      \sprite_x_reg[7]_19\(2) => gfx_inst_n_1040,
      \sprite_x_reg[7]_19\(1) => gfx_inst_n_1041,
      \sprite_x_reg[7]_19\(0) => gfx_inst_n_1042,
      \sprite_x_reg[7]_2\ => gfx_inst_n_126,
      \sprite_x_reg[7]_20\(3) => gfx_inst_n_1063,
      \sprite_x_reg[7]_20\(2) => gfx_inst_n_1064,
      \sprite_x_reg[7]_20\(1) => gfx_inst_n_1065,
      \sprite_x_reg[7]_20\(0) => gfx_inst_n_1066,
      \sprite_x_reg[7]_21\(3) => gfx_inst_n_1087,
      \sprite_x_reg[7]_21\(2) => gfx_inst_n_1088,
      \sprite_x_reg[7]_21\(1) => gfx_inst_n_1089,
      \sprite_x_reg[7]_21\(0) => gfx_inst_n_1090,
      \sprite_x_reg[7]_22\(3) => gfx_inst_n_1111,
      \sprite_x_reg[7]_22\(2) => gfx_inst_n_1112,
      \sprite_x_reg[7]_22\(1) => gfx_inst_n_1113,
      \sprite_x_reg[7]_22\(0) => gfx_inst_n_1114,
      \sprite_x_reg[7]_23\(1) => gfx_inst_n_1136,
      \sprite_x_reg[7]_23\(0) => gfx_inst_n_1137,
      \sprite_x_reg[7]_24\(1) => gfx_inst_n_1158,
      \sprite_x_reg[7]_24\(0) => gfx_inst_n_1159,
      \sprite_x_reg[7]_25\(0) => gfx_inst_n_1196,
      \sprite_x_reg[7]_26\(1) => gfx_inst_n_1216,
      \sprite_x_reg[7]_26\(0) => gfx_inst_n_1217,
      \sprite_x_reg[7]_27\(2) => gfx_inst_n_1239,
      \sprite_x_reg[7]_27\(1) => gfx_inst_n_1240,
      \sprite_x_reg[7]_27\(0) => gfx_inst_n_1241,
      \sprite_x_reg[7]_3\ => gfx_inst_n_160,
      \sprite_x_reg[7]_4\ => gfx_inst_n_194,
      \sprite_x_reg[7]_5\ => gfx_inst_n_228,
      \sprite_x_reg[7]_6\ => gfx_inst_n_261,
      \sprite_x_reg[7]_7\ => gfx_inst_n_287,
      \sprite_x_reg[7]_8\(1) => gfx_inst_n_339,
      \sprite_x_reg[7]_8\(0) => gfx_inst_n_340,
      \sprite_x_reg[7]_9\(3) => gfx_inst_n_799,
      \sprite_x_reg[7]_9\(2) => gfx_inst_n_800,
      \sprite_x_reg[7]_9\(1) => gfx_inst_n_801,
      \sprite_x_reg[7]_9\(0) => gfx_inst_n_802,
      \sprite_x_reg[8]\ => gfx_inst_n_25,
      \sprite_x_reg[8]_0\ => gfx_inst_n_59,
      \sprite_x_reg[8]_1\ => gfx_inst_n_93,
      \sprite_x_reg[8]_2\ => gfx_inst_n_127,
      \sprite_x_reg[8]_3\ => gfx_inst_n_161,
      \sprite_x_reg[8]_4\ => gfx_inst_n_195,
      \sprite_x_reg[8]_5\ => gfx_inst_n_229,
      \sprite_x_reg[8]_6\ => gfx_inst_n_262,
      \sprite_x_reg[8]_7\ => gfx_inst_n_288,
      \sprite_x_reg[9]\ => gfx_inst_n_26,
      \sprite_x_reg[9]_0\ => gfx_inst_n_60,
      \sprite_x_reg[9]_1\ => gfx_inst_n_94,
      \sprite_x_reg[9]_2\ => gfx_inst_n_128,
      \sprite_x_reg[9]_3\ => gfx_inst_n_162,
      \sprite_x_reg[9]_4\ => gfx_inst_n_196,
      \sprite_x_reg[9]_5\ => gfx_inst_n_230,
      \sprite_x_reg[9]_6\ => gfx_inst_n_263,
      \sprite_x_reg[9]_7\ => gfx_inst_n_289,
      \sprite_y_reg[10]\(3) => gfx_inst_n_1247,
      \sprite_y_reg[10]\(2) => gfx_inst_n_1248,
      \sprite_y_reg[10]\(1) => gfx_inst_n_1249,
      \sprite_y_reg[10]\(0) => gfx_inst_n_1250,
      \sprite_y_reg[10]_0\(3) => gfx_inst_n_1272,
      \sprite_y_reg[10]_0\(2) => gfx_inst_n_1273,
      \sprite_y_reg[10]_0\(1) => gfx_inst_n_1274,
      \sprite_y_reg[10]_0\(0) => gfx_inst_n_1275,
      \sprite_y_reg[10]_1\(3) => gfx_inst_n_1297,
      \sprite_y_reg[10]_1\(2) => gfx_inst_n_1298,
      \sprite_y_reg[10]_1\(1) => gfx_inst_n_1299,
      \sprite_y_reg[10]_1\(0) => gfx_inst_n_1300,
      \sprite_y_reg[10]_2\(3) => gfx_inst_n_1322,
      \sprite_y_reg[10]_2\(2) => gfx_inst_n_1323,
      \sprite_y_reg[10]_2\(1) => gfx_inst_n_1324,
      \sprite_y_reg[10]_2\(0) => gfx_inst_n_1325,
      \sprite_y_reg[10]_3\(3) => gfx_inst_n_1347,
      \sprite_y_reg[10]_3\(2) => gfx_inst_n_1348,
      \sprite_y_reg[10]_3\(1) => gfx_inst_n_1349,
      \sprite_y_reg[10]_3\(0) => gfx_inst_n_1350,
      \sprite_y_reg[10]_4\(3) => gfx_inst_n_1372,
      \sprite_y_reg[10]_4\(2) => gfx_inst_n_1373,
      \sprite_y_reg[10]_4\(1) => gfx_inst_n_1374,
      \sprite_y_reg[10]_4\(0) => gfx_inst_n_1375,
      \sprite_y_reg[10]_5\(3) => gfx_inst_n_1397,
      \sprite_y_reg[10]_5\(2) => gfx_inst_n_1398,
      \sprite_y_reg[10]_5\(1) => gfx_inst_n_1399,
      \sprite_y_reg[10]_5\(0) => gfx_inst_n_1400,
      \sprite_y_reg[10]_6\(3) => gfx_inst_n_1422,
      \sprite_y_reg[10]_6\(2) => gfx_inst_n_1423,
      \sprite_y_reg[10]_6\(1) => gfx_inst_n_1424,
      \sprite_y_reg[10]_6\(0) => gfx_inst_n_1425,
      \sprite_y_reg[10]_7\(3) => gfx_inst_n_1447,
      \sprite_y_reg[10]_7\(2) => gfx_inst_n_1448,
      \sprite_y_reg[10]_7\(1) => gfx_inst_n_1449,
      \sprite_y_reg[10]_7\(0) => gfx_inst_n_1450,
      \sprite_y_reg[10]_8\(3) => gfx_inst_n_1472,
      \sprite_y_reg[10]_8\(2) => gfx_inst_n_1473,
      \sprite_y_reg[10]_8\(1) => gfx_inst_n_1474,
      \sprite_y_reg[10]_8\(0) => gfx_inst_n_1475,
      \sprite_y_reg[10]_9\(3) => gfx_inst_n_1497,
      \sprite_y_reg[10]_9\(2) => gfx_inst_n_1498,
      \sprite_y_reg[10]_9\(1) => gfx_inst_n_1499,
      \sprite_y_reg[10]_9\(0) => gfx_inst_n_1500,
      \sprite_y_reg[14]\(3) => gfx_inst_n_1251,
      \sprite_y_reg[14]\(2) => gfx_inst_n_1252,
      \sprite_y_reg[14]\(1) => gfx_inst_n_1253,
      \sprite_y_reg[14]\(0) => gfx_inst_n_1254,
      \sprite_y_reg[14]_0\(3) => gfx_inst_n_1256,
      \sprite_y_reg[14]_0\(2) => gfx_inst_n_1257,
      \sprite_y_reg[14]_0\(1) => gfx_inst_n_1258,
      \sprite_y_reg[14]_0\(0) => gfx_inst_n_1259,
      \sprite_y_reg[14]_1\(3) => gfx_inst_n_1276,
      \sprite_y_reg[14]_1\(2) => gfx_inst_n_1277,
      \sprite_y_reg[14]_1\(1) => gfx_inst_n_1278,
      \sprite_y_reg[14]_1\(0) => gfx_inst_n_1279,
      \sprite_y_reg[14]_10\(3) => gfx_inst_n_1381,
      \sprite_y_reg[14]_10\(2) => gfx_inst_n_1382,
      \sprite_y_reg[14]_10\(1) => gfx_inst_n_1383,
      \sprite_y_reg[14]_10\(0) => gfx_inst_n_1384,
      \sprite_y_reg[14]_11\(3) => gfx_inst_n_1401,
      \sprite_y_reg[14]_11\(2) => gfx_inst_n_1402,
      \sprite_y_reg[14]_11\(1) => gfx_inst_n_1403,
      \sprite_y_reg[14]_11\(0) => gfx_inst_n_1404,
      \sprite_y_reg[14]_12\(3) => gfx_inst_n_1406,
      \sprite_y_reg[14]_12\(2) => gfx_inst_n_1407,
      \sprite_y_reg[14]_12\(1) => gfx_inst_n_1408,
      \sprite_y_reg[14]_12\(0) => gfx_inst_n_1409,
      \sprite_y_reg[14]_13\(3) => gfx_inst_n_1426,
      \sprite_y_reg[14]_13\(2) => gfx_inst_n_1427,
      \sprite_y_reg[14]_13\(1) => gfx_inst_n_1428,
      \sprite_y_reg[14]_13\(0) => gfx_inst_n_1429,
      \sprite_y_reg[14]_14\(3) => gfx_inst_n_1431,
      \sprite_y_reg[14]_14\(2) => gfx_inst_n_1432,
      \sprite_y_reg[14]_14\(1) => gfx_inst_n_1433,
      \sprite_y_reg[14]_14\(0) => gfx_inst_n_1434,
      \sprite_y_reg[14]_15\(3) => gfx_inst_n_1451,
      \sprite_y_reg[14]_15\(2) => gfx_inst_n_1452,
      \sprite_y_reg[14]_15\(1) => gfx_inst_n_1453,
      \sprite_y_reg[14]_15\(0) => gfx_inst_n_1454,
      \sprite_y_reg[14]_16\(3) => gfx_inst_n_1456,
      \sprite_y_reg[14]_16\(2) => gfx_inst_n_1457,
      \sprite_y_reg[14]_16\(1) => gfx_inst_n_1458,
      \sprite_y_reg[14]_16\(0) => gfx_inst_n_1459,
      \sprite_y_reg[14]_17\(3) => gfx_inst_n_1476,
      \sprite_y_reg[14]_17\(2) => gfx_inst_n_1477,
      \sprite_y_reg[14]_17\(1) => gfx_inst_n_1478,
      \sprite_y_reg[14]_17\(0) => gfx_inst_n_1479,
      \sprite_y_reg[14]_18\(3) => gfx_inst_n_1481,
      \sprite_y_reg[14]_18\(2) => gfx_inst_n_1482,
      \sprite_y_reg[14]_18\(1) => gfx_inst_n_1483,
      \sprite_y_reg[14]_18\(0) => gfx_inst_n_1484,
      \sprite_y_reg[14]_19\(3) => gfx_inst_n_1501,
      \sprite_y_reg[14]_19\(2) => gfx_inst_n_1502,
      \sprite_y_reg[14]_19\(1) => gfx_inst_n_1503,
      \sprite_y_reg[14]_19\(0) => gfx_inst_n_1504,
      \sprite_y_reg[14]_2\(3) => gfx_inst_n_1281,
      \sprite_y_reg[14]_2\(2) => gfx_inst_n_1282,
      \sprite_y_reg[14]_2\(1) => gfx_inst_n_1283,
      \sprite_y_reg[14]_2\(0) => gfx_inst_n_1284,
      \sprite_y_reg[14]_3\(3) => gfx_inst_n_1301,
      \sprite_y_reg[14]_3\(2) => gfx_inst_n_1302,
      \sprite_y_reg[14]_3\(1) => gfx_inst_n_1303,
      \sprite_y_reg[14]_3\(0) => gfx_inst_n_1304,
      \sprite_y_reg[14]_4\(3) => gfx_inst_n_1306,
      \sprite_y_reg[14]_4\(2) => gfx_inst_n_1307,
      \sprite_y_reg[14]_4\(1) => gfx_inst_n_1308,
      \sprite_y_reg[14]_4\(0) => gfx_inst_n_1309,
      \sprite_y_reg[14]_5\(3) => gfx_inst_n_1326,
      \sprite_y_reg[14]_5\(2) => gfx_inst_n_1327,
      \sprite_y_reg[14]_5\(1) => gfx_inst_n_1328,
      \sprite_y_reg[14]_5\(0) => gfx_inst_n_1329,
      \sprite_y_reg[14]_6\(3) => gfx_inst_n_1331,
      \sprite_y_reg[14]_6\(2) => gfx_inst_n_1332,
      \sprite_y_reg[14]_6\(1) => gfx_inst_n_1333,
      \sprite_y_reg[14]_6\(0) => gfx_inst_n_1334,
      \sprite_y_reg[14]_7\(3) => gfx_inst_n_1351,
      \sprite_y_reg[14]_7\(2) => gfx_inst_n_1352,
      \sprite_y_reg[14]_7\(1) => gfx_inst_n_1353,
      \sprite_y_reg[14]_7\(0) => gfx_inst_n_1354,
      \sprite_y_reg[14]_8\(3) => gfx_inst_n_1356,
      \sprite_y_reg[14]_8\(2) => gfx_inst_n_1357,
      \sprite_y_reg[14]_8\(1) => gfx_inst_n_1358,
      \sprite_y_reg[14]_8\(0) => gfx_inst_n_1359,
      \sprite_y_reg[14]_9\(3) => gfx_inst_n_1376,
      \sprite_y_reg[14]_9\(2) => gfx_inst_n_1377,
      \sprite_y_reg[14]_9\(1) => gfx_inst_n_1378,
      \sprite_y_reg[14]_9\(0) => gfx_inst_n_1379,
      \sprite_y_reg[3]\(1) => gfx_inst_n_1237,
      \sprite_y_reg[3]\(0) => gfx_inst_n_1238,
      \sprite_y_reg[4]\(2) => gfx_inst_n_1268,
      \sprite_y_reg[4]\(1) => gfx_inst_n_1269,
      \sprite_y_reg[4]\(0) => gfx_inst_n_1270,
      \sprite_y_reg[4]_0\(2) => gfx_inst_n_1293,
      \sprite_y_reg[4]_0\(1) => gfx_inst_n_1294,
      \sprite_y_reg[4]_0\(0) => gfx_inst_n_1295,
      \sprite_y_reg[4]_1\(2) => gfx_inst_n_1318,
      \sprite_y_reg[4]_1\(1) => gfx_inst_n_1319,
      \sprite_y_reg[4]_1\(0) => gfx_inst_n_1320,
      \sprite_y_reg[4]_2\(2) => gfx_inst_n_1343,
      \sprite_y_reg[4]_2\(1) => gfx_inst_n_1344,
      \sprite_y_reg[4]_2\(0) => gfx_inst_n_1345,
      \sprite_y_reg[4]_3\(2) => gfx_inst_n_1368,
      \sprite_y_reg[4]_3\(1) => gfx_inst_n_1369,
      \sprite_y_reg[4]_3\(0) => gfx_inst_n_1370,
      \sprite_y_reg[4]_4\(2) => gfx_inst_n_1393,
      \sprite_y_reg[4]_4\(1) => gfx_inst_n_1394,
      \sprite_y_reg[4]_4\(0) => gfx_inst_n_1395,
      \sprite_y_reg[4]_5\(2) => gfx_inst_n_1418,
      \sprite_y_reg[4]_5\(1) => gfx_inst_n_1419,
      \sprite_y_reg[4]_5\(0) => gfx_inst_n_1420,
      \sprite_y_reg[4]_6\(2) => gfx_inst_n_1443,
      \sprite_y_reg[4]_6\(1) => gfx_inst_n_1444,
      \sprite_y_reg[4]_6\(0) => gfx_inst_n_1445,
      \sprite_y_reg[4]_7\(2) => gfx_inst_n_1468,
      \sprite_y_reg[4]_7\(1) => gfx_inst_n_1469,
      \sprite_y_reg[4]_7\(0) => gfx_inst_n_1470,
      \sprite_y_reg[4]_8\(2) => gfx_inst_n_1493,
      \sprite_y_reg[4]_8\(1) => gfx_inst_n_1494,
      \sprite_y_reg[4]_8\(0) => gfx_inst_n_1495,
      \sprite_y_reg[6]\(2) => gfx_inst_n_357,
      \sprite_y_reg[6]\(1) => gfx_inst_n_358,
      \sprite_y_reg[6]\(0) => gfx_inst_n_359,
      \sprite_y_reg[6]_0\(2) => gfx_inst_n_392,
      \sprite_y_reg[6]_0\(1) => gfx_inst_n_393,
      \sprite_y_reg[6]_0\(0) => gfx_inst_n_394,
      \sprite_y_reg[6]_1\(2) => gfx_inst_n_431,
      \sprite_y_reg[6]_1\(1) => gfx_inst_n_432,
      \sprite_y_reg[6]_1\(0) => gfx_inst_n_433,
      \sprite_y_reg[6]_10\(0) => gfx_inst_n_1255,
      \sprite_y_reg[6]_11\(0) => gfx_inst_n_1280,
      \sprite_y_reg[6]_12\(0) => gfx_inst_n_1305,
      \sprite_y_reg[6]_13\(0) => gfx_inst_n_1330,
      \sprite_y_reg[6]_14\(0) => gfx_inst_n_1355,
      \sprite_y_reg[6]_15\(0) => gfx_inst_n_1380,
      \sprite_y_reg[6]_16\(0) => gfx_inst_n_1405,
      \sprite_y_reg[6]_17\(0) => gfx_inst_n_1430,
      \sprite_y_reg[6]_18\(0) => gfx_inst_n_1455,
      \sprite_y_reg[6]_19\(0) => gfx_inst_n_1480,
      \sprite_y_reg[6]_2\(2) => gfx_inst_n_470,
      \sprite_y_reg[6]_2\(1) => gfx_inst_n_471,
      \sprite_y_reg[6]_2\(0) => gfx_inst_n_472,
      \sprite_y_reg[6]_3\(2) => gfx_inst_n_509,
      \sprite_y_reg[6]_3\(1) => gfx_inst_n_510,
      \sprite_y_reg[6]_3\(0) => gfx_inst_n_511,
      \sprite_y_reg[6]_4\(2) => gfx_inst_n_548,
      \sprite_y_reg[6]_4\(1) => gfx_inst_n_549,
      \sprite_y_reg[6]_4\(0) => gfx_inst_n_550,
      \sprite_y_reg[6]_5\(2) => gfx_inst_n_587,
      \sprite_y_reg[6]_5\(1) => gfx_inst_n_588,
      \sprite_y_reg[6]_5\(0) => gfx_inst_n_589,
      \sprite_y_reg[6]_6\(2) => gfx_inst_n_626,
      \sprite_y_reg[6]_6\(1) => gfx_inst_n_627,
      \sprite_y_reg[6]_6\(0) => gfx_inst_n_628,
      \sprite_y_reg[6]_7\(2) => gfx_inst_n_665,
      \sprite_y_reg[6]_7\(1) => gfx_inst_n_666,
      \sprite_y_reg[6]_7\(0) => gfx_inst_n_667,
      \sprite_y_reg[6]_8\(2) => gfx_inst_n_704,
      \sprite_y_reg[6]_8\(1) => gfx_inst_n_705,
      \sprite_y_reg[6]_8\(0) => gfx_inst_n_706,
      \sprite_y_reg[6]_9\(2) => gfx_inst_n_743,
      \sprite_y_reg[6]_9\(1) => gfx_inst_n_744,
      \sprite_y_reg[6]_9\(0) => gfx_inst_n_745,
      sw(1 downto 0) => sw(1 downto 0),
      sw_1_sp_1 => gfx_inst_n_1192,
      v_sync => v_sync
    );
\life_control[2]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sw(0),
      I1 => sw(1),
      O => \clear_stage2/p_2_in\
    );
\notcollision[1]_i_18__0__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(15),
      I1 => shoot_e1_y(14),
      O => \notcollision[1]_i_18__0__0_n_0\
    );
\notcollision[1]_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(15),
      I1 => shoot_e1_y(14),
      O => \notcollision[1]_i_18__1_n_0\
    );
\notcollision[1]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(15),
      I1 => shoot_e1_y(14),
      O => \notcollision[1]_i_19_n_0\
    );
\notcollision[1]_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(13),
      I1 => shoot_e1_y(12),
      O => \notcollision[1]_i_19__0_n_0\
    );
\notcollision[1]_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(13),
      I1 => shoot_e1_y(12),
      O => \notcollision[1]_i_19__1_n_0\
    );
\notcollision[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sw(1),
      I1 => sw(0),
      O => \notcollision[1]_i_2_n_0\
    );
\notcollision[1]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(13),
      I1 => shoot_e1_y(12),
      O => \notcollision[1]_i_20_n_0\
    );
\notcollision[1]_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(11),
      I1 => shoot_e1_y(10),
      O => \notcollision[1]_i_20__0_n_0\
    );
\notcollision[1]_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(11),
      I1 => shoot_e1_y(10),
      O => \notcollision[1]_i_20__1_n_0\
    );
\notcollision[1]_i_21__0__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(11),
      I1 => shoot_e1_y(10),
      O => \notcollision[1]_i_21__0__0_n_0\
    );
\notcollision[1]_i_21__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(9),
      I1 => shoot_e1_y(8),
      O => \notcollision[1]_i_21__1_n_0\
    );
\notcollision[1]_i_21__1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(9),
      I1 => shoot_e1_y(8),
      O => \notcollision[1]_i_21__1__0_n_0\
    );
\notcollision[1]_i_22__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(9),
      I1 => shoot_e1_y(8),
      O => \notcollision[1]_i_22__3_n_0\
    );
\notcollision[1]_i_44__0__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(3),
      I1 => shoot_e1_y(2),
      O => \notcollision[1]_i_44__0__0_n_0\
    );
\notcollision[1]_i_44__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(3),
      I1 => shoot_e1_y(2),
      O => \notcollision[1]_i_44__2_n_0\
    );
\notcollision[1]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(1),
      I1 => shoot_e1_y(0),
      O => \notcollision[1]_i_45_n_0\
    );
\notcollision[1]_i_45__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(3),
      I1 => shoot_e1_y(2),
      O => \notcollision[1]_i_45__0_n_0\
    );
\notcollision[1]_i_45__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(1),
      I1 => shoot_e1_y(0),
      O => \notcollision[1]_i_45__1_n_0\
    );
\notcollision[1]_i_46__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(1),
      I1 => shoot_e1_y(0),
      O => \notcollision[1]_i_46__3_n_0\
    );
\notcollision_i_15__0__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(15),
      I1 => shoot_e1_y(14),
      O => \notcollision_i_15__0__0_n_0\
    );
\notcollision_i_15__1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(15),
      I1 => shoot_e1_y(14),
      O => \notcollision_i_15__1__0_n_0\
    );
\notcollision_i_15__2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(15),
      I1 => shoot_e1_y(14),
      O => \notcollision_i_15__2__0_n_0\
    );
\notcollision_i_15__3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(15),
      I1 => shoot_e1_y(14),
      O => \notcollision_i_15__3__0_n_0\
    );
\notcollision_i_15__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(15),
      I1 => shoot_e1_y(14),
      O => \notcollision_i_15__8_n_0\
    );
\notcollision_i_16__0__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(13),
      I1 => shoot_e1_y(12),
      O => \notcollision_i_16__0__0_n_0\
    );
\notcollision_i_16__1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(13),
      I1 => shoot_e1_y(12),
      O => \notcollision_i_16__1__0_n_0\
    );
\notcollision_i_16__2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(13),
      I1 => shoot_e1_y(12),
      O => \notcollision_i_16__2__0_n_0\
    );
\notcollision_i_16__3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(13),
      I1 => shoot_e1_y(12),
      O => \notcollision_i_16__3__0_n_0\
    );
\notcollision_i_16__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(13),
      I1 => shoot_e1_y(12),
      O => \notcollision_i_16__8_n_0\
    );
notcollision_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(11),
      I1 => shoot_e1_y(10),
      O => notcollision_i_17_n_0
    );
\notcollision_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(11),
      I1 => shoot_e1_y(10),
      O => \notcollision_i_17__0_n_0\
    );
\notcollision_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(11),
      I1 => shoot_e1_y(10),
      O => \notcollision_i_17__1_n_0\
    );
\notcollision_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(11),
      I1 => shoot_e1_y(10),
      O => \notcollision_i_17__2_n_0\
    );
\notcollision_i_17__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(11),
      I1 => shoot_e1_y(10),
      O => \notcollision_i_17__3_n_0\
    );
notcollision_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(9),
      I1 => shoot_e1_y(8),
      O => notcollision_i_18_n_0
    );
\notcollision_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(9),
      I1 => shoot_e1_y(8),
      O => \notcollision_i_18__0_n_0\
    );
\notcollision_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(9),
      I1 => shoot_e1_y(8),
      O => \notcollision_i_18__1_n_0\
    );
\notcollision_i_18__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(15),
      I1 => shoot_e1_y(14),
      O => \notcollision_i_18__10_n_0\
    );
\notcollision_i_18__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(15),
      I1 => shoot_e1_y(14),
      O => \notcollision_i_18__11_n_0\
    );
\notcollision_i_18__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(15),
      I1 => shoot_e1_y(14),
      O => \notcollision_i_18__12_n_0\
    );
\notcollision_i_18__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(9),
      I1 => shoot_e1_y(8),
      O => \notcollision_i_18__2_n_0\
    );
\notcollision_i_18__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(9),
      I1 => shoot_e1_y(8),
      O => \notcollision_i_18__3_n_0\
    );
\notcollision_i_18__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(15),
      I1 => shoot_e1_y(14),
      O => \notcollision_i_18__4_n_0\
    );
\notcollision_i_18__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(15),
      I1 => shoot_e1_y(14),
      O => \notcollision_i_18__5_n_0\
    );
\notcollision_i_18__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(15),
      I1 => shoot_e1_y(14),
      O => \notcollision_i_18__6_n_0\
    );
\notcollision_i_18__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(15),
      I1 => shoot_e1_y(14),
      O => \notcollision_i_18__7_n_0\
    );
\notcollision_i_18__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(15),
      I1 => shoot_e1_y(14),
      O => \notcollision_i_18__8_n_0\
    );
\notcollision_i_18__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(15),
      I1 => shoot_e1_y(14),
      O => \notcollision_i_18__9_n_0\
    );
notcollision_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(13),
      I1 => shoot_e1_y(12),
      O => notcollision_i_19_n_0
    );
\notcollision_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(13),
      I1 => shoot_e1_y(12),
      O => \notcollision_i_19__0_n_0\
    );
\notcollision_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(13),
      I1 => shoot_e1_y(12),
      O => \notcollision_i_19__1_n_0\
    );
\notcollision_i_19__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(13),
      I1 => shoot_e1_y(12),
      O => \notcollision_i_19__2_n_0\
    );
\notcollision_i_19__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(13),
      I1 => shoot_e1_y(12),
      O => \notcollision_i_19__3_n_0\
    );
\notcollision_i_19__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(13),
      I1 => shoot_e1_y(12),
      O => \notcollision_i_19__4_n_0\
    );
\notcollision_i_19__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(13),
      I1 => shoot_e1_y(12),
      O => \notcollision_i_19__5_n_0\
    );
\notcollision_i_19__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(13),
      I1 => shoot_e1_y(12),
      O => \notcollision_i_19__6_n_0\
    );
\notcollision_i_19__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(13),
      I1 => shoot_e1_y(12),
      O => \notcollision_i_19__7_n_0\
    );
notcollision_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(11),
      I1 => shoot_e1_y(10),
      O => notcollision_i_20_n_0
    );
\notcollision_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(11),
      I1 => shoot_e1_y(10),
      O => \notcollision_i_20__0_n_0\
    );
\notcollision_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(11),
      I1 => shoot_e1_y(10),
      O => \notcollision_i_20__1_n_0\
    );
\notcollision_i_20__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(11),
      I1 => shoot_e1_y(10),
      O => \notcollision_i_20__2_n_0\
    );
\notcollision_i_20__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(11),
      I1 => shoot_e1_y(10),
      O => \notcollision_i_20__3_n_0\
    );
\notcollision_i_20__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(11),
      I1 => shoot_e1_y(10),
      O => \notcollision_i_20__4_n_0\
    );
\notcollision_i_20__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(11),
      I1 => shoot_e1_y(10),
      O => \notcollision_i_20__5_n_0\
    );
\notcollision_i_20__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(11),
      I1 => shoot_e1_y(10),
      O => \notcollision_i_20__6_n_0\
    );
\notcollision_i_20__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(11),
      I1 => shoot_e1_y(10),
      O => \notcollision_i_20__7_n_0\
    );
\notcollision_i_21__0__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(9),
      I1 => shoot_e1_y(8),
      O => \notcollision_i_21__0__0_n_0\
    );
\notcollision_i_21__1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(9),
      I1 => shoot_e1_y(8),
      O => \notcollision_i_21__1__0_n_0\
    );
\notcollision_i_21__2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(9),
      I1 => shoot_e1_y(8),
      O => \notcollision_i_21__2__0_n_0\
    );
\notcollision_i_21__3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(9),
      I1 => shoot_e1_y(8),
      O => \notcollision_i_21__3__0_n_0\
    );
\notcollision_i_21__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(9),
      I1 => shoot_e1_y(8),
      O => \notcollision_i_21__4_n_0\
    );
\notcollision_i_21__4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(9),
      I1 => shoot_e1_y(8),
      O => \notcollision_i_21__4__0_n_0\
    );
\notcollision_i_21__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(9),
      I1 => shoot_e1_y(8),
      O => \notcollision_i_21__5_n_0\
    );
\notcollision_i_21__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(9),
      I1 => shoot_e1_y(8),
      O => \notcollision_i_21__6_n_0\
    );
\notcollision_i_21__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(9),
      I1 => shoot_e1_y(8),
      O => \notcollision_i_21__7_n_0\
    );
notcollision_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(5),
      I1 => shoot_e1_y(4),
      O => notcollision_i_31_n_0
    );
\notcollision_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(5),
      I1 => shoot_e1_y(4),
      O => \notcollision_i_31__0_n_0\
    );
\notcollision_i_31__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(5),
      I1 => shoot_e1_y(4),
      O => \notcollision_i_31__1_n_0\
    );
\notcollision_i_31__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(5),
      I1 => shoot_e1_y(4),
      O => \notcollision_i_31__2_n_0\
    );
\notcollision_i_31__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(5),
      I1 => shoot_e1_y(4),
      O => \notcollision_i_31__3_n_0\
    );
\notcollision_i_34__0__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(3),
      I1 => shoot_e1_y(2),
      O => \notcollision_i_34__0__0_n_0\
    );
\notcollision_i_34__1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(3),
      I1 => shoot_e1_y(2),
      O => \notcollision_i_34__1__0_n_0\
    );
\notcollision_i_34__2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(3),
      I1 => shoot_e1_y(2),
      O => \notcollision_i_34__2__0_n_0\
    );
\notcollision_i_34__3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(3),
      I1 => shoot_e1_y(2),
      O => \notcollision_i_34__3__0_n_0\
    );
\notcollision_i_34__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(3),
      I1 => shoot_e1_y(2),
      O => \notcollision_i_34__8_n_0\
    );
\notcollision_i_35__0__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(1),
      I1 => shoot_e1_y(0),
      O => \notcollision_i_35__0__0_n_0\
    );
\notcollision_i_35__1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(1),
      I1 => shoot_e1_y(0),
      O => \notcollision_i_35__1__0_n_0\
    );
\notcollision_i_35__2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(1),
      I1 => shoot_e1_y(0),
      O => \notcollision_i_35__2__0_n_0\
    );
\notcollision_i_35__3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(1),
      I1 => shoot_e1_y(0),
      O => \notcollision_i_35__3__0_n_0\
    );
\notcollision_i_35__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(1),
      I1 => shoot_e1_y(0),
      O => \notcollision_i_35__8_n_0\
    );
\notcollision_i_41__0__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(5),
      I1 => shoot_e1_y(4),
      O => \notcollision_i_41__0__0_n_0\
    );
\notcollision_i_41__1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(5),
      I1 => shoot_e1_y(4),
      O => \notcollision_i_41__1__0_n_0\
    );
\notcollision_i_41__2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(5),
      I1 => shoot_e1_y(4),
      O => \notcollision_i_41__2__0_n_0\
    );
\notcollision_i_41__3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(5),
      I1 => shoot_e1_y(4),
      O => \notcollision_i_41__3__0_n_0\
    );
\notcollision_i_41__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(5),
      I1 => shoot_e1_y(4),
      O => \notcollision_i_41__4_n_0\
    );
\notcollision_i_41__4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(5),
      I1 => shoot_e1_y(4),
      O => \notcollision_i_41__4__0_n_0\
    );
\notcollision_i_41__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(5),
      I1 => shoot_e1_y(4),
      O => \notcollision_i_41__5_n_0\
    );
\notcollision_i_41__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(5),
      I1 => shoot_e1_y(4),
      O => \notcollision_i_41__6_n_0\
    );
\notcollision_i_41__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(5),
      I1 => shoot_e1_y(4),
      O => \notcollision_i_41__7_n_0\
    );
\notcollision_i_44__0__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(3),
      I1 => shoot_e1_y(2),
      O => \notcollision_i_44__0__0_n_0\
    );
\notcollision_i_44__1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(3),
      I1 => shoot_e1_y(2),
      O => \notcollision_i_44__1__0_n_0\
    );
\notcollision_i_44__2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(3),
      I1 => shoot_e1_y(2),
      O => \notcollision_i_44__2__0_n_0\
    );
\notcollision_i_44__3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(3),
      I1 => shoot_e1_y(2),
      O => \notcollision_i_44__3__0_n_0\
    );
\notcollision_i_44__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(3),
      I1 => shoot_e1_y(2),
      O => \notcollision_i_44__4_n_0\
    );
\notcollision_i_44__4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(3),
      I1 => shoot_e1_y(2),
      O => \notcollision_i_44__4__0_n_0\
    );
\notcollision_i_44__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(3),
      I1 => shoot_e1_y(2),
      O => \notcollision_i_44__5_n_0\
    );
\notcollision_i_44__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(3),
      I1 => shoot_e1_y(2),
      O => \notcollision_i_44__6_n_0\
    );
\notcollision_i_44__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(3),
      I1 => shoot_e1_y(2),
      O => \notcollision_i_44__7_n_0\
    );
notcollision_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(1),
      I1 => shoot_e1_y(0),
      O => notcollision_i_45_n_0
    );
\notcollision_i_45__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(1),
      I1 => shoot_e1_y(0),
      O => \notcollision_i_45__0_n_0\
    );
\notcollision_i_45__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(1),
      I1 => shoot_e1_y(0),
      O => \notcollision_i_45__1_n_0\
    );
\notcollision_i_45__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(1),
      I1 => shoot_e1_y(0),
      O => \notcollision_i_45__2_n_0\
    );
\notcollision_i_45__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(1),
      I1 => shoot_e1_y(0),
      O => \notcollision_i_45__3_n_0\
    );
\notcollision_i_45__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(1),
      I1 => shoot_e1_y(0),
      O => \notcollision_i_45__4_n_0\
    );
\notcollision_i_45__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(1),
      I1 => shoot_e1_y(0),
      O => \notcollision_i_45__5_n_0\
    );
\notcollision_i_45__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(1),
      I1 => shoot_e1_y(0),
      O => \notcollision_i_45__6_n_0\
    );
\notcollision_i_45__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(1),
      I1 => shoot_e1_y(0),
      O => \notcollision_i_45__7_n_0\
    );
\o_tmds[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => sw(0),
      I1 => sw(1),
      I2 => \bias[3]_i_519_n_0\,
      I3 => \bias[3]_i_520_n_0\,
      O => \o_tmds[5]_i_8_n_0\
    );
\sprite_x[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(11),
      I1 => shoot_e1_y(10),
      O => \sprite_x[15]_i_11_n_0\
    );
\sprite_x[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(15),
      I1 => shoot_e1_y(14),
      O => \sprite_x[15]_i_7_n_0\
    );
\sprite_x[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shoot_e1_y(13),
      I1 => shoot_e1_y(12),
      O => \sprite_x[15]_i_8_n_0\
    );
tmds_buf_ch0: unisim.vcomponents.OBUFDS
     port map (
      I => tmds_ch0_serial,
      O => hdmi_tx_p(0),
      OB => hdmi_tx_n(0)
    );
tmds_buf_ch1: unisim.vcomponents.OBUFDS
     port map (
      I => tmds_ch1_serial,
      O => hdmi_tx_p(1),
      OB => hdmi_tx_n(1)
    );
tmds_buf_ch2: unisim.vcomponents.OBUFDS
     port map (
      I => tmds_ch2_serial,
      O => hdmi_tx_p(2),
      OB => hdmi_tx_n(2)
    );
tmds_buf_chc: unisim.vcomponents.OBUFDS
     port map (
      I => tmds_chc_serial,
      O => hdmi_tx_clk_p,
      OB => hdmi_tx_clk_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_HDMI_TOP_0_0 is
  port (
    CLK : in STD_LOGIC;
    RST_BTN : in STD_LOGIC;
    btn1 : in STD_LOGIC;
    btn2 : in STD_LOGIC;
    btn3 : in STD_LOGIC;
    sw : in STD_LOGIC_VECTOR ( 1 downto 0 );
    hdmi_tx_cec : inout STD_LOGIC;
    hdmi_tx_hpd : in STD_LOGIC;
    hdmi_tx_rscl : inout STD_LOGIC;
    hdmi_tx_rsda : inout STD_LOGIC;
    hdmi_tx_clk_n : out STD_LOGIC;
    hdmi_tx_clk_p : out STD_LOGIC;
    hdmi_tx_n : out STD_LOGIC_VECTOR ( 2 downto 0 );
    hdmi_tx_p : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clk_lock : out STD_LOGIC;
    de : out STD_LOGIC;
    led : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_HDMI_TOP_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_HDMI_TOP_0_0 : entity is "design_1_HDMI_TOP_0_0,HDMI_TOP,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_HDMI_TOP_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_1_HDMI_TOP_0_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_HDMI_TOP_0_0 : entity is "HDMI_TOP,Vivado 2020.1";
end design_1_HDMI_TOP_0_0;

architecture STRUCTURE of design_1_HDMI_TOP_0_0 is
  signal \<const1>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of CLK : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of CLK : signal is "XIL_INTERFACENAME CLK, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of hdmi_tx_clk_n : signal is "xilinx.com:signal:clock:1.0 hdmi_tx_clk_n CLK";
  attribute X_INTERFACE_PARAMETER of hdmi_tx_clk_n : signal is "XIL_INTERFACENAME hdmi_tx_clk_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_HDMI_TOP_0_0_hdmi_tx_clk_n, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of hdmi_tx_clk_p : signal is "xilinx.com:signal:clock:1.0 hdmi_tx_clk_p CLK";
  attribute X_INTERFACE_PARAMETER of hdmi_tx_clk_p : signal is "XIL_INTERFACENAME hdmi_tx_clk_p, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_HDMI_TOP_0_0_hdmi_tx_clk_p, INSERT_VIP 0";
begin
VCC: unisim.vcomponents.VCC
     port map (
      P => hdmi_tx_rscl
    );
inst: entity work.design_1_HDMI_TOP_0_0_HDMI_TOP
     port map (
      CLK => CLK,
      RST_BTN => RST_BTN,
      btn1 => btn1,
      btn2 => btn2,
      btn3 => btn3,
      clk_lock => clk_lock,
      hdmi_tx_clk_n => hdmi_tx_clk_n,
      hdmi_tx_clk_p => hdmi_tx_clk_p,
      hdmi_tx_n(2 downto 0) => hdmi_tx_n(2 downto 0),
      hdmi_tx_p(2 downto 0) => hdmi_tx_p(2 downto 0),
      led => led,
      \o_de0_inferred__0/i__carry__0\ => de,
      sw(1 downto 0) => sw(1 downto 0)
    );
end STRUCTURE;
