	component nios is
		port (
			clk_clk                                : in  std_logic                     := 'X';             -- clk
			lcd_bitbang_external_connection_export : out std_logic_vector(10 downto 0);                    -- export
			numbers_external_connection_export     : in  std_logic_vector(15 downto 0) := (others => 'X'); -- export
			reset_reset_n                          : in  std_logic                     := 'X'              -- reset_n
		);
	end component nios;

