#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5e3978ef4140 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
v0x5e3978f8ac10_0 .net "bus", 15 0, L_0x5e3978f9b850;  1 drivers
v0x5e3978f8acf0_0 .var "clock", 0 0;
v0x5e3978f8ad90_0 .var "iin", 15 0;
v0x5e3978f8ae30_0 .var "resetn", 0 0;
S_0x5e3978ef42d0 .scope module, "p" "processor" 2 14, 3 10 0, S_0x5e3978ef4140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 16 "iin";
    .port_info 2 /INPUT 1 "resetn";
    .port_info 3 /OUTPUT 16 "bus";
v0x5e3978f89240_0 .net "A_enable", 0 0, v0x5e3978f83460_0;  1 drivers
v0x5e3978f89350_0 .net "A_out", 15 0, v0x5e3978f5e750_0;  1 drivers
v0x5e3978f89460_0 .net "OpSelect", 2 0, v0x5e3978f83530_0;  1 drivers
v0x5e3978f89550_0 .net "R_enable", 0 0, v0x5e3978f838c0_0;  1 drivers
v0x5e3978f89640_0 .net "R_out", 15 0, v0x5e3978f820f0_0;  1 drivers
L_0x7b70e812a018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e3978f897a0_0 .net/2u *"_ivl_16", 15 0, L_0x7b70e812a018;  1 drivers
v0x5e3978f89880_0 .net "bus", 15 0, L_0x5e3978f9b850;  alias, 1 drivers
v0x5e3978f89960_0 .net "bus_enable", 0 0, v0x5e3978f83990_0;  1 drivers
v0x5e3978f89a00_0 .net "clear", 0 0, v0x5e3978f83a30_0;  1 drivers
v0x5e3978f89aa0_0 .net "clock", 0 0, v0x5e3978f8acf0_0;  1 drivers
v0x5e3978f89b40_0 .net "iin", 15 0, v0x5e3978f8ad90_0;  1 drivers
v0x5e3978f89be0_0 .net "imm", 15 0, v0x5e3978f84910_0;  1 drivers
v0x5e3978f89cf0_0 .net "mux_out", 15 0, v0x5e3978f85790_0;  1 drivers
v0x5e3978f89db0_0 .net "r0_out", 15 0, v0x5e3978f85ee0_0;  1 drivers
v0x5e3978f89ec0_0 .net "r1_out", 15 0, v0x5e3978f864f0_0;  1 drivers
v0x5e3978f89fd0_0 .net "r2_out", 15 0, v0x5e3978f86be0_0;  1 drivers
v0x5e3978f8a0e0_0 .net "r3_out", 15 0, v0x5e3978f871b0_0;  1 drivers
v0x5e3978f8a300_0 .net "r4_out", 15 0, v0x5e3978f87780_0;  1 drivers
v0x5e3978f8a410_0 .net "r5_out", 15 0, v0x5e3978f87da0_0;  1 drivers
v0x5e3978f8a520_0 .net "r6_out", 15 0, v0x5e3978f883c0_0;  1 drivers
v0x5e3978f8a630_0 .net "r7_out", 15 0, v0x5e3978f889e0_0;  1 drivers
v0x5e3978f8a740_0 .net "reg_enable", 7 0, v0x5e3978f83c90_0;  1 drivers
v0x5e3978f8a800_0 .net "resetn", 0 0, v0x5e3978f8ae30_0;  1 drivers
v0x5e3978f8a8a0_0 .net "selReg", 3 0, v0x5e3978f83e10_0;  1 drivers
v0x5e3978f8a990_0 .net "step", 1 0, v0x5e3978f84550_0;  1 drivers
v0x5e3978f8aa80_0 .net "ula_out", 15 0, v0x5e3978f890e0_0;  1 drivers
L_0x5e3978f8b150 .part v0x5e3978f83c90_0, 7, 1;
L_0x5e3978f8b240 .part v0x5e3978f83c90_0, 6, 1;
L_0x5e3978f8b2e0 .part v0x5e3978f83c90_0, 5, 1;
L_0x5e3978f8b380 .part v0x5e3978f83c90_0, 4, 1;
L_0x5e3978f8b420 .part v0x5e3978f83c90_0, 3, 1;
L_0x5e3978f8b4c0 .part v0x5e3978f83c90_0, 2, 1;
L_0x5e3978f8b5a0 .part v0x5e3978f83c90_0, 1, 1;
L_0x5e3978f8b750 .part v0x5e3978f83c90_0, 0, 1;
L_0x5e3978f9b850 .functor MUXZ 16, L_0x7b70e812a018, v0x5e3978f85790_0, v0x5e3978f83990_0, C4<>;
S_0x5e3978f47690 .scope module, "A" "registrador" 3 57, 4 1 0, S_0x5e3978ef42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 16 "entrada";
    .port_info 3 /OUTPUT 16 "saida";
v0x5e3978f60290_0 .net "clock", 0 0, v0x5e3978f8acf0_0;  alias, 1 drivers
v0x5e3978f5f950_0 .net "enable", 0 0, v0x5e3978f83460_0;  alias, 1 drivers
v0x5e3978f5f010_0 .net "entrada", 15 0, v0x5e3978f85790_0;  alias, 1 drivers
v0x5e3978f5e750_0 .var "saida", 15 0;
E_0x5e3978f43670 .event posedge, v0x5e3978f60290_0;
S_0x5e3978f81ea0 .scope module, "R" "registrador" 3 58, 4 1 0, S_0x5e3978ef42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 16 "entrada";
    .port_info 3 /OUTPUT 16 "saida";
v0x5e3978f5de80_0 .net "clock", 0 0, v0x5e3978f8acf0_0;  alias, 1 drivers
v0x5e3978f2b760_0 .net "enable", 0 0, v0x5e3978f838c0_0;  alias, 1 drivers
v0x5e3978f62ca0_0 .net "entrada", 15 0, v0x5e3978f890e0_0;  alias, 1 drivers
v0x5e3978f820f0_0 .var "saida", 15 0;
S_0x5e3978f82280 .scope module, "UDC" "unidControle" 3 34, 5 1 0, S_0x5e3978ef42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instrucao";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 2 "step";
    .port_info 3 /OUTPUT 3 "OpSelect";
    .port_info 4 /OUTPUT 8 "reg_enable";
    .port_info 5 /OUTPUT 1 "A_enable";
    .port_info 6 /OUTPUT 1 "R_enable";
    .port_info 7 /OUTPUT 1 "clear";
    .port_info 8 /OUTPUT 4 "selReg";
    .port_info 9 /OUTPUT 1 "bus_enable";
P_0x5e3978f82460 .param/l "ADD" 0 5 35, C4<000>;
P_0x5e3978f824a0 .param/l "LDI" 0 5 39, C4<101>;
P_0x5e3978f824e0 .param/l "NAN" 0 5 37, C4<010>;
P_0x5e3978f82520 .param/l "OUT" 0 5 38, C4<100>;
P_0x5e3978f82560 .param/l "REP" 0 5 40, C4<111>;
P_0x5e3978f825a0 .param/l "SUB" 0 5 36, C4<001>;
v0x5e3978f83460_0 .var "A_enable", 0 0;
v0x5e3978f83530_0 .var "OpSelect", 2 0;
v0x5e3978f835f0_0 .net "RX", 2 0, L_0x5e3978f8afc0;  1 drivers
v0x5e3978f83710_0 .net "RX_decoded", 7 0, v0x5e3978f83260_0;  1 drivers
v0x5e3978f837d0_0 .net "RY", 2 0, L_0x5e3978f8b060;  1 drivers
v0x5e3978f838c0_0 .var "R_enable", 0 0;
v0x5e3978f83990_0 .var "bus_enable", 0 0;
v0x5e3978f83a30_0 .var "clear", 0 0;
v0x5e3978f83ad0_0 .net "instrucao", 15 0, v0x5e3978f8ad90_0;  alias, 1 drivers
v0x5e3978f83bc0_0 .net "opcode", 2 0, L_0x5e3978f8aed0;  1 drivers
v0x5e3978f83c90_0 .var "reg_enable", 7 0;
v0x5e3978f83d50_0 .net "resetn", 0 0, v0x5e3978f8ae30_0;  alias, 1 drivers
v0x5e3978f83e10_0 .var "selReg", 3 0;
v0x5e3978f83ef0_0 .net "step", 1 0, v0x5e3978f84550_0;  alias, 1 drivers
E_0x5e3978f43ae0/0 .event anyedge, v0x5e3978f83d50_0, v0x5e3978f83ef0_0, v0x5e3978f82e90_0, v0x5e3978f82bc0_0;
E_0x5e3978f43ae0/1 .event anyedge, v0x5e3978f82cc0_0, v0x5e3978f83260_0;
E_0x5e3978f43ae0 .event/or E_0x5e3978f43ae0/0, E_0x5e3978f43ae0/1;
S_0x5e3978f82990 .scope module, "decode" "decodificador" 5 20, 6 1 0, S_0x5e3978f82280;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instrucao";
    .port_info 1 /OUTPUT 3 "opcode";
    .port_info 2 /OUTPUT 3 "RX";
    .port_info 3 /OUTPUT 3 "RY";
v0x5e3978f82bc0_0 .net "RX", 2 0, L_0x5e3978f8afc0;  alias, 1 drivers
v0x5e3978f82cc0_0 .net "RY", 2 0, L_0x5e3978f8b060;  alias, 1 drivers
v0x5e3978f82da0_0 .net "instrucao", 15 0, v0x5e3978f8ad90_0;  alias, 1 drivers
v0x5e3978f82e90_0 .net "opcode", 2 0, L_0x5e3978f8aed0;  alias, 1 drivers
L_0x5e3978f8aed0 .part v0x5e3978f8ad90_0, 13, 3;
L_0x5e3978f8afc0 .part v0x5e3978f8ad90_0, 10, 3;
L_0x5e3978f8b060 .part v0x5e3978f8ad90_0, 7, 3;
S_0x5e3978f83020 .scope module, "reg_decoder" "decode_reg" 5 29, 7 1 0, S_0x5e3978f82280;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "reg_num";
    .port_info 1 /OUTPUT 8 "output_reg";
v0x5e3978f83260_0 .var "output_reg", 7 0;
v0x5e3978f83360_0 .net "reg_num", 2 0, L_0x5e3978f8afc0;  alias, 1 drivers
E_0x5e3978f67050 .event anyedge, v0x5e3978f82bc0_0;
S_0x5e3978f84170 .scope module, "contador" "counter" 3 31, 8 1 0, S_0x5e3978ef42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /OUTPUT 2 "out";
v0x5e3978f84370_0 .net "clear", 0 0, v0x5e3978f83a30_0;  alias, 1 drivers
v0x5e3978f84460_0 .net "clock", 0 0, v0x5e3978f8acf0_0;  alias, 1 drivers
v0x5e3978f84550_0 .var "out", 1 0;
S_0x5e3978f84660 .scope module, "extensor" "extensor_sinal" 3 61, 9 1 0, S_0x5e3978ef42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instrucao";
    .port_info 1 /OUTPUT 16 "imediato";
v0x5e3978f84910_0 .var "imediato", 15 0;
v0x5e3978f84a10_0 .net "instrucao", 15 0, v0x5e3978f8ad90_0;  alias, 1 drivers
E_0x5e3978f84890 .event anyedge, v0x5e3978f82da0_0;
S_0x5e3978f84b80 .scope module, "mux" "multiplexador" 3 64, 10 1 0, S_0x5e3978ef42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "r0";
    .port_info 1 /INPUT 16 "r1";
    .port_info 2 /INPUT 16 "r2";
    .port_info 3 /INPUT 16 "r3";
    .port_info 4 /INPUT 16 "r4";
    .port_info 5 /INPUT 16 "r5";
    .port_info 6 /INPUT 16 "r6";
    .port_info 7 /INPUT 16 "r7";
    .port_info 8 /INPUT 16 "R";
    .port_info 9 /INPUT 16 "imm";
    .port_info 10 /INPUT 4 "sel";
    .port_info 11 /OUTPUT 16 "saida";
v0x5e3978f84ed0_0 .net "R", 15 0, v0x5e3978f820f0_0;  alias, 1 drivers
v0x5e3978f84fb0_0 .net "imm", 15 0, v0x5e3978f84910_0;  alias, 1 drivers
v0x5e3978f85050_0 .net "r0", 15 0, v0x5e3978f85ee0_0;  alias, 1 drivers
v0x5e3978f85120_0 .net "r1", 15 0, v0x5e3978f864f0_0;  alias, 1 drivers
v0x5e3978f85200_0 .net "r2", 15 0, v0x5e3978f86be0_0;  alias, 1 drivers
v0x5e3978f85330_0 .net "r3", 15 0, v0x5e3978f871b0_0;  alias, 1 drivers
v0x5e3978f85410_0 .net "r4", 15 0, v0x5e3978f87780_0;  alias, 1 drivers
v0x5e3978f854f0_0 .net "r5", 15 0, v0x5e3978f87da0_0;  alias, 1 drivers
v0x5e3978f855d0_0 .net "r6", 15 0, v0x5e3978f883c0_0;  alias, 1 drivers
v0x5e3978f856b0_0 .net "r7", 15 0, v0x5e3978f889e0_0;  alias, 1 drivers
v0x5e3978f85790_0 .var "saida", 15 0;
v0x5e3978f85850_0 .net "sel", 3 0, v0x5e3978f83e10_0;  alias, 1 drivers
E_0x5e3978f84e90/0 .event anyedge, v0x5e3978f83e10_0, v0x5e3978f85050_0, v0x5e3978f85120_0, v0x5e3978f85200_0;
E_0x5e3978f84e90/1 .event anyedge, v0x5e3978f85330_0, v0x5e3978f85410_0, v0x5e3978f854f0_0, v0x5e3978f855d0_0;
E_0x5e3978f84e90/2 .event anyedge, v0x5e3978f856b0_0, v0x5e3978f84910_0, v0x5e3978f820f0_0;
E_0x5e3978f84e90 .event/or E_0x5e3978f84e90/0, E_0x5e3978f84e90/1, E_0x5e3978f84e90/2;
S_0x5e3978f85a80 .scope module, "r0" "registrador" 3 48, 4 1 0, S_0x5e3978ef42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 16 "entrada";
    .port_info 3 /OUTPUT 16 "saida";
v0x5e3978f85c40_0 .net "clock", 0 0, v0x5e3978f8acf0_0;  alias, 1 drivers
v0x5e3978f85d00_0 .net "enable", 0 0, L_0x5e3978f8b150;  1 drivers
v0x5e3978f85dc0_0 .net "entrada", 15 0, v0x5e3978f85790_0;  alias, 1 drivers
v0x5e3978f85ee0_0 .var "saida", 15 0;
S_0x5e3978f86030 .scope module, "r1" "registrador" 3 49, 4 1 0, S_0x5e3978ef42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 16 "entrada";
    .port_info 3 /OUTPUT 16 "saida";
v0x5e3978f86210_0 .net "clock", 0 0, v0x5e3978f8acf0_0;  alias, 1 drivers
v0x5e3978f86360_0 .net "enable", 0 0, L_0x5e3978f8b240;  1 drivers
v0x5e3978f86420_0 .net "entrada", 15 0, v0x5e3978f85790_0;  alias, 1 drivers
v0x5e3978f864f0_0 .var "saida", 15 0;
S_0x5e3978f86670 .scope module, "r2" "registrador" 3 50, 4 1 0, S_0x5e3978ef42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 16 "entrada";
    .port_info 3 /OUTPUT 16 "saida";
v0x5e3978f86900_0 .net "clock", 0 0, v0x5e3978f8acf0_0;  alias, 1 drivers
v0x5e3978f869c0_0 .net "enable", 0 0, L_0x5e3978f8b2e0;  1 drivers
v0x5e3978f86a80_0 .net "entrada", 15 0, v0x5e3978f85790_0;  alias, 1 drivers
v0x5e3978f86be0_0 .var "saida", 15 0;
S_0x5e3978f86d60 .scope module, "r3" "registrador" 3 51, 4 1 0, S_0x5e3978ef42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 16 "entrada";
    .port_info 3 /OUTPUT 16 "saida";
v0x5e3978f86f60_0 .net "clock", 0 0, v0x5e3978f8acf0_0;  alias, 1 drivers
v0x5e3978f87020_0 .net "enable", 0 0, L_0x5e3978f8b380;  1 drivers
v0x5e3978f870e0_0 .net "entrada", 15 0, v0x5e3978f85790_0;  alias, 1 drivers
v0x5e3978f871b0_0 .var "saida", 15 0;
S_0x5e3978f87330 .scope module, "r4" "registrador" 3 52, 4 1 0, S_0x5e3978ef42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 16 "entrada";
    .port_info 3 /OUTPUT 16 "saida";
v0x5e3978f87530_0 .net "clock", 0 0, v0x5e3978f8acf0_0;  alias, 1 drivers
v0x5e3978f875f0_0 .net "enable", 0 0, L_0x5e3978f8b420;  1 drivers
v0x5e3978f876b0_0 .net "entrada", 15 0, v0x5e3978f85790_0;  alias, 1 drivers
v0x5e3978f87780_0 .var "saida", 15 0;
S_0x5e3978f87900 .scope module, "r5" "registrador" 3 53, 4 1 0, S_0x5e3978ef42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 16 "entrada";
    .port_info 3 /OUTPUT 16 "saida";
v0x5e3978f87b50_0 .net "clock", 0 0, v0x5e3978f8acf0_0;  alias, 1 drivers
v0x5e3978f87c10_0 .net "enable", 0 0, L_0x5e3978f8b4c0;  1 drivers
v0x5e3978f87cd0_0 .net "entrada", 15 0, v0x5e3978f85790_0;  alias, 1 drivers
v0x5e3978f87da0_0 .var "saida", 15 0;
S_0x5e3978f87f20 .scope module, "r6" "registrador" 3 54, 4 1 0, S_0x5e3978ef42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 16 "entrada";
    .port_info 3 /OUTPUT 16 "saida";
v0x5e3978f88170_0 .net "clock", 0 0, v0x5e3978f8acf0_0;  alias, 1 drivers
v0x5e3978f88230_0 .net "enable", 0 0, L_0x5e3978f8b5a0;  1 drivers
v0x5e3978f882f0_0 .net "entrada", 15 0, v0x5e3978f85790_0;  alias, 1 drivers
v0x5e3978f883c0_0 .var "saida", 15 0;
S_0x5e3978f88540 .scope module, "r7" "registrador" 3 55, 4 1 0, S_0x5e3978ef42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 16 "entrada";
    .port_info 3 /OUTPUT 16 "saida";
v0x5e3978f88790_0 .net "clock", 0 0, v0x5e3978f8acf0_0;  alias, 1 drivers
v0x5e3978f88850_0 .net "enable", 0 0, L_0x5e3978f8b750;  1 drivers
v0x5e3978f88910_0 .net "entrada", 15 0, v0x5e3978f85790_0;  alias, 1 drivers
v0x5e3978f889e0_0 .var "saida", 15 0;
S_0x5e3978f88b60 .scope module, "ula" "ULA" 3 71, 11 1 0, S_0x5e3978ef42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 3 "OpSelect";
    .port_info 3 /OUTPUT 16 "Resul";
v0x5e3978f88e30_0 .net "A", 15 0, v0x5e3978f5e750_0;  alias, 1 drivers
v0x5e3978f88f40_0 .net "B", 15 0, v0x5e3978f85790_0;  alias, 1 drivers
v0x5e3978f88fe0_0 .net "OpSelect", 2 0, v0x5e3978f83530_0;  alias, 1 drivers
v0x5e3978f890e0_0 .var "Resul", 15 0;
E_0x5e3978f88db0 .event anyedge, v0x5e3978f83530_0, v0x5e3978f5e750_0, v0x5e3978f5f010_0;
    .scope S_0x5e3978f84170;
T_0 ;
    %wait E_0x5e3978f43670;
    %load/vec4 v0x5e3978f84370_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5e3978f84550_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5e3978f84550_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5e3978f84550_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5e3978f83020;
T_1 ;
    %wait E_0x5e3978f67050;
    %load/vec4 v0x5e3978f83360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x5e3978f83260_0, 0, 8;
    %jmp T_1.8;
T_1.1 ;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0x5e3978f83260_0, 0, 8;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x5e3978f83260_0, 0, 8;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x5e3978f83260_0, 0, 8;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5e3978f83260_0, 0, 8;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x5e3978f83260_0, 0, 8;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5e3978f83260_0, 0, 8;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5e3978f83260_0, 0, 8;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5e3978f82280;
T_2 ;
    %wait E_0x5e3978f43ae0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5e3978f83530_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5e3978f83c90_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e3978f83460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e3978f838c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e3978f83e10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e3978f83990_0, 0, 1;
    %load/vec4 v0x5e3978f83d50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e3978f83a30_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e3978f83a30_0, 0, 1;
    %load/vec4 v0x5e3978f83ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x5e3978f83bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5e3978f835f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e3978f83e10_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e3978f83460_0, 0, 1;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5e3978f835f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e3978f83e10_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e3978f83460_0, 0, 1;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5e3978f835f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e3978f83e10_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e3978f83460_0, 0, 1;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5e3978f835f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e3978f83e10_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x5e3978f83bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %jmp T_2.18;
T_2.12 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5e3978f837d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e3978f83e10_0, 0, 4;
    %load/vec4 v0x5e3978f83bc0_0;
    %store/vec4 v0x5e3978f83530_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e3978f838c0_0, 0, 1;
    %jmp T_2.18;
T_2.13 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5e3978f837d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e3978f83e10_0, 0, 4;
    %load/vec4 v0x5e3978f83bc0_0;
    %store/vec4 v0x5e3978f83530_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e3978f838c0_0, 0, 1;
    %jmp T_2.18;
T_2.14 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5e3978f837d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e3978f83e10_0, 0, 4;
    %load/vec4 v0x5e3978f83bc0_0;
    %store/vec4 v0x5e3978f83530_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e3978f838c0_0, 0, 1;
    %jmp T_2.18;
T_2.15 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5e3978f837d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e3978f83e10_0, 0, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5e3978f83530_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e3978f838c0_0, 0, 1;
    %jmp T_2.18;
T_2.16 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5e3978f83e10_0, 0, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5e3978f83530_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e3978f838c0_0, 0, 1;
    %jmp T_2.18;
T_2.17 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5e3978f835f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e3978f83e10_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e3978f83990_0, 0, 1;
    %jmp T_2.18;
T_2.18 ;
    %pop/vec4 1;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0x5e3978f83bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %jmp T_2.25;
T_2.19 ;
    %load/vec4 v0x5e3978f83710_0;
    %store/vec4 v0x5e3978f83c90_0, 0, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5e3978f83e10_0, 0, 4;
    %jmp T_2.25;
T_2.20 ;
    %load/vec4 v0x5e3978f83710_0;
    %store/vec4 v0x5e3978f83c90_0, 0, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5e3978f83e10_0, 0, 4;
    %jmp T_2.25;
T_2.21 ;
    %load/vec4 v0x5e3978f83710_0;
    %store/vec4 v0x5e3978f83c90_0, 0, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5e3978f83e10_0, 0, 4;
    %jmp T_2.25;
T_2.22 ;
    %load/vec4 v0x5e3978f83710_0;
    %store/vec4 v0x5e3978f83c90_0, 0, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5e3978f83e10_0, 0, 4;
    %jmp T_2.25;
T_2.23 ;
    %load/vec4 v0x5e3978f83710_0;
    %store/vec4 v0x5e3978f83c90_0, 0, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5e3978f83e10_0, 0, 4;
    %jmp T_2.25;
T_2.24 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5e3978f835f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e3978f83e10_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e3978f83990_0, 0, 1;
    %jmp T_2.25;
T_2.25 ;
    %pop/vec4 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5e3978f85a80;
T_3 ;
    %wait E_0x5e3978f43670;
    %load/vec4 v0x5e3978f85d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5e3978f85dc0_0;
    %assign/vec4 v0x5e3978f85ee0_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5e3978f86030;
T_4 ;
    %wait E_0x5e3978f43670;
    %load/vec4 v0x5e3978f86360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5e3978f86420_0;
    %assign/vec4 v0x5e3978f864f0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5e3978f86670;
T_5 ;
    %wait E_0x5e3978f43670;
    %load/vec4 v0x5e3978f869c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5e3978f86a80_0;
    %assign/vec4 v0x5e3978f86be0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5e3978f86d60;
T_6 ;
    %wait E_0x5e3978f43670;
    %load/vec4 v0x5e3978f87020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5e3978f870e0_0;
    %assign/vec4 v0x5e3978f871b0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5e3978f87330;
T_7 ;
    %wait E_0x5e3978f43670;
    %load/vec4 v0x5e3978f875f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5e3978f876b0_0;
    %assign/vec4 v0x5e3978f87780_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5e3978f87900;
T_8 ;
    %wait E_0x5e3978f43670;
    %load/vec4 v0x5e3978f87c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5e3978f87cd0_0;
    %assign/vec4 v0x5e3978f87da0_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5e3978f87f20;
T_9 ;
    %wait E_0x5e3978f43670;
    %load/vec4 v0x5e3978f88230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5e3978f882f0_0;
    %assign/vec4 v0x5e3978f883c0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5e3978f88540;
T_10 ;
    %wait E_0x5e3978f43670;
    %load/vec4 v0x5e3978f88850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5e3978f88910_0;
    %assign/vec4 v0x5e3978f889e0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5e3978f47690;
T_11 ;
    %wait E_0x5e3978f43670;
    %load/vec4 v0x5e3978f5f950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x5e3978f5f010_0;
    %assign/vec4 v0x5e3978f5e750_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5e3978f81ea0;
T_12 ;
    %wait E_0x5e3978f43670;
    %load/vec4 v0x5e3978f2b760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5e3978f62ca0_0;
    %assign/vec4 v0x5e3978f820f0_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5e3978f84660;
T_13 ;
    %wait E_0x5e3978f84890;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5e3978f84a10_0;
    %parti/s 10, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e3978f84910_0, 0, 16;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5e3978f84b80;
T_14 ;
    %wait E_0x5e3978f84e90;
    %load/vec4 v0x5e3978f85850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5e3978f85790_0, 0, 16;
    %jmp T_14.11;
T_14.0 ;
    %load/vec4 v0x5e3978f85050_0;
    %store/vec4 v0x5e3978f85790_0, 0, 16;
    %jmp T_14.11;
T_14.1 ;
    %load/vec4 v0x5e3978f85120_0;
    %store/vec4 v0x5e3978f85790_0, 0, 16;
    %jmp T_14.11;
T_14.2 ;
    %load/vec4 v0x5e3978f85200_0;
    %store/vec4 v0x5e3978f85790_0, 0, 16;
    %jmp T_14.11;
T_14.3 ;
    %load/vec4 v0x5e3978f85330_0;
    %store/vec4 v0x5e3978f85790_0, 0, 16;
    %jmp T_14.11;
T_14.4 ;
    %load/vec4 v0x5e3978f85410_0;
    %store/vec4 v0x5e3978f85790_0, 0, 16;
    %jmp T_14.11;
T_14.5 ;
    %load/vec4 v0x5e3978f854f0_0;
    %store/vec4 v0x5e3978f85790_0, 0, 16;
    %jmp T_14.11;
T_14.6 ;
    %load/vec4 v0x5e3978f855d0_0;
    %store/vec4 v0x5e3978f85790_0, 0, 16;
    %jmp T_14.11;
T_14.7 ;
    %load/vec4 v0x5e3978f856b0_0;
    %store/vec4 v0x5e3978f85790_0, 0, 16;
    %jmp T_14.11;
T_14.8 ;
    %load/vec4 v0x5e3978f84fb0_0;
    %store/vec4 v0x5e3978f85790_0, 0, 16;
    %jmp T_14.11;
T_14.9 ;
    %load/vec4 v0x5e3978f84ed0_0;
    %store/vec4 v0x5e3978f85790_0, 0, 16;
    %jmp T_14.11;
T_14.11 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5e3978f88b60;
T_15 ;
    %wait E_0x5e3978f88db0;
    %load/vec4 v0x5e3978f88fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5e3978f890e0_0, 0, 16;
    %jmp T_15.5;
T_15.0 ;
    %load/vec4 v0x5e3978f88e30_0;
    %load/vec4 v0x5e3978f88f40_0;
    %add;
    %store/vec4 v0x5e3978f890e0_0, 0, 16;
    %jmp T_15.5;
T_15.1 ;
    %load/vec4 v0x5e3978f88e30_0;
    %load/vec4 v0x5e3978f88f40_0;
    %sub;
    %store/vec4 v0x5e3978f890e0_0, 0, 16;
    %jmp T_15.5;
T_15.2 ;
    %load/vec4 v0x5e3978f88e30_0;
    %load/vec4 v0x5e3978f88f40_0;
    %and;
    %inv;
    %store/vec4 v0x5e3978f890e0_0, 0, 16;
    %jmp T_15.5;
T_15.3 ;
    %load/vec4 v0x5e3978f88f40_0;
    %store/vec4 v0x5e3978f890e0_0, 0, 16;
    %jmp T_15.5;
T_15.5 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5e3978ef4140;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e3978f8acf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e3978f8ae30_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x5e3978ef4140;
T_17 ;
    %delay 1, 0;
    %load/vec4 v0x5e3978f8acf0_0;
    %nor/r;
    %store/vec4 v0x5e3978f8acf0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5e3978ef4140;
T_18 ;
    %vpi_call 2 11 "$dumpfile", "build/testeProcessador.vcd" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x5e3978ef4140;
T_19 ;
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5e3978ef4140 {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x5e3978ef4140;
T_20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5e3978f8ae30_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e3978f8ae30_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 40988, 0, 16;
    %store/vec4 v0x5e3978f8ad90_0, 0, 16;
    %delay 8, 0;
    %pushi/vec4 41994, 0, 16;
    %store/vec4 v0x5e3978f8ad90_0, 0, 16;
    %delay 8, 0;
    %pushi/vec4 8320, 0, 16;
    %store/vec4 v0x5e3978f8ad90_0, 0, 16;
    %delay 8, 0;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x5e3978f8ad90_0, 0, 16;
    %delay 8, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "testbench.v";
    "fonte/processor.v";
    "fonte/registrador.v";
    "fonte/unidControle.v";
    "fonte/decodificador.v";
    "fonte/decode_reg.v";
    "fonte/counter.v";
    "fonte/extensor_sinal.v";
    "fonte/multiplexador.v";
    "fonte/ULA.v";
