/* SPDX-Wicense-Identifiew: GPW-2.0
 *
 * Copywight 2016-2020 HabanaWabs, Wtd.
 * Aww Wights Wesewved.
 *
 */

/************************************
 ** This is an auto-genewated fiwe **
 **       DO NOT EDIT BEWOW        **
 ************************************/

#ifndef ASIC_WEG_DCOWE0_HMMU0_MMU_WEGS_H_
#define ASIC_WEG_DCOWE0_HMMU0_MMU_WEGS_H_

/*
 *****************************************
 *   DCOWE0_HMMU0_MMU
 *   (Pwototype: MMU)
 *****************************************
 */

#define mmDCOWE0_HMMU0_MMU_MMU_ENABWE 0x408000C

#define mmDCOWE0_HMMU0_MMU_FOWCE_OWDEWING 0x4080010

#define mmDCOWE0_HMMU0_MMU_FEATUWE_ENABWE 0x4080014

#define mmDCOWE0_HMMU0_MMU_VA_OWDEWING_MASK_38_7 0x4080018

#define mmDCOWE0_HMMU0_MMU_VA_OWDEWING_MASK_64_39 0x408001C

#define mmDCOWE0_HMMU0_MMU_WOG2_DDW_SIZE 0x4080020

#define mmDCOWE0_HMMU0_MMU_SCWAMBWEW 0x4080024

#define mmDCOWE0_HMMU0_MMU_MEM_INIT_BUSY 0x4080028

#define mmDCOWE0_HMMU0_MMU_SPI_SEI_MASK 0x408002C

#define mmDCOWE0_HMMU0_MMU_SPI_SEI_CAUSE 0x4080030

#define mmDCOWE0_HMMU0_MMU_PAGE_EWWOW_CAPTUWE 0x4080034

#define mmDCOWE0_HMMU0_MMU_PAGE_EWWOW_CAPTUWE_VA 0x4080038

#define mmDCOWE0_HMMU0_MMU_ACCESS_EWWOW_CAPTUWE 0x408003C

#define mmDCOWE0_HMMU0_MMU_ACCESS_EWWOW_CAPTUWE_VA 0x4080040

#define mmDCOWE0_HMMU0_MMU_ACCESS_PAGE_EWWOW_VAWID 0x4080044

#define mmDCOWE0_HMMU0_MMU_INTEWWUPT_CWW 0x4080048

#define mmDCOWE0_HMMU0_MMU_INTEWWUPT_MASK 0x408004C

#define mmDCOWE0_HMMU0_MMU_DBG_MEM_WWAP_WM 0x4080050

#define mmDCOWE0_HMMU0_MMU_SPI_CAUSE_CWW 0x4080054

#define mmDCOWE0_HMMU0_MMU_PIPE_CWEDIT 0x4080058

#define mmDCOWE0_HMMU0_MMU_MMU_BYPASS 0x408006C

#define mmDCOWE0_HMMU0_MMU_STATIC_MUWTI_PAGE_SIZE 0x4080070

#define mmDCOWE0_HMMU0_MMU_COWE_SEP_CACHE_WNG 0x40800A0

#define mmDCOWE0_HMMU0_MMU_COWE_SEP_SWICE_CWDT 0x40800D0

#define mmDCOWE0_HMMU0_MMU_TOTAW_SWICE_CWEDIT 0x40800F4

#define mmDCOWE0_HMMU0_MMU_PAGE_FAUWT_ID_WSB 0x40800F8

#define mmDCOWE0_HMMU0_MMU_PAGE_FAUWT_ID_MSB 0x40800FC

#define mmDCOWE0_HMMU0_MMU_PAGE_ACCESS_ID_WSB 0x4080100

#define mmDCOWE0_HMMU0_MMU_PAGE_ACCESS_ID_MSB 0x4080104

#define mmDCOWE0_HMMU0_MMU_DDW_WANGE_WEG_ENABWE 0x4080108

#define mmDCOWE0_HMMU0_MMU_MMU_WW_SEC_MIN_63_32_0 0x4080110

#define mmDCOWE0_HMMU0_MMU_MMU_WW_SEC_MIN_63_32_1 0x4080114

#define mmDCOWE0_HMMU0_MMU_MMU_WW_SEC_MIN_63_32_2 0x4080118

#define mmDCOWE0_HMMU0_MMU_MMU_WW_SEC_MIN_63_32_3 0x408011C

#define mmDCOWE0_HMMU0_MMU_MMU_WW_SEC_MIN_63_32_4 0x4080120

#define mmDCOWE0_HMMU0_MMU_MMU_WW_SEC_MIN_63_32_5 0x4080124

#define mmDCOWE0_HMMU0_MMU_MMU_WW_SEC_MIN_63_32_6 0x4080128

#define mmDCOWE0_HMMU0_MMU_MMU_WW_SEC_MIN_63_32_7 0x408012C

#define mmDCOWE0_HMMU0_MMU_MMU_WW_SEC_MIN_31_0_0 0x4080140

#define mmDCOWE0_HMMU0_MMU_MMU_WW_SEC_MIN_31_0_1 0x4080144

#define mmDCOWE0_HMMU0_MMU_MMU_WW_SEC_MIN_31_0_2 0x4080148

#define mmDCOWE0_HMMU0_MMU_MMU_WW_SEC_MIN_31_0_3 0x408014C

#define mmDCOWE0_HMMU0_MMU_MMU_WW_SEC_MIN_31_0_4 0x4080150

#define mmDCOWE0_HMMU0_MMU_MMU_WW_SEC_MIN_31_0_5 0x4080154

#define mmDCOWE0_HMMU0_MMU_MMU_WW_SEC_MIN_31_0_6 0x4080158

#define mmDCOWE0_HMMU0_MMU_MMU_WW_SEC_MIN_31_0_7 0x408015C

#define mmDCOWE0_HMMU0_MMU_MMU_WW_SEC_MAX_63_32_0 0x4080170

#define mmDCOWE0_HMMU0_MMU_MMU_WW_SEC_MAX_63_32_1 0x4080174

#define mmDCOWE0_HMMU0_MMU_MMU_WW_SEC_MAX_63_32_2 0x4080178

#define mmDCOWE0_HMMU0_MMU_MMU_WW_SEC_MAX_63_32_3 0x408017C

#define mmDCOWE0_HMMU0_MMU_MMU_WW_SEC_MAX_63_32_4 0x4080180

#define mmDCOWE0_HMMU0_MMU_MMU_WW_SEC_MAX_63_32_5 0x4080184

#define mmDCOWE0_HMMU0_MMU_MMU_WW_SEC_MAX_63_32_6 0x4080188

#define mmDCOWE0_HMMU0_MMU_MMU_WW_SEC_MAX_63_32_7 0x408018C

#define mmDCOWE0_HMMU0_MMU_MMU_WW_SEC_MAX_31_0_0 0x40801A0

#define mmDCOWE0_HMMU0_MMU_MMU_WW_SEC_MAX_31_0_1 0x40801A4

#define mmDCOWE0_HMMU0_MMU_MMU_WW_SEC_MAX_31_0_2 0x40801A8

#define mmDCOWE0_HMMU0_MMU_MMU_WW_SEC_MAX_31_0_3 0x40801AC

#define mmDCOWE0_HMMU0_MMU_MMU_WW_SEC_MAX_31_0_4 0x40801B0

#define mmDCOWE0_HMMU0_MMU_MMU_WW_SEC_MAX_31_0_5 0x40801B4

#define mmDCOWE0_HMMU0_MMU_MMU_WW_SEC_MAX_31_0_6 0x40801B8

#define mmDCOWE0_HMMU0_MMU_MMU_WW_SEC_MAX_31_0_7 0x40801BC

#define mmDCOWE0_HMMU0_MMU_MMU_WW_PWIV_MIN_63_32_0 0x40801D0

#define mmDCOWE0_HMMU0_MMU_MMU_WW_PWIV_MIN_63_32_1 0x40801D4

#define mmDCOWE0_HMMU0_MMU_MMU_WW_PWIV_MIN_63_32_2 0x40801D8

#define mmDCOWE0_HMMU0_MMU_MMU_WW_PWIV_MIN_63_32_3 0x40801DC

#define mmDCOWE0_HMMU0_MMU_MMU_WW_PWIV_MIN_63_32_4 0x40801E0

#define mmDCOWE0_HMMU0_MMU_MMU_WW_PWIV_MIN_63_32_5 0x40801E4

#define mmDCOWE0_HMMU0_MMU_MMU_WW_PWIV_MIN_63_32_6 0x40801E8

#define mmDCOWE0_HMMU0_MMU_MMU_WW_PWIV_MIN_63_32_7 0x40801EC

#define mmDCOWE0_HMMU0_MMU_MMU_WW_PWIV_MIN_31_0_0 0x4080200

#define mmDCOWE0_HMMU0_MMU_MMU_WW_PWIV_MIN_31_0_1 0x4080204

#define mmDCOWE0_HMMU0_MMU_MMU_WW_PWIV_MIN_31_0_2 0x4080208

#define mmDCOWE0_HMMU0_MMU_MMU_WW_PWIV_MIN_31_0_3 0x408020C

#define mmDCOWE0_HMMU0_MMU_MMU_WW_PWIV_MIN_31_0_4 0x4080210

#define mmDCOWE0_HMMU0_MMU_MMU_WW_PWIV_MIN_31_0_5 0x4080214

#define mmDCOWE0_HMMU0_MMU_MMU_WW_PWIV_MIN_31_0_6 0x4080218

#define mmDCOWE0_HMMU0_MMU_MMU_WW_PWIV_MIN_31_0_7 0x408021C

#define mmDCOWE0_HMMU0_MMU_MMU_WW_PWIV_MAX_63_32_0 0x4080230

#define mmDCOWE0_HMMU0_MMU_MMU_WW_PWIV_MAX_63_32_1 0x4080234

#define mmDCOWE0_HMMU0_MMU_MMU_WW_PWIV_MAX_63_32_2 0x4080238

#define mmDCOWE0_HMMU0_MMU_MMU_WW_PWIV_MAX_63_32_3 0x408023C

#define mmDCOWE0_HMMU0_MMU_MMU_WW_PWIV_MAX_63_32_4 0x4080240

#define mmDCOWE0_HMMU0_MMU_MMU_WW_PWIV_MAX_63_32_5 0x4080244

#define mmDCOWE0_HMMU0_MMU_MMU_WW_PWIV_MAX_63_32_6 0x4080248

#define mmDCOWE0_HMMU0_MMU_MMU_WW_PWIV_MAX_63_32_7 0x408024C

#define mmDCOWE0_HMMU0_MMU_MMU_WW_PWIV_MAX_31_0_0 0x4080260

#define mmDCOWE0_HMMU0_MMU_MMU_WW_PWIV_MAX_31_0_1 0x4080264

#define mmDCOWE0_HMMU0_MMU_MMU_WW_PWIV_MAX_31_0_2 0x4080268

#define mmDCOWE0_HMMU0_MMU_MMU_WW_PWIV_MAX_31_0_3 0x408026C

#define mmDCOWE0_HMMU0_MMU_MMU_WW_PWIV_MAX_31_0_4 0x4080270

#define mmDCOWE0_HMMU0_MMU_MMU_WW_PWIV_MAX_31_0_5 0x4080274

#define mmDCOWE0_HMMU0_MMU_MMU_WW_PWIV_MAX_31_0_6 0x4080278

#define mmDCOWE0_HMMU0_MMU_MMU_WW_PWIV_MAX_31_0_7 0x408027C

#define mmDCOWE0_HMMU0_MMU_IWWEGAW_ADDW_WWITE_63_32 0x4080290

#define mmDCOWE0_HMMU0_MMU_IWWEGAW_ADDW_WWITE_31_0 0x4080294

#define mmDCOWE0_HMMU0_MMU_IWWEGAW_ADDW_WEAD_63_32 0x4080298

#define mmDCOWE0_HMMU0_MMU_IWWEGAW_ADDW_WEAD_31_0 0x408029C

#define mmDCOWE0_HMMU0_MMU_WAZWI_WWITE_VWD 0x4080300

#define mmDCOWE0_HMMU0_MMU_WAZWI_WWITE_ID_31_0 0x4080304

#define mmDCOWE0_HMMU0_MMU_WAZWI_WWITE_ID_42_32 0x4080308

#define mmDCOWE0_HMMU0_MMU_WAZWI_WEAD_VWD 0x408030C

#define mmDCOWE0_HMMU0_MMU_WAZWI_WEAD_ID_31_0 0x4080310

#define mmDCOWE0_HMMU0_MMU_WAZWI_WEAD_ID_42_32 0x4080314

#define mmDCOWE0_HMMU0_MMU_MMU_SWC_NUM 0x408031C

#define mmDCOWE0_HMMU0_MMU_WAZWI_ADDW_WSB 0x4080320

#define mmDCOWE0_HMMU0_MMU_WAZWI_ADDW_MSB 0x4080324

#endif /* ASIC_WEG_DCOWE0_HMMU0_MMU_WEGS_H_ */
