

================================================================
== Vitis HLS Report for 'S2M_FormatLocalBuffer'
================================================================
* Date:           Fri Aug 13 09:10:05 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Data_Mover_S2MM
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_47_1  |     1024|     1024|         3|          2|          2|   512|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%br_ln47 = br void" [src/data_mover_s2mm.cpp:47]   --->   Operation 6 'br' 'br_ln47' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%indvars_iv5_i = phi i10 %add_ln47, void, i10 0, void %entry" [src/data_mover_s2mm.cpp:47]   --->   Operation 7 'phi' 'indvars_iv5_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.73ns)   --->   "%add_ln47 = add i10 %indvars_iv5_i, i10 1" [src/data_mover_s2mm.cpp:47]   --->   Operation 8 'add' 'add_ln47' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (1.77ns)   --->   "%icmp_ln47 = icmp_eq  i10 %indvars_iv5_i, i10 512" [src/data_mover_s2mm.cpp:47]   --->   Operation 9 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void, void %S2M_FormatLocalBuffer.exit" [src/data_mover_s2mm.cpp:47]   --->   Operation 11 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty_62 = trunc i10 %indvars_iv5_i" [src/data_mover_s2mm.cpp:47]   --->   Operation 12 'trunc' 'empty_62' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %empty_62, i2 0" [src/data_mover_s2mm.cpp:52]   --->   Operation 13 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln324 = zext i11 %shl_ln"   --->   Operation 14 'zext' 'zext_ln324' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%stream_elt_dma_buffer_V_addr = getelementptr i8 %stream_elt_dma_buffer_V, i32 0, i32 %zext_ln324"   --->   Operation 15 'getelementptr' 'stream_elt_dma_buffer_V_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (3.25ns)   --->   "%stream_elt_dma_buffer_V_load = load i11 %stream_elt_dma_buffer_V_addr"   --->   Operation 16 'load' 'stream_elt_dma_buffer_V_load' <Predicate = (!icmp_ln47)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%or_ln324 = or i11 %shl_ln, i11 1"   --->   Operation 17 'or' 'or_ln324' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln324_1 = zext i11 %or_ln324"   --->   Operation 18 'zext' 'zext_ln324_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%stream_elt_dma_buffer_V_addr_1 = getelementptr i8 %stream_elt_dma_buffer_V, i32 0, i32 %zext_ln324_1"   --->   Operation 19 'getelementptr' 'stream_elt_dma_buffer_V_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (3.25ns)   --->   "%stream_elt_dma_buffer_V_load_1 = load i11 %stream_elt_dma_buffer_V_addr_1"   --->   Operation 20 'load' 'stream_elt_dma_buffer_V_load_1' <Predicate = (!icmp_ln47)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 21 [1/2] (3.25ns)   --->   "%stream_elt_dma_buffer_V_load = load i11 %stream_elt_dma_buffer_V_addr"   --->   Operation 21 'load' 'stream_elt_dma_buffer_V_load' <Predicate = (!icmp_ln47)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_3 : Operation 22 [1/2] (3.25ns)   --->   "%stream_elt_dma_buffer_V_load_1 = load i11 %stream_elt_dma_buffer_V_addr_1"   --->   Operation 22 'load' 'stream_elt_dma_buffer_V_load_1' <Predicate = (!icmp_ln47)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%or_ln324_1 = or i11 %shl_ln, i11 2"   --->   Operation 23 'or' 'or_ln324_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln324_2 = zext i11 %or_ln324_1"   --->   Operation 24 'zext' 'zext_ln324_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%stream_elt_dma_buffer_V_addr_2 = getelementptr i8 %stream_elt_dma_buffer_V, i32 0, i32 %zext_ln324_2"   --->   Operation 25 'getelementptr' 'stream_elt_dma_buffer_V_addr_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (3.25ns)   --->   "%stream_elt_dma_buffer_V_load_2 = load i11 %stream_elt_dma_buffer_V_addr_2"   --->   Operation 26 'load' 'stream_elt_dma_buffer_V_load_2' <Predicate = (!icmp_ln47)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%or_ln324_2 = or i11 %shl_ln, i11 3"   --->   Operation 27 'or' 'or_ln324_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln324_3 = zext i11 %or_ln324_2"   --->   Operation 28 'zext' 'zext_ln324_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%stream_elt_dma_buffer_V_addr_3 = getelementptr i8 %stream_elt_dma_buffer_V, i32 0, i32 %zext_ln324_3"   --->   Operation 29 'getelementptr' 'stream_elt_dma_buffer_V_addr_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (3.25ns)   --->   "%stream_elt_dma_buffer_V_load_3 = load i11 %stream_elt_dma_buffer_V_addr_3"   --->   Operation 30 'load' 'stream_elt_dma_buffer_V_load_3' <Predicate = (!icmp_ln47)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_12"   --->   Operation 31 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3"   --->   Operation 32 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%indvars_iv5_cast_cast6_i = zext i9 %empty_62" [src/data_mover_s2mm.cpp:47]   --->   Operation 33 'zext' 'indvars_iv5_cast_cast6_i' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 34 [1/2] (3.25ns)   --->   "%stream_elt_dma_buffer_V_load_2 = load i11 %stream_elt_dma_buffer_V_addr_2"   --->   Operation 34 'load' 'stream_elt_dma_buffer_V_load_2' <Predicate = (!icmp_ln47)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_4 : Operation 35 [1/2] (3.25ns)   --->   "%stream_elt_dma_buffer_V_load_3 = load i11 %stream_elt_dma_buffer_V_addr_3"   --->   Operation 35 'load' 'stream_elt_dma_buffer_V_load_3' <Predicate = (!icmp_ln47)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_3_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %stream_elt_dma_buffer_V_load_3, i8 %stream_elt_dma_buffer_V_load_2, i8 %stream_elt_dma_buffer_V_load_1, i8 %stream_elt_dma_buffer_V_load"   --->   Operation 36 'bitconcatenate' 'p_Result_3_i' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%axi_elt_dma_buffer_V_addr = getelementptr i32 %axi_elt_dma_buffer_V, i32 0, i32 %indvars_iv5_cast_cast6_i"   --->   Operation 37 'getelementptr' 'axi_elt_dma_buffer_V_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (3.25ns)   --->   "%store_ln329 = store i32 %p_Result_3_i, i9 %axi_elt_dma_buffer_V_addr"   --->   Operation 38 'store' 'store_ln329' <Predicate = (!icmp_ln47)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln47 = br void" [src/data_mover_s2mm.cpp:47]   --->   Operation 39 'br' 'br_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln47 = ret" [src/data_mover_s2mm.cpp:47]   --->   Operation 40 'ret' 'ret_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvars_iv5_i', src/data_mover_s2mm.cpp:47) with incoming values : ('add_ln47', src/data_mover_s2mm.cpp:47) [7]  (1.59 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('indvars_iv5_i', src/data_mover_s2mm.cpp:47) with incoming values : ('add_ln47', src/data_mover_s2mm.cpp:47) [7]  (0 ns)
	'getelementptr' operation ('stream_elt_dma_buffer_V_addr') [19]  (0 ns)
	'load' operation ('stream_elt_dma_buffer_V_load') on array 'stream_elt_dma_buffer_V' [20]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('stream_elt_dma_buffer_V_load') on array 'stream_elt_dma_buffer_V' [20]  (3.25 ns)

 <State 4>: 6.51ns
The critical path consists of the following:
	'load' operation ('stream_elt_dma_buffer_V_load_2') on array 'stream_elt_dma_buffer_V' [28]  (3.25 ns)
	'store' operation ('store_ln329') of variable 'p_Result_3_i' on array 'axi_elt_dma_buffer_V' [35]  (3.25 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
