<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス PageFault</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="namespaceX86ISA.html">X86ISA</a>::<a class="el" href="classX86ISA_1_1PageFault.html">PageFault</a>
  </div>
</div>
<div class="contents">
<h1>クラス PageFault</h1><!-- doxytag: class="X86ISA::PageFault" --><!-- doxytag: inherits="X86ISA::X86Fault" -->
<p><code>#include &lt;<a class="el" href="arch_2x86_2faults_8hh_source.html">faults.hh</a>&gt;</code></p>
<div class="dynheader">
PageFaultに対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classX86ISA_1_1PageFault.gif" usemap="#PageFault_map" alt=""/>
  <map id="PageFault_map" name="PageFault_map">
<area href="classX86ISA_1_1X86Fault.html" alt="X86Fault" shape="rect" coords="0,168,91,192"/>
<area href="classX86ISA_1_1X86FaultBase.html" alt="X86FaultBase" shape="rect" coords="0,112,91,136"/>
<area href="classFaultBase.html" alt="FaultBase" shape="rect" coords="0,56,91,80"/>
<area href="classRefCounted.html" alt="RefCounted" shape="rect" coords="0,0,91,24"/>
</map>
 </div>
</div>

<p><a href="classX86ISA_1_1PageFault-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1PageFault.html#abf9b5f62d8dedad4159f6f999492af6e">PageFault</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> _addr, <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> _errorCode)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1PageFault.html#aab0051d707e5450feb339851a04285e5">PageFault</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> _addr, bool <a class="el" href="namespaceX86ISA.html#a2c4bc7438a48bd4bbdd7ed9b629a6ec6">present</a>, <a class="el" href="classBaseTLB.html#a46c8a310cf4c094f8c80e1cb8dc1f911">BaseTLB::Mode</a> mode, bool <a class="el" href="classX86ISA_1_1PageFault.html#adc1042328d36e83e5c72a380f2c97697">user</a>, bool <a class="el" href="classX86ISA_1_1PageFault.html#a5858891cfed455f1cea3c680b8adefad">reserved</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1PageFault.html#a2bd783b42262278d41157d428e1f8d6f">invoke</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="classRefCountingPtr.html">StaticInstPtr</a> inst=<a class="el" href="classStaticInst.html#aa793d9793af735f09096369fb17567b6">StaticInst::nullStaticInstPtr</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual std::string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1PageFault.html#a1d7f1c12bd9a77eda766e6e8dca31e50">describe</a> () const </td></tr>
<tr><td colspan="2"><h2>Protected メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1PageFault.html#a8b746ff214278bd3ab8d35330ebbbf71">BitUnion32</a> (PageFaultErrorCode) Bitfield&lt; 0 &gt; <a class="el" href="namespaceX86ISA.html#a2c4bc7438a48bd4bbdd7ed9b629a6ec6">present</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1PageFault.html#a02b72810071333f2a5f8d3ea7538add6">EndBitUnion</a> (PageFaultErrorCode) <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a></td></tr>
<tr><td colspan="2"><h2>Protected 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 1 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1PageFault.html#afbbfc21831d777494ed9d797bd9870a1">write</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 2 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1PageFault.html#adc1042328d36e83e5c72a380f2c97697">user</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 3 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1PageFault.html#a5858891cfed455f1cea3c680b8adefad">reserved</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bitfield&lt; 4 &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1PageFault.html#adc843c49c832b796abd2f483d4fd45cc">fetch</a></td></tr>
</table>
<hr/><h2>コンストラクタとデストラクタ</h2>
<a class="anchor" id="abf9b5f62d8dedad4159f6f999492af6e"></a><!-- doxytag: member="X86ISA::PageFault::PageFault" ref="abf9b5f62d8dedad4159f6f999492af6e" args="(Addr _addr, uint32_t _errorCode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classX86ISA_1_1PageFault.html">PageFault</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td>
          <td class="paramname"> <em>_errorCode</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00317"></a>00317                                                    :
<a name="l00318"></a>00318             <a class="code" href="classX86ISA_1_1X86Fault.html#a19b766538cd8ae6fb9a7d9d79a08d009">X86Fault</a>(<span class="stringliteral">&quot;Page-Fault&quot;</span>, <span class="stringliteral">&quot;#PF&quot;</span>, 14, _errorCode), <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>(_addr)
<a name="l00319"></a>00319         {}

</pre></div></p>

</div>
</div>
<a class="anchor" id="aab0051d707e5450feb339851a04285e5"></a><!-- doxytag: member="X86ISA::PageFault::PageFault" ref="aab0051d707e5450feb339851a04285e5" args="(Addr _addr, bool present, BaseTLB::Mode mode, bool user, bool reserved)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classX86ISA_1_1PageFault.html">PageFault</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>present</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB.html#a46c8a310cf4c094f8c80e1cb8dc1f911">BaseTLB::Mode</a>&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>user</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>reserved</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00322"></a>00322                                           :
<a name="l00323"></a>00323             <a class="code" href="classX86ISA_1_1X86Fault.html#a19b766538cd8ae6fb9a7d9d79a08d009">X86Fault</a>(<span class="stringliteral">&quot;Page-Fault&quot;</span>, <span class="stringliteral">&quot;#PF&quot;</span>, 14, 0), <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>(_addr)
<a name="l00324"></a>00324         {
<a name="l00325"></a>00325             PageFaultErrorCode code = 0;
<a name="l00326"></a>00326             code.present = <a class="code" href="namespaceX86ISA.html#a2c4bc7438a48bd4bbdd7ed9b629a6ec6">present</a>;
<a name="l00327"></a>00327             code.write = (<a class="code" href="namespaceArmISA.html#a5f3b9b97eb2dfa29d33e74878455f90d">mode</a> == <a class="code" href="classBaseTLB.html#a46c8a310cf4c094f8c80e1cb8dc1f911aa56670174817e3fed92bfd8182d7c0d1">BaseTLB::Write</a>);
<a name="l00328"></a>00328             code.user = <a class="code" href="classX86ISA_1_1PageFault.html#adc1042328d36e83e5c72a380f2c97697">user</a>;
<a name="l00329"></a>00329             code.reserved = <a class="code" href="classX86ISA_1_1PageFault.html#a5858891cfed455f1cea3c680b8adefad">reserved</a>;
<a name="l00330"></a>00330             code.fetch = (<a class="code" href="namespaceArmISA.html#a5f3b9b97eb2dfa29d33e74878455f90d">mode</a> == <a class="code" href="classBaseTLB.html#a46c8a310cf4c094f8c80e1cb8dc1f911a31b7313c05d32519f3869a3de8be95e6">BaseTLB::Execute</a>);
<a name="l00331"></a>00331             <a class="code" href="classX86ISA_1_1X86FaultBase.html#a0569d3106ee8c4c5e61fcbf93f13379d">errorCode</a> = code;
<a name="l00332"></a>00332         }

</pre></div></p>

</div>
</div>
<hr/><h2>関数</h2>
<a class="anchor" id="a8b746ff214278bd3ab8d35330ebbbf71"></a><!-- doxytag: member="X86ISA::PageFault::BitUnion32" ref="a8b746ff214278bd3ab8d35330ebbbf71" args="(PageFaultErrorCode) Bitfield&lt; 0 &gt; present" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BitUnion32 </td>
          <td>(</td>
          <td class="paramtype">PageFaultErrorCode&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d7f1c12bd9a77eda766e6e8dca31e50"></a><!-- doxytag: member="X86ISA::PageFault::describe" ref="a1d7f1c12bd9a77eda766e6e8dca31e50" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::string describe </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classX86ISA_1_1X86FaultBase.html#a1d7f1c12bd9a77eda766e6e8dca31e50">X86FaultBase</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00166"></a>00166     {
<a name="l00167"></a>00167         std::stringstream <a class="code" href="namespaceArmISA.html#a947232c56fc3fcfcef3ee43afafcc4a6">ss</a>;
<a name="l00168"></a>00168         <a class="code" href="cprintf_8hh.html#ab172c0b086575bda3d04daee7df17da1">ccprintf</a>(ss, <span class="stringliteral">&quot;%s at %#x&quot;</span>, <a class="code" href="classX86ISA_1_1X86FaultBase.html#a1d7f1c12bd9a77eda766e6e8dca31e50">X86FaultBase::describe</a>(), <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>);
<a name="l00169"></a>00169         <span class="keywordflow">return</span> ss.str();
<a name="l00170"></a>00170     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a02b72810071333f2a5f8d3ea7538add6"></a><!-- doxytag: member="X86ISA::PageFault::EndBitUnion" ref="a02b72810071333f2a5f8d3ea7538add6" args="(PageFaultErrorCode) Addr addr" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EndBitUnion </td>
          <td>(</td>
          <td class="paramtype">PageFaultErrorCode&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2bd783b42262278d41157d428e1f8d6f"></a><!-- doxytag: member="X86ISA::PageFault::invoke" ref="a2bd783b42262278d41157d428e1f8d6f" args="(ThreadContext *tc, StaticInstPtr inst=StaticInst::nullStaticInstPtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void invoke </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">StaticInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em> = <code><a class="el" href="classStaticInst.html#aa793d9793af735f09096369fb17567b6">StaticInst::nullStaticInstPtr</a></code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classX86ISA_1_1X86FaultBase.html#a2bd783b42262278d41157d428e1f8d6f">X86FaultBase</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00136"></a>00136     {
<a name="l00137"></a>00137         <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {
<a name="l00138"></a>00138             HandyM5Reg m5reg = tc-&gt;<a class="code" href="classThreadContext.html#a93c9c97261cb7289d5976b8222f70c4c">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67a82930abd37514e1c9a8ca58861ae5fe5">MISCREG_M5_REG</a>);
<a name="l00139"></a>00139             <a class="code" href="classX86ISA_1_1PageFault.html#a2bd783b42262278d41157d428e1f8d6f">X86FaultBase::invoke</a>(tc);
<a name="l00140"></a>00140             <span class="comment">/*</span>
<a name="l00141"></a>00141 <span class="comment">             * If something bad happens while trying to enter the page fault</span>
<a name="l00142"></a>00142 <span class="comment">             * handler, I&apos;m pretty sure that&apos;s a double fault and then all</span>
<a name="l00143"></a>00143 <span class="comment">             * bets are off. That means it should be safe to update this</span>
<a name="l00144"></a>00144 <span class="comment">             * state now.</span>
<a name="l00145"></a>00145 <span class="comment">             */</span>
<a name="l00146"></a>00146             <span class="keywordflow">if</span> (m5reg.mode == LongMode) {
<a name="l00147"></a>00147                 tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67aed4bea15f26a11939c4db2e18405c375">MISCREG_CR2</a>, <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>);
<a name="l00148"></a>00148             } <span class="keywordflow">else</span> {
<a name="l00149"></a>00149                 tc-&gt;<a class="code" href="classThreadContext.html#a074166dc2fe3c4aea3ad588ed9883c51">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a1e522017e015d4c7efd6b2360143aa67aed4bea15f26a11939c4db2e18405c375">MISCREG_CR2</a>, (<a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)<a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>);
<a name="l00150"></a>00150             }
<a name="l00151"></a>00151         } <span class="keywordflow">else</span> {
<a name="l00152"></a>00152             PageFaultErrorCode code = <a class="code" href="classX86ISA_1_1X86FaultBase.html#a0569d3106ee8c4c5e61fcbf93f13379d">errorCode</a>;
<a name="l00153"></a>00153             <span class="keyword">const</span> <span class="keywordtype">char</span> *modeStr = <span class="stringliteral">&quot;&quot;</span>;
<a name="l00154"></a>00154             <span class="keywordflow">if</span> (code.fetch)
<a name="l00155"></a>00155                 modeStr = <span class="stringliteral">&quot;execute&quot;</span>;
<a name="l00156"></a>00156             <span class="keywordflow">else</span> <span class="keywordflow">if</span> (code.write)
<a name="l00157"></a>00157                 modeStr = <span class="stringliteral">&quot;write&quot;</span>;
<a name="l00158"></a>00158             <span class="keywordflow">else</span>
<a name="l00159"></a>00159                 modeStr = <span class="stringliteral">&quot;read&quot;</span>;
<a name="l00160"></a>00160             <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Tried to %s unmapped address %#x.\n&quot;</span>, modeStr, <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>);
<a name="l00161"></a>00161         }
<a name="l00162"></a>00162     }
</pre></div></p>

</div>
</div>
<hr/><h2>変数</h2>
<a class="anchor" id="adc843c49c832b796abd2f483d4fd45cc"></a><!-- doxytag: member="X86ISA::PageFault::fetch" ref="adc843c49c832b796abd2f483d4fd45cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;4&gt; <a class="el" href="classX86ISA_1_1PageFault.html#adc843c49c832b796abd2f483d4fd45cc">fetch</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5858891cfed455f1cea3c680b8adefad"></a><!-- doxytag: member="X86ISA::PageFault::reserved" ref="a5858891cfed455f1cea3c680b8adefad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;3&gt; <a class="el" href="classX86ISA_1_1PageFault.html#a5858891cfed455f1cea3c680b8adefad">reserved</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="adc1042328d36e83e5c72a380f2c97697"></a><!-- doxytag: member="X86ISA::PageFault::user" ref="adc1042328d36e83e5c72a380f2c97697" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;2&gt; <a class="el" href="classX86ISA_1_1PageFault.html#adc1042328d36e83e5c72a380f2c97697">user</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afbbfc21831d777494ed9d797bd9870a1"></a><!-- doxytag: member="X86ISA::PageFault::write" ref="afbbfc21831d777494ed9d797bd9870a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bitfield&lt;1&gt; <a class="el" href="classX86ISA_1_1PageFault.html#afbbfc21831d777494ed9d797bd9870a1">write</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>arch/x86/<a class="el" href="arch_2x86_2faults_8hh_source.html">faults.hh</a></li>
<li>arch/x86/<a class="el" href="arch_2x86_2faults_8cc.html">faults.cc</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
