#[doc = "Register `DMA1_ITRIG_ENA_CLR` writer"]
pub type W = crate::W<Dma1ItrigEnaClrSpec>;
#[doc = "Field `CLR` writer - Write : If bit #i = 1, bit #i in DMA1_ITRIG_ENA register is reset to 0; if bit #i = 0 , no change in DMA1_ITRIG_ENA register"]
pub type ClrW<'a, REG> = crate::FieldWriter<'a, REG, 15, u16>;
impl W {
    #[doc = "Bits 0:14 - Write : If bit #i = 1, bit #i in DMA1_ITRIG_ENA register is reset to 0; if bit #i = 0 , no change in DMA1_ITRIG_ENA register"]
    #[inline(always)]
    pub fn clr(&mut self) -> ClrW<Dma1ItrigEnaClrSpec> {
        ClrW::new(self, 0)
    }
}
#[doc = "Clear one or several bits in DMA1_ITRIG_ENA register\n\nYou can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dma1_itrig_ena_clr::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Dma1ItrigEnaClrSpec;
impl crate::RegisterSpec for Dma1ItrigEnaClrSpec {
    type Ux = u32;
}
#[doc = "`write(|w| ..)` method takes [`dma1_itrig_ena_clr::W`](W) writer structure"]
impl crate::Writable for Dma1ItrigEnaClrSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets DMA1_ITRIG_ENA_CLR to value 0"]
impl crate::Resettable for Dma1ItrigEnaClrSpec {
    const RESET_VALUE: u32 = 0;
}
