INFO-FLOW: Workspace /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1 opened at Thu Oct 19 11:49:42 CST 2023
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
Execute       create_platform xcu250-figd2104-2L-e -board  
DBG:HLSDevice: Trying to load device library: /users/cad/xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /users/cad/xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
Command       create_platform done; 3.14 sec.
Execute       source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.25 sec.
Execute     create_clock -period 50 
INFO: [HLS 200-1510] Running: create_clock -period 50 
Execute       ap_set_clock -name default -period 50 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 3.06 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 12.59 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 11.57 seconds. CPU system time: 0.82 seconds. Elapsed time: 12.59 seconds; current allocated memory: 0.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.172 MB.
INFO: [HLS 200-10] Analyzing design file 'kernel_attention.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling kernel_attention.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang kernel_attention.cpp -foptimization-record-file=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /users/cad/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.pp.0.cpp -hls-platform-db-name=/users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.cpp.clang.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.cpp.clang.err.log 
Command         ap_eval done; 0.15 sec.
WARNING: [HLS 207-997] '/*' within block comment (kernel_attention.cpp:437:9)
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top kernel_attention -name=kernel_attention 
Execute         source /users/cad/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /users/cad/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.pp.0.cpp -hls-platform-db-name=/users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/clang.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 2.36 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.pp.0.cpp std=gnu++14 -target fpga  -directive=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/.systemc_flag -fix-errors /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.41 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.pp.0.cpp std=gnu++14 -target fpga  -directive=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/all.directive.json -fix-errors /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.64 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.47 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.pp.0.cpp.clang-tidy.loop-label.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 4.68 sec.
Execute           source /users/cad/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 5.19 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 2.32 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.bc -hls-platform-db-name=/users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.pp.0.cpp.clang.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.pp.0.cpp.clang.err.log 
Command         ap_eval done; 2.4 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.71 seconds. CPU system time: 1.34 seconds. Elapsed time: 20.25 seconds; current allocated memory: 776.172 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.0.bc -args  "/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.g.bc"  
Execute           ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.g.bc -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.0.bc > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.1.lower.bc > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.2.m1.bc > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.54 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.54 sec.
Execute         run_link_or_opt -opt -out /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_attention -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_attention -reflow-float-conversion -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 1.12 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.12 sec.
Execute         run_link_or_opt -out /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.4.m2.bc > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.5 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.51 sec.
Execute         run_link_or_opt -opt -out /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_attention 
Execute           ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_attention -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.49 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.49 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
Execute         get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /users/cad/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=kernel_attention -mllvm -hls-db-dir -mllvm /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_5376.000000_DSP_12288.000000_FF_3456000.000000_LUT_1728000.000000_SLICE_216000.000000_SLR_4.000000_URAM_1280.000000 > /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 5.13 sec.
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.139.149.159.169.179.189.199.209.278.288)' into 'fp_struct<double>::to_double() const (.136.146.156.166.176.186.196.206.275.285)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.136.146.156.166.176.186.196.206.275.285)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow' into 'compute_softmax(float*, float*, int*)' (kernel_attention.cpp:220:0)
INFO: [HLS 214-178] Inlining function 'BatchNorm(float*, float*, int*, float*, float*, float*, float*)' into 'kernel_attention' (kernel_attention.cpp:633:0)
INFO: [HLS 214-178] Inlining function 'pad_f(float*, float*, int*, int*)' into 'kernel_attention' (kernel_attention.cpp:633:0)
INFO: [HLS 214-178] Inlining function 'rearrangeX(float*, float*, int*)' into 'kernel_attention' (kernel_attention.cpp:633:0)
INFO: [HLS 214-178] Inlining function 'compute_softmax(float*, float*, int*)' into 'kernel_attention' (kernel_attention.cpp:633:0)
INFO: [HLS 214-178] Inlining function 'rearrangeX2(float*, float*, int*)' into 'kernel_attention' (kernel_attention.cpp:633:0)
INFO: [HLS 214-178] Inlining function 'rearrangeQKX(float*, float*, int*)' into 'kernel_attention' (kernel_attention.cpp:633:0)
INFO: [HLS 214-178] Inlining function 'compute_act(float*, float*, int*, int)' into 'kernel_attention' (kernel_attention.cpp:633:0)
INFO: [HLS 214-178] Inlining function 'rearrangeX3(float*, float*, int*)' into 'kernel_attention' (kernel_attention.cpp:633:0)
INFO: [HLS 214-178] Inlining function 'store_result(float*, float*, int*)' into 'kernel_attention' (kernel_attention.cpp:633:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_584_3'(kernel_attention.cpp:584:35) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention.cpp:584:35)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_584_3'(kernel_attention.cpp:584:35) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention.cpp:584:35)
INFO: [HLS 214-115] Multiple burst reads of length 3920 and bit width 32 in loop 'VITIS_LOOP_41_2'(kernel_attention.cpp:41:30) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention.cpp:41:30)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_206_3'(kernel_attention.cpp:206:35) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention.cpp:206:35)
INFO: [HLS 214-115] Multiple burst reads of length 15680 and bit width 32 in loop 'VITIS_LOOP_371_2'(kernel_attention.cpp:371:27) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention.cpp:371:27)
INFO: [HLS 214-115] Multiple burst writes of length 15680 and bit width 32 in loop 'VITIS_LOOP_371_2'(kernel_attention.cpp:371:27) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention.cpp:371:27)
INFO: [HLS 214-115] Multiple burst reads of length 15680 and bit width 32 in loop 'VITIS_LOOP_17_2'(kernel_attention.cpp:17:26) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention.cpp:17:26)
INFO: [HLS 214-115] Multiple burst writes of length 15680 and bit width 32 in loop 'VITIS_LOOP_17_2'(kernel_attention.cpp:17:26) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention.cpp:17:26)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 32 in loop 'VITIS_LOOP_84_4'(kernel_attention.cpp:84:34) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention.cpp:84:34)
INFO: [HLS 214-115] Multiple burst writes of length 38416 and bit width 32 in loop 'VITIS_LOOP_230_1'(kernel_attention.cpp:230:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention.cpp:230:23)
INFO: [HLS 214-115] Multiple burst reads of length 15680 and bit width 32 in loop 'VITIS_LOOP_110_1'(kernel_attention.cpp:110:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention.cpp:110:23)
INFO: [HLS 214-115] Multiple burst reads of length 15680 and bit width 32 in loop 'VITIS_LOOP_177_1'(kernel_attention.cpp:177:23) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention.cpp:177:23)
INFO: [HLS 214-115] Multiple burst reads of length 47040 and bit width 32 in loop 'VITIS_LOOP_511_1'(kernel_attention.cpp:511:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention.cpp:511:27)
INFO: [HLS 214-115] Multiple burst reads of length 47040 and bit width 32 in loop 'VITIS_LOOP_146_2'(kernel_attention.cpp:146:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention.cpp:146:27)
INFO: [HLS 214-115] Multiple burst reads of length 47040 and bit width 32 in loop 'VITIS_LOOP_268_2'(kernel_attention.cpp:268:27) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention.cpp:268:27)
INFO: [HLS 214-115] Multiple burst writes of length 47040 and bit width 32 in loop 'VITIS_LOOP_268_2'(kernel_attention.cpp:268:27) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_attention.cpp:268:27)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.48 seconds. CPU system time: 0.93 seconds. Elapsed time: 11.43 seconds; current allocated memory: 776.172 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.172 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel_attention -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.0.bc -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.59 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.46 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.91 seconds; current allocated memory: 840.172 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.1.bc -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
Command           transform done; 0.68 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.2.prechk.bc -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.53 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.98 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.23 seconds; current allocated memory: 1.008 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.g.1.bc to /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.o.1.bc -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_47_5' (kernel_attention.cpp:47) in function 'get_qk' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_584_3' (kernel_attention.cpp:584) in function 'compute_skip' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_207_4' (kernel_attention.cpp:201) in function 'compute_multiplication' automatically.
INFO: [XFORM 203-510] Pipelining loop 'In_Channel' (kernel_attention.cpp:300) in function 'DW_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_375_4' (kernel_attention.cpp:375) in function 'kernel_attention' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_4' (kernel_attention.cpp:19) in function 'kernel_attention' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_3' (kernel_attention.cpp:82) in function 'kernel_attention' automatically.
INFO: [XFORM 203-510] Pipelining loop 'count_sum' (kernel_attention.cpp:234) in function 'kernel_attention' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_118_5' (kernel_attention.cpp:118) in function 'kernel_attention' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_184_5' (kernel_attention.cpp:184) in function 'kernel_attention' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_517_4' (kernel_attention.cpp:517) in function 'kernel_attention' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_154_6' (kernel_attention.cpp:154) in function 'kernel_attention' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_270_4' (kernel_attention.cpp:270) in function 'kernel_attention' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_82_3' (kernel_attention.cpp:82) in function 'kernel_attention' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'count_sum' (kernel_attention.cpp:234) in function 'kernel_attention' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_84_4' (kernel_attention.cpp:84) in function 'kernel_attention' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_86_5' (kernel_attention.cpp:86) in function 'kernel_attention' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_88_6' (kernel_attention.cpp:88) in function 'kernel_attention' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_236_4' (kernel_attention.cpp:227) in function 'kernel_attention' completely with a factor of 49.
INFO: [XFORM 203-102] Partitioning array 'skip2_num' automatically.
INFO: [XFORM 203-102] Partitioning array 'skip1_num' automatically.
INFO: [XFORM 203-102] Partitioning array 'shape2_para' automatically.
INFO: [XFORM 203-102] Partitioning array 'shape1_para' automatically.
INFO: [XFORM 203-102] Partitioning array 'mul2_num' automatically.
INFO: [XFORM 203-102] Partitioning array 'mul1_num' automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2_para' automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1_para' automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 7 for loop 'VITIS_LOOP_584_3' in function 'compute_skip'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 7 for loop 'VITIS_LOOP_584_3' in function 'compute_skip'.
Command           transform done; 1.31 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.o.1.tmp.bc -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 49 for loop 'VITIS_LOOP_206_3' in function 'compute_multiplication'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 20 for loop 'VITIS_LOOP_206_3' in function 'compute_multiplication'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<double>'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'kernel_attention' (kernel_attention.cpp:608)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'get_qk' (kernel_attention.cpp:37:42)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'DW_conv' (kernel_attention.cpp:280)...7 expression(s) balanced.
Command           transform done; 0.83 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.61 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.22 seconds; current allocated memory: 1.133 GB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.o.2.bc -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_373_3' (kernel_attention.cpp:373:40) in function 'kernel_attention'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_371_2' (kernel_attention.cpp:371:36) in function 'kernel_attention' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_3' (kernel_attention.cpp:18:38) in function 'kernel_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_2' (kernel_attention.cpp:17:34) in function 'kernel_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_2' (kernel_attention.cpp:80:35) in function 'kernel_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_232_3' (kernel_attention.cpp:232:40) in function 'kernel_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_231_2' (kernel_attention.cpp:231:35) in function 'kernel_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_230_1' (kernel_attention.cpp:230:31) in function 'kernel_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_116_4' (kernel_attention.cpp:116:44) in function 'kernel_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_114_3' (kernel_attention.cpp:114:40) in function 'kernel_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_112_2' (kernel_attention.cpp:112:36) in function 'kernel_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_110_1' (kernel_attention.cpp:110:32) in function 'kernel_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_183_4' (kernel_attention.cpp:183:44) in function 'kernel_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_3' (kernel_attention.cpp:181:40) in function 'kernel_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_179_2' (kernel_attention.cpp:179:36) in function 'kernel_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_177_1' (kernel_attention.cpp:177:32) in function 'kernel_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_515_3' (kernel_attention.cpp:515:44) in function 'kernel_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_513_2' (kernel_attention.cpp:513:40) in function 'kernel_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_511_1' (kernel_attention.cpp:511:36) in function 'kernel_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_152_5' (kernel_attention.cpp:152:48) in function 'kernel_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_150_4' (kernel_attention.cpp:150:44) in function 'kernel_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_148_3' (kernel_attention.cpp:148:40) in function 'kernel_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_146_2' (kernel_attention.cpp:146:36) in function 'kernel_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_269_3' (kernel_attention.cpp:269:39) in function 'kernel_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_268_2' (kernel_attention.cpp:268:35) in function 'kernel_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_4' (kernel_attention.cpp:45:47) in function 'get_qk'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_3' (kernel_attention.cpp:43:43) in function 'get_qk'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_2' (kernel_attention.cpp:41:39) in function 'get_qk'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_1' (kernel_attention.cpp:39:32) in function 'get_qk'.
INFO: [XFORM 203-541] Flattening a loop nest 'init_in' (kernel_attention.cpp:37:11) in function 'get_qk'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_582_2' (kernel_attention.cpp:582:40) in function 'compute_skip'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_580_1' (kernel_attention.cpp:580:36) in function 'compute_skip'.
INFO: [XFORM 203-541] Flattening a loop nest 'Skip' (kernel_attention.cpp:578:14) in function 'compute_skip'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_206_3' (kernel_attention.cpp:206:43) in function 'compute_multiplication' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_205_2' (kernel_attention.cpp:205:39) in function 'compute_multiplication' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_204_1' (kernel_attention.cpp:204:35) in function 'compute_multiplication'.
INFO: [XFORM 203-541] Flattening a loop nest 'execute' (kernel_attention.cpp:203:13) in function 'compute_multiplication'.
WARNING: [HLS 200-960] Cannot flatten loop 'Output_Channel' (kernel_attention.cpp:324:29) in function 'DW_conv' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Kernel_Col' (kernel_attention.cpp:317:21) in function 'DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'Kernel_Row' (kernel_attention.cpp:317:21) in function 'DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Column' (kernel_attention.cpp:315:22) in function 'DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (kernel_attention.cpp:312:18) in function 'DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'Batch' (kernel_attention.cpp:309:14) in function 'DW_conv'.
Command           transform done; 1.88 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.24 seconds. CPU system time: 0.22 seconds. Elapsed time: 1.88 seconds; current allocated memory: 1.414 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 6.24 sec.
Command       elaborate done; 37.95 sec.
Execute       ap_eval exec zip -j /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.22 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kernel_attention' ...
Execute         ap_set_top_model kernel_attention 
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
Execute         get_model_list kernel_attention -filter all-wo-channel -topdown 
Execute         preproc_iomode -model kernel_attention 
Execute         preproc_iomode -model kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 
Execute         preproc_iomode -model kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT 
Execute         preproc_iomode -model kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 
Execute         preproc_iomode -model kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT 
Execute         preproc_iomode -model kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT 
Execute         preproc_iomode -model kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum 
Execute         preproc_iomode -model pow_generic<double> 
Execute         preproc_iomode -model compute_multiplication 
Execute         preproc_iomode -model compute_multiplication_Pipeline_VITIS_LOOP_207_4 
Execute         preproc_iomode -model get_qk 
Execute         preproc_iomode -model compute_skip 
Execute         preproc_iomode -model compute_skip_Pipeline_VITIS_LOOP_584_3 
Execute         preproc_iomode -model DW_conv 
Execute         preproc_iomode -model DW_conv_Pipeline_In_Channel 
Execute         preproc_iomode -model kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 
Execute         preproc_iomode -model kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 
Execute         preproc_iomode -model kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 
Execute         get_model_list kernel_attention -filter all-wo-channel 
INFO-FLOW: Model list for configure: kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 DW_conv_Pipeline_In_Channel DW_conv compute_skip_Pipeline_VITIS_LOOP_584_3 compute_skip get_qk compute_multiplication_Pipeline_VITIS_LOOP_207_4 compute_multiplication pow_generic<double> kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 kernel_attention
INFO-FLOW: Configuring Module : kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 ...
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 
Execute         apply_spec_resource_limit kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 
INFO-FLOW: Configuring Module : kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 ...
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 
Execute         apply_spec_resource_limit kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 
INFO-FLOW: Configuring Module : kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 ...
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 
Execute         apply_spec_resource_limit kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 
INFO-FLOW: Configuring Module : DW_conv_Pipeline_In_Channel ...
Execute         set_default_model DW_conv_Pipeline_In_Channel 
Execute         apply_spec_resource_limit DW_conv_Pipeline_In_Channel 
INFO-FLOW: Configuring Module : DW_conv ...
Execute         set_default_model DW_conv 
Execute         apply_spec_resource_limit DW_conv 
INFO-FLOW: Configuring Module : compute_skip_Pipeline_VITIS_LOOP_584_3 ...
Execute         set_default_model compute_skip_Pipeline_VITIS_LOOP_584_3 
Execute         apply_spec_resource_limit compute_skip_Pipeline_VITIS_LOOP_584_3 
INFO-FLOW: Configuring Module : compute_skip ...
Execute         set_default_model compute_skip 
Execute         apply_spec_resource_limit compute_skip 
INFO-FLOW: Configuring Module : get_qk ...
Execute         set_default_model get_qk 
Execute         apply_spec_resource_limit get_qk 
INFO-FLOW: Configuring Module : compute_multiplication_Pipeline_VITIS_LOOP_207_4 ...
Execute         set_default_model compute_multiplication_Pipeline_VITIS_LOOP_207_4 
Execute         apply_spec_resource_limit compute_multiplication_Pipeline_VITIS_LOOP_207_4 
INFO-FLOW: Configuring Module : compute_multiplication ...
Execute         set_default_model compute_multiplication 
Execute         apply_spec_resource_limit compute_multiplication 
INFO-FLOW: Configuring Module : pow_generic<double> ...
Execute         set_default_model pow_generic<double> 
Execute         apply_spec_resource_limit pow_generic<double> 
INFO-FLOW: Configuring Module : kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum ...
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum 
Execute         apply_spec_resource_limit kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum 
INFO-FLOW: Configuring Module : kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT ...
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT 
Execute         apply_spec_resource_limit kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT 
INFO-FLOW: Configuring Module : kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT ...
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT 
Execute         apply_spec_resource_limit kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT 
INFO-FLOW: Configuring Module : kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 ...
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 
Execute         apply_spec_resource_limit kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 
INFO-FLOW: Configuring Module : kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT ...
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT 
Execute         apply_spec_resource_limit kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT 
INFO-FLOW: Configuring Module : kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 ...
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 
Execute         apply_spec_resource_limit kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 
INFO-FLOW: Configuring Module : kernel_attention ...
Execute         set_default_model kernel_attention 
Execute         apply_spec_resource_limit kernel_attention 
INFO-FLOW: Model list for preprocess: kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 DW_conv_Pipeline_In_Channel DW_conv compute_skip_Pipeline_VITIS_LOOP_584_3 compute_skip get_qk compute_multiplication_Pipeline_VITIS_LOOP_207_4 compute_multiplication pow_generic<double> kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 kernel_attention
INFO-FLOW: Preprocessing Module: kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 ...
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 
Execute         cdfg_preprocess -model kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 
Execute         rtl_gen_preprocess kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 
INFO-FLOW: Preprocessing Module: kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 ...
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 
Execute         cdfg_preprocess -model kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 
Execute         rtl_gen_preprocess kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 
INFO-FLOW: Preprocessing Module: kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 ...
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 
Execute         cdfg_preprocess -model kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 
Execute         rtl_gen_preprocess kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 
INFO-FLOW: Preprocessing Module: DW_conv_Pipeline_In_Channel ...
Execute         set_default_model DW_conv_Pipeline_In_Channel 
Execute         cdfg_preprocess -model DW_conv_Pipeline_In_Channel 
Execute         rtl_gen_preprocess DW_conv_Pipeline_In_Channel 
INFO-FLOW: Preprocessing Module: DW_conv ...
Execute         set_default_model DW_conv 
Execute         cdfg_preprocess -model DW_conv 
Execute         rtl_gen_preprocess DW_conv 
INFO-FLOW: Preprocessing Module: compute_skip_Pipeline_VITIS_LOOP_584_3 ...
Execute         set_default_model compute_skip_Pipeline_VITIS_LOOP_584_3 
Execute         cdfg_preprocess -model compute_skip_Pipeline_VITIS_LOOP_584_3 
Execute         rtl_gen_preprocess compute_skip_Pipeline_VITIS_LOOP_584_3 
INFO-FLOW: Preprocessing Module: compute_skip ...
Execute         set_default_model compute_skip 
Execute         cdfg_preprocess -model compute_skip 
Execute         rtl_gen_preprocess compute_skip 
INFO-FLOW: Preprocessing Module: get_qk ...
Execute         set_default_model get_qk 
Execute         cdfg_preprocess -model get_qk 
Execute         rtl_gen_preprocess get_qk 
INFO-FLOW: Preprocessing Module: compute_multiplication_Pipeline_VITIS_LOOP_207_4 ...
Execute         set_default_model compute_multiplication_Pipeline_VITIS_LOOP_207_4 
Execute         cdfg_preprocess -model compute_multiplication_Pipeline_VITIS_LOOP_207_4 
Execute         rtl_gen_preprocess compute_multiplication_Pipeline_VITIS_LOOP_207_4 
INFO-FLOW: Preprocessing Module: compute_multiplication ...
Execute         set_default_model compute_multiplication 
Execute         cdfg_preprocess -model compute_multiplication 
Execute         rtl_gen_preprocess compute_multiplication 
INFO-FLOW: Preprocessing Module: pow_generic<double> ...
Execute         set_default_model pow_generic<double> 
Execute         cdfg_preprocess -model pow_generic<double> 
Execute         rtl_gen_preprocess pow_generic<double> 
INFO-FLOW: Preprocessing Module: kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum ...
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum 
Execute         cdfg_preprocess -model kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum 
Execute         rtl_gen_preprocess kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum 
INFO-FLOW: Preprocessing Module: kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT ...
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT 
Execute         cdfg_preprocess -model kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT 
Execute         rtl_gen_preprocess kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT 
INFO-FLOW: Preprocessing Module: kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT ...
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT 
Execute         cdfg_preprocess -model kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT 
Execute         rtl_gen_preprocess kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT 
INFO-FLOW: Preprocessing Module: kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 ...
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 
Execute         cdfg_preprocess -model kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 
Execute         rtl_gen_preprocess kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 
INFO-FLOW: Preprocessing Module: kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT ...
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT 
Execute         cdfg_preprocess -model kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT 
Execute         rtl_gen_preprocess kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT 
INFO-FLOW: Preprocessing Module: kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 ...
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 
Execute         cdfg_preprocess -model kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 
Execute         rtl_gen_preprocess kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 
INFO-FLOW: Preprocessing Module: kernel_attention ...
Execute         set_default_model kernel_attention 
Execute         cdfg_preprocess -model kernel_attention 
Execute         rtl_gen_preprocess kernel_attention 
INFO-FLOW: Model list for synthesis: kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 DW_conv_Pipeline_In_Channel DW_conv compute_skip_Pipeline_VITIS_LOOP_584_3 compute_skip get_qk compute_multiplication_Pipeline_VITIS_LOOP_207_4 compute_multiplication pow_generic<double> kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 kernel_attention
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 
Execute         schedule -model kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_373_3_VITIS_LOOP_375_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_373_3_VITIS_LOOP_375_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4.
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 
Execute         bind -model kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4.bind.adb -f 
INFO-FLOW: Finish binding kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 
Execute         schedule -model kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4.
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 
Execute         bind -model kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4.bind.adb -f 
INFO-FLOW: Finish binding kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 
Execute         schedule -model kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln80_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln80) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_2_VITIS_LOOP_82_3'.
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3' (loop 'VITIS_LOOP_80_2_VITIS_LOOP_82_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_27', kernel_attention.cpp:91) on port 'gmem' (kernel_attention.cpp:91) and bus read operation ('gmem_addr_read', kernel_attention.cpp:91) on port 'gmem' (kernel_attention.cpp:91).
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3' (loop 'VITIS_LOOP_80_2_VITIS_LOOP_82_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_27', kernel_attention.cpp:91) on port 'gmem' (kernel_attention.cpp:91) and bus read operation ('gmem_addr_read', kernel_attention.cpp:91) on port 'gmem' (kernel_attention.cpp:91).
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3' (loop 'VITIS_LOOP_80_2_VITIS_LOOP_82_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_27', kernel_attention.cpp:91) on port 'gmem' (kernel_attention.cpp:91) and bus read operation ('gmem_addr_read', kernel_attention.cpp:91) on port 'gmem' (kernel_attention.cpp:91).
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3' (loop 'VITIS_LOOP_80_2_VITIS_LOOP_82_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_27', kernel_attention.cpp:91) on port 'gmem' (kernel_attention.cpp:91) and bus read operation ('gmem_addr_read', kernel_attention.cpp:91) on port 'gmem' (kernel_attention.cpp:91).
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3' (loop 'VITIS_LOOP_80_2_VITIS_LOOP_82_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_27', kernel_attention.cpp:91) on port 'gmem' (kernel_attention.cpp:91) and bus read operation ('gmem_addr_read', kernel_attention.cpp:91) on port 'gmem' (kernel_attention.cpp:91).
WARNING: [HLS 200-880] The II Violation in module 'kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3' (loop 'VITIS_LOOP_80_2_VITIS_LOOP_82_3'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_27', kernel_attention.cpp:91) on port 'gmem' (kernel_attention.cpp:91) and bus read operation ('gmem_addr_read', kernel_attention.cpp:91) on port 'gmem' (kernel_attention.cpp:91).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 28, Depth = 45, loop 'VITIS_LOOP_80_2_VITIS_LOOP_82_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.8 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3.
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 
Execute         bind -model kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3.bind.adb -f 
INFO-FLOW: Finish binding kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model DW_conv_Pipeline_In_Channel 
Execute         schedule -model DW_conv_Pipeline_In_Channel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'In_Channel'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln341', kernel_attention.cpp:341)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln341', kernel_attention.cpp:341)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln341', kernel_attention.cpp:341)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln341', kernel_attention.cpp:341)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln341', kernel_attention.cpp:341)) in the first pipeline iteration (II = 35 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 36, Depth = 36, loop 'In_Channel'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/DW_conv_Pipeline_In_Channel.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/DW_conv_Pipeline_In_Channel.sched.adb -f 
INFO-FLOW: Finish scheduling DW_conv_Pipeline_In_Channel.
Execute         set_default_model DW_conv_Pipeline_In_Channel 
Execute         bind -model DW_conv_Pipeline_In_Channel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/DW_conv_Pipeline_In_Channel.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/DW_conv_Pipeline_In_Channel.bind.adb -f 
INFO-FLOW: Finish binding DW_conv_Pipeline_In_Channel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model DW_conv 
Execute         schedule -model DW_conv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=p_mid2154) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/DW_conv.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/DW_conv.sched.adb -f 
INFO-FLOW: Finish scheduling DW_conv.
Execute         set_default_model DW_conv 
Execute         bind -model DW_conv 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/DW_conv.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.38 sec.
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/DW_conv.bind.adb -f 
INFO-FLOW: Finish binding DW_conv.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_skip_Pipeline_VITIS_LOOP_584_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_skip_Pipeline_VITIS_LOOP_584_3 
Execute         schedule -model compute_skip_Pipeline_VITIS_LOOP_584_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3'.
WARNING: [HLS 200-880] The II Violation in module 'compute_skip_Pipeline_VITIS_LOOP_584_3' (loop 'Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_79_read', kernel_attention.cpp:589) on port 'gmem' (kernel_attention.cpp:589) and bus request operation ('empty_146', kernel_attention.cpp:584) on port 'gmem' (kernel_attention.cpp:584).
WARNING: [HLS 200-880] The II Violation in module 'compute_skip_Pipeline_VITIS_LOOP_584_3' (loop 'Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_144', kernel_attention.cpp:582) on port 'gmem' (kernel_attention.cpp:582) and bus request operation ('empty_145', kernel_attention.cpp:584) on port 'gmem' (kernel_attention.cpp:584).
WARNING: [HLS 200-880] The II Violation in module 'compute_skip_Pipeline_VITIS_LOOP_584_3' (loop 'Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_144', kernel_attention.cpp:582) on port 'gmem' (kernel_attention.cpp:582) and bus request operation ('empty_145', kernel_attention.cpp:584) on port 'gmem' (kernel_attention.cpp:584).
WARNING: [HLS 200-880] The II Violation in module 'compute_skip_Pipeline_VITIS_LOOP_584_3' (loop 'Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_144', kernel_attention.cpp:582) on port 'gmem' (kernel_attention.cpp:582) and bus request operation ('empty_145', kernel_attention.cpp:584) on port 'gmem' (kernel_attention.cpp:584).
WARNING: [HLS 200-880] The II Violation in module 'compute_skip_Pipeline_VITIS_LOOP_584_3' (loop 'Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus response operation ('empty_144', kernel_attention.cpp:582) on port 'gmem' (kernel_attention.cpp:582) and bus request operation ('empty_145', kernel_attention.cpp:584) on port 'gmem' (kernel_attention.cpp:584).
WARNING: [HLS 200-880] The II Violation in module 'compute_skip_Pipeline_VITIS_LOOP_584_3' (loop 'Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1) between bus response operation ('empty_144', kernel_attention.cpp:582) on port 'gmem' (kernel_attention.cpp:582) and bus request operation ('empty_145', kernel_attention.cpp:584) on port 'gmem' (kernel_attention.cpp:584).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 14, Depth = 17, loop 'Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_skip_Pipeline_VITIS_LOOP_584_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_skip_Pipeline_VITIS_LOOP_584_3.sched.adb -f 
INFO-FLOW: Finish scheduling compute_skip_Pipeline_VITIS_LOOP_584_3.
Execute         set_default_model compute_skip_Pipeline_VITIS_LOOP_584_3 
Execute         bind -model compute_skip_Pipeline_VITIS_LOOP_584_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_skip_Pipeline_VITIS_LOOP_584_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_skip_Pipeline_VITIS_LOOP_584_3.bind.adb -f 
INFO-FLOW: Finish binding compute_skip_Pipeline_VITIS_LOOP_584_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_skip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_skip 
Execute         schedule -model compute_skip 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_skip.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_skip.sched.adb -f 
INFO-FLOW: Finish scheduling compute_skip.
Execute         set_default_model compute_skip 
Execute         bind -model compute_skip 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_skip.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_skip.bind.adb -f 
INFO-FLOW: Finish binding compute_skip.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_qk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model get_qk 
Execute         schedule -model get_qk 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=p_mid1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=p_mid146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=p_mid1106) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.5 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/get_qk.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/get_qk.sched.adb -f 
INFO-FLOW: Finish scheduling get_qk.
Execute         set_default_model get_qk 
Execute         bind -model get_qk 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/get_qk.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.3 sec.
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/get_qk.bind.adb -f 
INFO-FLOW: Finish binding get_qk.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_multiplication_Pipeline_VITIS_LOOP_207_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_multiplication_Pipeline_VITIS_LOOP_207_4 
Execute         schedule -model compute_multiplication_Pipeline_VITIS_LOOP_207_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln209) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_207_4'.
WARNING: [HLS 200-885] The II Violation in module 'compute_multiplication_Pipeline_VITIS_LOOP_207_4' (loop 'VITIS_LOOP_207_4'): Unable to schedule bus request operation ('gmem_load_6_req', kernel_attention.cpp:209) on port 'gmem' (kernel_attention.cpp:209) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 15, loop 'VITIS_LOOP_207_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_multiplication_Pipeline_VITIS_LOOP_207_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_multiplication_Pipeline_VITIS_LOOP_207_4.sched.adb -f 
INFO-FLOW: Finish scheduling compute_multiplication_Pipeline_VITIS_LOOP_207_4.
Execute         set_default_model compute_multiplication_Pipeline_VITIS_LOOP_207_4 
Execute         bind -model compute_multiplication_Pipeline_VITIS_LOOP_207_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_multiplication_Pipeline_VITIS_LOOP_207_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_multiplication_Pipeline_VITIS_LOOP_207_4.bind.adb -f 
INFO-FLOW: Finish binding compute_multiplication_Pipeline_VITIS_LOOP_207_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_multiplication 
Execute         schedule -model compute_multiplication 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln204_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_multiplication.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_multiplication.sched.adb -f 
INFO-FLOW: Finish scheduling compute_multiplication.
Execute         set_default_model compute_multiplication 
Execute         bind -model compute_multiplication 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_multiplication.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_multiplication.bind.adb -f 
INFO-FLOW: Finish binding compute_multiplication.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pow_generic<double> 
Execute         schedule -model pow_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'pow_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/pow_generic_double_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/pow_generic_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling pow_generic<double>.
Execute         set_default_model pow_generic<double> 
Execute         bind -model pow_generic<double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/pow_generic_double_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/pow_generic_double_s.bind.adb -f 
INFO-FLOW: Finish binding pow_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum 
Execute         schedule -model kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=p_mid12312) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum'.
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum' (loop 'VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum'): Unable to schedule bus request operation ('gmem_load_5_req', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum' (loop 'VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum'): Unable to schedule bus request operation ('gmem_load_6_req', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum' (loop 'VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum'): Unable to schedule bus request operation ('gmem_load_7_req', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum' (loop 'VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum'): Unable to schedule bus request operation ('gmem_load_8_req', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum' (loop 'VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum'): Unable to schedule bus request operation ('gmem_load_39_req', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum' (loop 'VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum'): Unable to schedule bus request operation ('gmem_load_47_req', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum' (loop 'VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum'): Unable to schedule bus request operation ('gmem_load_51_req', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum' (loop 'VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum'): Unable to schedule bus request operation ('gmem_load_53_req', kernel_attention.cpp:237) on port 'gmem' (kernel_attention.cpp:237) due to limited memory ports (II = 49). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 50, Depth = 121, loop 'VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.51 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.53 sec.
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum.
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum 
Execute         bind -model kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.89 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.47 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.73 sec.
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum.bind.adb -f 
INFO-FLOW: Finish binding kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT 
Execute         schedule -model kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=p_mid12847) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT.
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT 
Execute         bind -model kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT.bind.adb -f 
INFO-FLOW: Finish binding kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT 
Execute         schedule -model kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln185) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT.
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT 
Execute         bind -model kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT.bind.adb -f 
INFO-FLOW: Finish binding kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 
Execute         schedule -model kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=p_mid13066) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4.
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 
Execute         bind -model kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4.bind.adb -f 
INFO-FLOW: Finish binding kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT 
Execute         schedule -model kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT.
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT 
Execute         bind -model kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT.bind.adb -f 
INFO-FLOW: Finish binding kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 
Execute         schedule -model kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4.
Execute         set_default_model kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 
Execute         bind -model kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4.bind.adb -f 
INFO-FLOW: Finish binding kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_attention 
Execute         schedule -model kernel_attention 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.25 sec.
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_attention.
Execute         set_default_model kernel_attention 
Execute         bind -model kernel_attention 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.79 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.414 GB.
Execute         syn_report -verbosereport -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.85 sec.
Execute         db_write -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.bind.adb -f 
INFO-FLOW: Finish binding kernel_attention.
Execute         get_model_list kernel_attention -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 
Execute         rtl_gen_preprocess kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 
Execute         rtl_gen_preprocess kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 
Execute         rtl_gen_preprocess DW_conv_Pipeline_In_Channel 
Execute         rtl_gen_preprocess DW_conv 
Execute         rtl_gen_preprocess compute_skip_Pipeline_VITIS_LOOP_584_3 
Execute         rtl_gen_preprocess compute_skip 
Execute         rtl_gen_preprocess get_qk 
Execute         rtl_gen_preprocess compute_multiplication_Pipeline_VITIS_LOOP_207_4 
Execute         rtl_gen_preprocess compute_multiplication 
Execute         rtl_gen_preprocess pow_generic<double> 
Execute         rtl_gen_preprocess kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum 
Execute         rtl_gen_preprocess kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT 
Execute         rtl_gen_preprocess kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT 
Execute         rtl_gen_preprocess kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 
Execute         rtl_gen_preprocess kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT 
Execute         rtl_gen_preprocess kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 
Execute         rtl_gen_preprocess kernel_attention 
INFO-FLOW: Model list for RTL generation: kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 DW_conv_Pipeline_In_Channel DW_conv compute_skip_Pipeline_VITIS_LOOP_584_3 compute_skip get_qk compute_multiplication_Pipeline_VITIS_LOOP_207_4 compute_multiplication pow_generic<double> kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 kernel_attention
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 -top_prefix kernel_attention_ -sub_prefix kernel_attention_ -mg_file /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4' pipeline 'VITIS_LOOP_373_3_VITIS_LOOP_375_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4'.
Command         create_rtl_model done; 0.53 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.44 seconds; current allocated memory: 1.414 GB.
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 -style xilinx -f -lang vhdl -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/vhdl/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 
Execute         gen_rtl kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 -style xilinx -f -lang vlog -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/verilog/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 
Execute         syn_report -csynth -model kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 -f -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4.adb 
Execute         db_write -model kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 -bindview -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 -p /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 -top_prefix kernel_attention_ -sub_prefix kernel_attention_ -mg_file /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4' pipeline 'VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4/m_axi_gmem1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4'.
Command         create_rtl_model done; 0.42 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.414 GB.
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 -style xilinx -f -lang vhdl -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/vhdl/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 
Execute         gen_rtl kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 -style xilinx -f -lang vlog -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/verilog/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 
Execute         syn_report -csynth -model kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 -f -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4.adb 
Execute         db_write -model kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 -bindview -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 -p /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 -top_prefix kernel_attention_ -sub_prefix kernel_attention_ -mg_file /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3' pipeline 'VITIS_LOOP_80_2_VITIS_LOOP_82_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_7s_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_9s_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.414 GB.
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 -style xilinx -f -lang vhdl -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/vhdl/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 
Execute         gen_rtl kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 -style xilinx -f -lang vlog -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/verilog/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 
Execute         syn_report -csynth -model kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.16 sec.
Execute         syn_report -rtlxml -model kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.29 sec.
Execute         db_write -model kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 -f -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3.adb 
Command         db_write done; 0.11 sec.
Execute         db_write -model kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 -bindview -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 -p /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model DW_conv_Pipeline_In_Channel -top_prefix kernel_attention_ -sub_prefix kernel_attention_ -mg_file /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/DW_conv_Pipeline_In_Channel.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62s_7ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_8ns_8_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv_Pipeline_In_Channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.414 GB.
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.rtl_wrap.cfg.tcl 
Execute         gen_rtl DW_conv_Pipeline_In_Channel -style xilinx -f -lang vhdl -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/vhdl/kernel_attention_DW_conv_Pipeline_In_Channel 
Execute         gen_rtl DW_conv_Pipeline_In_Channel -style xilinx -f -lang vlog -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/verilog/kernel_attention_DW_conv_Pipeline_In_Channel 
Execute         syn_report -csynth -model DW_conv_Pipeline_In_Channel -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/DW_conv_Pipeline_In_Channel_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model DW_conv_Pipeline_In_Channel -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/DW_conv_Pipeline_In_Channel_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model DW_conv_Pipeline_In_Channel -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/DW_conv_Pipeline_In_Channel.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model DW_conv_Pipeline_In_Channel -f -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/DW_conv_Pipeline_In_Channel.adb 
Execute         db_write -model DW_conv_Pipeline_In_Channel -bindview -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info DW_conv_Pipeline_In_Channel -p /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/DW_conv_Pipeline_In_Channel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model DW_conv -top_prefix kernel_attention_ -sub_prefix kernel_attention_ -mg_file /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/DW_conv.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_13ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_8ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.414 GB.
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.rtl_wrap.cfg.tcl 
Execute         gen_rtl DW_conv -style xilinx -f -lang vhdl -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/vhdl/kernel_attention_DW_conv 
Execute         gen_rtl DW_conv -style xilinx -f -lang vlog -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/verilog/kernel_attention_DW_conv 
Execute         syn_report -csynth -model DW_conv -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/DW_conv_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.19 sec.
Execute         syn_report -rtlxml -model DW_conv -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/DW_conv_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model DW_conv -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/DW_conv.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.48 sec.
Execute         db_write -model DW_conv -f -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/DW_conv.adb 
Command         db_write done; 0.12 sec.
Execute         db_write -model DW_conv -bindview -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info DW_conv -p /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/DW_conv 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_skip_Pipeline_VITIS_LOOP_584_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_skip_Pipeline_VITIS_LOOP_584_3 -top_prefix kernel_attention_ -sub_prefix kernel_attention_ -mg_file /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_skip_Pipeline_VITIS_LOOP_584_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_skip_Pipeline_VITIS_LOOP_584_3' pipeline 'Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_8ns_10_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_skip_Pipeline_VITIS_LOOP_584_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.414 GB.
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_skip_Pipeline_VITIS_LOOP_584_3 -style xilinx -f -lang vhdl -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/vhdl/kernel_attention_compute_skip_Pipeline_VITIS_LOOP_584_3 
Execute         gen_rtl compute_skip_Pipeline_VITIS_LOOP_584_3 -style xilinx -f -lang vlog -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/verilog/kernel_attention_compute_skip_Pipeline_VITIS_LOOP_584_3 
Execute         syn_report -csynth -model compute_skip_Pipeline_VITIS_LOOP_584_3 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/compute_skip_Pipeline_VITIS_LOOP_584_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model compute_skip_Pipeline_VITIS_LOOP_584_3 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/compute_skip_Pipeline_VITIS_LOOP_584_3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model compute_skip_Pipeline_VITIS_LOOP_584_3 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_skip_Pipeline_VITIS_LOOP_584_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -model compute_skip_Pipeline_VITIS_LOOP_584_3 -f -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_skip_Pipeline_VITIS_LOOP_584_3.adb 
Execute         db_write -model compute_skip_Pipeline_VITIS_LOOP_584_3 -bindview -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_skip_Pipeline_VITIS_LOOP_584_3 -p /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_skip_Pipeline_VITIS_LOOP_584_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_skip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_skip -top_prefix kernel_attention_ -sub_prefix kernel_attention_ -mg_file /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_skip.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_skip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.477 GB.
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_skip -style xilinx -f -lang vhdl -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/vhdl/kernel_attention_compute_skip 
Execute         gen_rtl compute_skip -style xilinx -f -lang vlog -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/verilog/kernel_attention_compute_skip 
Execute         syn_report -csynth -model compute_skip -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/compute_skip_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model compute_skip -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/compute_skip_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model compute_skip -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_skip.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model compute_skip -f -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_skip.adb 
Execute         db_write -model compute_skip -bindview -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_skip -p /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_skip 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_qk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model get_qk -top_prefix kernel_attention_ -sub_prefix kernel_attention_ -mg_file /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/get_qk.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_qk' pipeline 'init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_10ns_14ns_14_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_13ns_14ns_15_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_6ns_14ns_14_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_13ns_14_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_13ns_14_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_qk'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.477 GB.
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.rtl_wrap.cfg.tcl 
Execute         gen_rtl get_qk -style xilinx -f -lang vhdl -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/vhdl/kernel_attention_get_qk 
Execute         gen_rtl get_qk -style xilinx -f -lang vlog -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/verilog/kernel_attention_get_qk 
Execute         syn_report -csynth -model get_qk -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/get_qk_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         syn_report -rtlxml -model get_qk -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/get_qk_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model get_qk -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/get_qk.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.41 sec.
Execute         db_write -model get_qk -f -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/get_qk.adb 
Command         db_write done; 0.13 sec.
Execute         db_write -model get_qk -bindview -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info get_qk -p /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/get_qk 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_multiplication_Pipeline_VITIS_LOOP_207_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_multiplication_Pipeline_VITIS_LOOP_207_4 -top_prefix kernel_attention_ -sub_prefix kernel_attention_ -mg_file /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_multiplication_Pipeline_VITIS_LOOP_207_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_multiplication_Pipeline_VITIS_LOOP_207_4' pipeline 'VITIS_LOOP_207_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_6ns_10ns_6ns_6ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_multiplication_Pipeline_VITIS_LOOP_207_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.477 GB.
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_multiplication_Pipeline_VITIS_LOOP_207_4 -style xilinx -f -lang vhdl -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/vhdl/kernel_attention_compute_multiplication_Pipeline_VITIS_LOOP_207_4 
Execute         gen_rtl compute_multiplication_Pipeline_VITIS_LOOP_207_4 -style xilinx -f -lang vlog -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/verilog/kernel_attention_compute_multiplication_Pipeline_VITIS_LOOP_207_4 
Execute         syn_report -csynth -model compute_multiplication_Pipeline_VITIS_LOOP_207_4 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/compute_multiplication_Pipeline_VITIS_LOOP_207_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model compute_multiplication_Pipeline_VITIS_LOOP_207_4 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/compute_multiplication_Pipeline_VITIS_LOOP_207_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model compute_multiplication_Pipeline_VITIS_LOOP_207_4 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_multiplication_Pipeline_VITIS_LOOP_207_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model compute_multiplication_Pipeline_VITIS_LOOP_207_4 -f -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_multiplication_Pipeline_VITIS_LOOP_207_4.adb 
Execute         db_write -model compute_multiplication_Pipeline_VITIS_LOOP_207_4 -bindview -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_multiplication_Pipeline_VITIS_LOOP_207_4 -p /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_multiplication_Pipeline_VITIS_LOOP_207_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_multiplication -top_prefix kernel_attention_ -sub_prefix kernel_attention_ -mg_file /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_multiplication.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_6ns_6ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_6ns_16_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_multiplication'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.477 GB.
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_multiplication -style xilinx -f -lang vhdl -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/vhdl/kernel_attention_compute_multiplication 
Execute         gen_rtl compute_multiplication -style xilinx -f -lang vlog -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/verilog/kernel_attention_compute_multiplication 
Execute         syn_report -csynth -model compute_multiplication -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/compute_multiplication_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model compute_multiplication -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/compute_multiplication_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model compute_multiplication -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_multiplication.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model compute_multiplication -f -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_multiplication.adb 
Execute         db_write -model compute_multiplication -bindview -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_multiplication -p /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_multiplication 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pow_generic<double> -top_prefix kernel_attention_ -sub_prefix kernel_attention_ -mg_file /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arracud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arradEe' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_double_s' pipeline 'pow_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_67ns_120_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.477 GB.
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.rtl_wrap.cfg.tcl 
Execute         gen_rtl pow_generic<double> -style xilinx -f -lang vhdl -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/vhdl/kernel_attention_pow_generic_double_s 
Execute         gen_rtl pow_generic<double> -style xilinx -f -lang vlog -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/verilog/kernel_attention_pow_generic_double_s 
Execute         syn_report -csynth -model pow_generic<double> -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/pow_generic_double_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model pow_generic<double> -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/pow_generic_double_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model pow_generic<double> -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/pow_generic_double_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.3 sec.
Execute         db_write -model pow_generic<double> -f -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/pow_generic_double_s.adb 
Execute         db_write -model pow_generic<double> -bindview -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pow_generic<double> -p /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/pow_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum -top_prefix kernel_attention_ -sub_prefix kernel_attention_ -mg_file /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum' pipeline 'VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_6ns_15ns_15_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_13ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_15ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum'.
Command         create_rtl_model done; 0.54 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 1.477 GB.
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum -style xilinx -f -lang vhdl -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/vhdl/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum 
Execute         gen_rtl kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum -style xilinx -f -lang vlog -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/verilog/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum 
Execute         syn_report -csynth -model kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.25 sec.
Execute         syn_report -rtlxml -model kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         syn_report -verbosereport -model kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.86 sec.
Execute         db_write -model kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum -f -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum.adb 
Command         db_write done; 0.2 sec.
Execute         db_write -model kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum -bindview -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.26 sec.
Execute         gen_tb_info kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum -p /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT -top_prefix kernel_attention_ -sub_prefix kernel_attention_ -mg_file /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT' pipeline 'VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_10ns_14ns_14_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_13ns_14_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.1 seconds; current allocated memory: 1.477 GB.
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT -style xilinx -f -lang vhdl -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/vhdl/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT 
Execute         gen_rtl kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT -style xilinx -f -lang vlog -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/verilog/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT 
Execute         syn_report -csynth -model kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -model kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT -f -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT.adb 
Execute         db_write -model kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT -bindview -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT -p /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT -top_prefix kernel_attention_ -sub_prefix kernel_attention_ -mg_file /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT' pipeline 'VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_13ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT'.
Command         create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.477 GB.
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT -style xilinx -f -lang vhdl -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/vhdl/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT 
Execute         gen_rtl kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT -style xilinx -f -lang vlog -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/verilog/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT 
Execute         syn_report -csynth -model kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -model kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT -f -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT.adb 
Execute         db_write -model kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT -bindview -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT -p /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 -top_prefix kernel_attention_ -sub_prefix kernel_attention_ -mg_file /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4' pipeline 'VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_16ns_16_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_15ns_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4'.
Command         create_rtl_model done; 0.3 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.477 GB.
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 -style xilinx -f -lang vhdl -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/vhdl/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 
Execute         gen_rtl kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 -style xilinx -f -lang vlog -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/verilog/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 
Execute         syn_report -csynth -model kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.17 sec.
Execute         db_write -model kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 -f -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4.adb 
Execute         db_write -model kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 -bindview -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 -p /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT -top_prefix kernel_attention_ -sub_prefix kernel_attention_ -mg_file /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT' pipeline 'VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.477 GB.
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT -style xilinx -f -lang vhdl -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/vhdl/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT 
Execute         gen_rtl kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT -style xilinx -f -lang vlog -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/verilog/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT 
Execute         syn_report -csynth -model kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -model kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT -f -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT.adb 
Execute         db_write -model kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT -bindview -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT -p /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 -top_prefix kernel_attention_ -sub_prefix kernel_attention_ -mg_file /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4' pipeline 'VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4/m_axi_gmem0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4'.
Command         create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.477 GB.
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 -style xilinx -f -lang vhdl -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/vhdl/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 
Execute         gen_rtl kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 -style xilinx -f -lang vlog -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/verilog/kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 
Execute         syn_report -csynth -model kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 -f -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4.adb 
Execute         db_write -model kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 -bindview -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 -p /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model kernel_attention -top_prefix  -sub_prefix kernel_attention_ -mg_file /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_attention/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_attention/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_attention/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_attention/buffer_DataIn_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_attention/afterNorm' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_attention/norm1_mean' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_attention/norm1_var' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_attention/norm1_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_attention/norm1_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_attention/afterPad' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_attention/afterRearrangeX' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_attention/afterPad1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_attention/afterConv1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_attention/kernel1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_attention/bias1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_attention/in_qk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_attention/in_q' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_attention/in_k' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_attention/afterQKMultiplication' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_attention/afterSoftmax' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_attention/afterRearrangeX2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_attention/afterQKXMultiplication' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_attention/afterRearrangeQKX' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_attention/afterPad2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_attention/afterConv2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_attention/kernel2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_attention/bias2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_attention/afterAct2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_attention/QKV' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_attention/buffer_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_attention/buffer_result' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_attention' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'buffer_DataIn_1', 'afterNorm', 'norm1_mean', 'norm1_var', 'norm1_weight', 'norm1_bias', 'afterPad', 'afterRearrangeX', 'afterPad1', 'afterConv1', 'kernel1', 'bias1', 'in_qk', 'in_q', 'in_k', 'afterQKMultiplication', 'afterSoftmax', 'afterRearrangeX2', 'afterQKXMultiplication', 'afterRearrangeQKX', 'afterPad2', 'afterConv2', 'kernel2', 'bias2', 'afterAct2', 'QKV', 'buffer_out' and 'buffer_result' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_attention'.
Command         create_rtl_model done; 0.58 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.477 GB.
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_attention -istop -style xilinx -f -lang vhdl -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/vhdl/kernel_attention 
Execute         gen_rtl kernel_attention -istop -style xilinx -f -lang vlog -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/verilog/kernel_attention 
Execute         syn_report -csynth -model kernel_attention -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/kernel_attention_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model kernel_attention -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/kernel_attention_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model kernel_attention -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.87 sec.
Execute         db_write -model kernel_attention -f -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.adb 
Execute         db_write -model kernel_attention -bindview -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_attention -p /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention 
Execute         export_constraint_db -f -tool general -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.constraint.tcl 
Execute         syn_report -designview -model kernel_attention -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.design.xml 
Command         syn_report done; 1.59 sec.
Execute         syn_report -csynthDesign -model kernel_attention -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model kernel_attention -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model kernel_attention -o /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks kernel_attention 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain kernel_attention 
INFO-FLOW: Model list for RTL component generation: kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 DW_conv_Pipeline_In_Channel DW_conv compute_skip_Pipeline_VITIS_LOOP_584_3 compute_skip get_qk compute_multiplication_Pipeline_VITIS_LOOP_207_4 compute_multiplication pow_generic<double> kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 kernel_attention
INFO-FLOW: Handling components in module [kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4] ... 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4.compgen.tcl 
INFO-FLOW: Found component kernel_attention_fsub_32ns_32ns_32_1_full_dsp_1.
INFO-FLOW: Append model kernel_attention_fsub_32ns_32ns_32_1_full_dsp_1
INFO-FLOW: Found component kernel_attention_fptrunc_64ns_32_1_no_dsp_1.
INFO-FLOW: Append model kernel_attention_fptrunc_64ns_32_1_no_dsp_1
INFO-FLOW: Found component kernel_attention_fpext_32ns_64_1_no_dsp_1.
INFO-FLOW: Append model kernel_attention_fpext_32ns_64_1_no_dsp_1
INFO-FLOW: Found component kernel_attention_dadd_64ns_64ns_64_1_full_dsp_1.
INFO-FLOW: Append model kernel_attention_dadd_64ns_64ns_64_1_full_dsp_1
INFO-FLOW: Found component kernel_attention_dmul_64ns_64ns_64_2_max_dsp_1.
INFO-FLOW: Append model kernel_attention_dmul_64ns_64ns_64_2_max_dsp_1
INFO-FLOW: Found component kernel_attention_ddiv_64ns_64ns_64_5_no_dsp_1.
INFO-FLOW: Append model kernel_attention_ddiv_64ns_64ns_64_5_no_dsp_1
INFO-FLOW: Found component kernel_attention_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_attention_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4] ... 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4.compgen.tcl 
INFO-FLOW: Found component kernel_attention_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_attention_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3] ... 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3.compgen.tcl 
INFO-FLOW: Found component kernel_attention_mac_muladd_7ns_8ns_9s_15_4_1.
INFO-FLOW: Append model kernel_attention_mac_muladd_7ns_8ns_9s_15_4_1
INFO-FLOW: Found component kernel_attention_mac_muladd_7ns_6ns_7s_13_4_1.
INFO-FLOW: Append model kernel_attention_mac_muladd_7ns_6ns_7s_13_4_1
INFO-FLOW: Found component kernel_attention_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_attention_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [DW_conv_Pipeline_In_Channel] ... 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/DW_conv_Pipeline_In_Channel.compgen.tcl 
INFO-FLOW: Found component kernel_attention_fadd_32ns_32ns_32_1_full_dsp_1.
INFO-FLOW: Append model kernel_attention_fadd_32ns_32ns_32_1_full_dsp_1
INFO-FLOW: Found component kernel_attention_fmul_32ns_32ns_32_1_max_dsp_1.
INFO-FLOW: Append model kernel_attention_fmul_32ns_32ns_32_1_max_dsp_1
INFO-FLOW: Found component kernel_attention_mul_62s_7ns_62_1_1.
INFO-FLOW: Append model kernel_attention_mul_62s_7ns_62_1_1
INFO-FLOW: Found component kernel_attention_srem_32ns_8ns_8_36_1.
INFO-FLOW: Append model kernel_attention_srem_32ns_8ns_8_36_1
INFO-FLOW: Handling components in module [DW_conv] ... 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/DW_conv.compgen.tcl 
INFO-FLOW: Found component kernel_attention_mul_2ns_13ns_14_1_1.
INFO-FLOW: Append model kernel_attention_mul_2ns_13ns_14_1_1
INFO-FLOW: Found component kernel_attention_urem_8ns_8ns_8_12_seq_1.
INFO-FLOW: Append model kernel_attention_urem_8ns_8ns_8_12_seq_1
INFO-FLOW: Found component kernel_attention_mac_muladd_3ns_8ns_8ns_10_4_1.
INFO-FLOW: Append model kernel_attention_mac_muladd_3ns_8ns_8ns_10_4_1
INFO-FLOW: Handling components in module [compute_skip_Pipeline_VITIS_LOOP_584_3] ... 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_skip_Pipeline_VITIS_LOOP_584_3.compgen.tcl 
INFO-FLOW: Found component kernel_attention_mul_3ns_8ns_10_1_1.
INFO-FLOW: Append model kernel_attention_mul_3ns_8ns_10_1_1
INFO-FLOW: Found component kernel_attention_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_attention_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_skip] ... 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_skip.compgen.tcl 
INFO-FLOW: Found component kernel_attention_mul_8ns_7ns_14_1_1.
INFO-FLOW: Append model kernel_attention_mul_8ns_7ns_14_1_1
INFO-FLOW: Handling components in module [get_qk] ... 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/get_qk.compgen.tcl 
INFO-FLOW: Found component kernel_attention_mul_3ns_13ns_14_1_1.
INFO-FLOW: Append model kernel_attention_mul_3ns_13ns_14_1_1
INFO-FLOW: Found component kernel_attention_mac_muladd_3ns_13ns_14ns_15_4_1.
INFO-FLOW: Append model kernel_attention_mac_muladd_3ns_13ns_14ns_15_4_1
INFO-FLOW: Found component kernel_attention_mac_muladd_3ns_10ns_14ns_14_4_1.
INFO-FLOW: Append model kernel_attention_mac_muladd_3ns_10ns_14ns_14_4_1
INFO-FLOW: Found component kernel_attention_mac_muladd_5ns_6ns_14ns_14_4_1.
INFO-FLOW: Append model kernel_attention_mac_muladd_5ns_6ns_14ns_14_4_1
INFO-FLOW: Found component kernel_attention_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_attention_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_multiplication_Pipeline_VITIS_LOOP_207_4] ... 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_multiplication_Pipeline_VITIS_LOOP_207_4.compgen.tcl 
INFO-FLOW: Found component kernel_attention_ama_addmuladd_6ns_10ns_6ns_6ns_16_4_1.
INFO-FLOW: Append model kernel_attention_ama_addmuladd_6ns_10ns_6ns_6ns_16_4_1
INFO-FLOW: Found component kernel_attention_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_attention_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_multiplication] ... 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_multiplication.compgen.tcl 
INFO-FLOW: Found component kernel_attention_mul_4ns_6ns_10_1_1.
INFO-FLOW: Append model kernel_attention_mul_4ns_6ns_10_1_1
INFO-FLOW: Found component kernel_attention_mac_muladd_4ns_6ns_6ns_10_4_1.
INFO-FLOW: Append model kernel_attention_mac_muladd_4ns_6ns_6ns_10_4_1
INFO-FLOW: Found component kernel_attention_mul_mul_10ns_6ns_16_4_1.
INFO-FLOW: Append model kernel_attention_mul_mul_10ns_6ns_16_4_1
INFO-FLOW: Handling components in module [pow_generic_double_s] ... 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO-FLOW: Found component kernel_attention_mul_54s_67ns_120_1_1.
INFO-FLOW: Append model kernel_attention_mul_54s_67ns_120_1_1
INFO-FLOW: Found component kernel_attention_mul_13s_71s_71_1_1.
INFO-FLOW: Append model kernel_attention_mul_13s_71s_71_1_1
INFO-FLOW: Found component kernel_attention_mul_43ns_36ns_79_1_1.
INFO-FLOW: Append model kernel_attention_mul_43ns_36ns_79_1_1
INFO-FLOW: Found component kernel_attention_mul_49ns_44ns_93_1_1.
INFO-FLOW: Append model kernel_attention_mul_49ns_44ns_93_1_1
INFO-FLOW: Found component kernel_attention_mul_50ns_50ns_100_1_1.
INFO-FLOW: Append model kernel_attention_mul_50ns_50ns_100_1_1
INFO-FLOW: Found component kernel_attention_mac_muladd_16s_15ns_19s_31_4_1.
INFO-FLOW: Append model kernel_attention_mac_muladd_16s_15ns_19s_31_4_1
INFO-FLOW: Found component kernel_attention_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arbkb.
INFO-FLOW: Append model kernel_attention_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arbkb
INFO-FLOW: Found component kernel_attention_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arracud.
INFO-FLOW: Append model kernel_attention_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arracud
INFO-FLOW: Found component kernel_attention_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arradEe.
INFO-FLOW: Append model kernel_attention_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arradEe
INFO-FLOW: Handling components in module [kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum] ... 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum.compgen.tcl 
INFO-FLOW: Found component kernel_attention_fdiv_32ns_32ns_32_2_no_dsp_1.
INFO-FLOW: Append model kernel_attention_fdiv_32ns_32ns_32_2_no_dsp_1
INFO-FLOW: Found component kernel_attention_mul_3ns_15ns_15_1_1.
INFO-FLOW: Append model kernel_attention_mul_3ns_15ns_15_1_1
INFO-FLOW: Found component kernel_attention_mul_3ns_13ns_15_1_1.
INFO-FLOW: Append model kernel_attention_mul_3ns_13ns_15_1_1
INFO-FLOW: Found component kernel_attention_mac_muladd_6ns_6ns_15ns_15_4_1.
INFO-FLOW: Append model kernel_attention_mac_muladd_6ns_6ns_15ns_15_4_1
INFO-FLOW: Found component kernel_attention_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_attention_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT] ... 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT.compgen.tcl 
INFO-FLOW: Found component kernel_attention_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_attention_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT] ... 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT.compgen.tcl 
INFO-FLOW: Found component kernel_attention_ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1.
INFO-FLOW: Append model kernel_attention_ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1
INFO-FLOW: Found component kernel_attention_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_attention_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4] ... 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4.compgen.tcl 
INFO-FLOW: Found component kernel_attention_fcmp_32ns_32ns_1_1_no_dsp_1.
INFO-FLOW: Append model kernel_attention_fcmp_32ns_32ns_1_1_no_dsp_1
INFO-FLOW: Found component kernel_attention_mul_3ns_15ns_16_1_1.
INFO-FLOW: Append model kernel_attention_mul_3ns_15ns_16_1_1
INFO-FLOW: Found component kernel_attention_mac_muladd_8ns_6ns_16ns_16_4_1.
INFO-FLOW: Append model kernel_attention_mac_muladd_8ns_6ns_16ns_16_4_1
INFO-FLOW: Found component kernel_attention_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_attention_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT] ... 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT.compgen.tcl 
INFO-FLOW: Found component kernel_attention_mul_8ns_9ns_16_1_1.
INFO-FLOW: Append model kernel_attention_mul_8ns_9ns_16_1_1
INFO-FLOW: Found component kernel_attention_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_attention_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4] ... 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4.compgen.tcl 
INFO-FLOW: Found component kernel_attention_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_attention_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_attention] ... 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.compgen.tcl 
INFO-FLOW: Found component kernel_attention_dsqrt_64ns_64ns_64_5_no_dsp_1.
INFO-FLOW: Append model kernel_attention_dsqrt_64ns_64ns_64_5_no_dsp_1
INFO-FLOW: Found component kernel_attention_gmem0_m_axi.
INFO-FLOW: Append model kernel_attention_gmem0_m_axi
INFO-FLOW: Found component kernel_attention_gmem1_m_axi.
INFO-FLOW: Append model kernel_attention_gmem1_m_axi
INFO-FLOW: Found component kernel_attention_gmem_m_axi.
INFO-FLOW: Append model kernel_attention_gmem_m_axi
INFO-FLOW: Found component kernel_attention_control_s_axi.
INFO-FLOW: Append model kernel_attention_control_s_axi
INFO-FLOW: Append model kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4
INFO-FLOW: Append model kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4
INFO-FLOW: Append model kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3
INFO-FLOW: Append model DW_conv_Pipeline_In_Channel
INFO-FLOW: Append model DW_conv
INFO-FLOW: Append model compute_skip_Pipeline_VITIS_LOOP_584_3
INFO-FLOW: Append model compute_skip
INFO-FLOW: Append model get_qk
INFO-FLOW: Append model compute_multiplication_Pipeline_VITIS_LOOP_207_4
INFO-FLOW: Append model compute_multiplication
INFO-FLOW: Append model pow_generic_double_s
INFO-FLOW: Append model kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum
INFO-FLOW: Append model kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT
INFO-FLOW: Append model kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT
INFO-FLOW: Append model kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4
INFO-FLOW: Append model kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT
INFO-FLOW: Append model kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4
INFO-FLOW: Append model kernel_attention
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: kernel_attention_fsub_32ns_32ns_32_1_full_dsp_1 kernel_attention_fptrunc_64ns_32_1_no_dsp_1 kernel_attention_fpext_32ns_64_1_no_dsp_1 kernel_attention_dadd_64ns_64ns_64_1_full_dsp_1 kernel_attention_dmul_64ns_64ns_64_2_max_dsp_1 kernel_attention_ddiv_64ns_64ns_64_5_no_dsp_1 kernel_attention_flow_control_loop_pipe_sequential_init kernel_attention_flow_control_loop_pipe_sequential_init kernel_attention_mac_muladd_7ns_8ns_9s_15_4_1 kernel_attention_mac_muladd_7ns_6ns_7s_13_4_1 kernel_attention_flow_control_loop_pipe_sequential_init kernel_attention_fadd_32ns_32ns_32_1_full_dsp_1 kernel_attention_fmul_32ns_32ns_32_1_max_dsp_1 kernel_attention_mul_62s_7ns_62_1_1 kernel_attention_srem_32ns_8ns_8_36_1 kernel_attention_mul_2ns_13ns_14_1_1 kernel_attention_urem_8ns_8ns_8_12_seq_1 kernel_attention_mac_muladd_3ns_8ns_8ns_10_4_1 kernel_attention_mul_3ns_8ns_10_1_1 kernel_attention_flow_control_loop_pipe_sequential_init kernel_attention_mul_8ns_7ns_14_1_1 kernel_attention_mul_3ns_13ns_14_1_1 kernel_attention_mac_muladd_3ns_13ns_14ns_15_4_1 kernel_attention_mac_muladd_3ns_10ns_14ns_14_4_1 kernel_attention_mac_muladd_5ns_6ns_14ns_14_4_1 kernel_attention_flow_control_loop_pipe_sequential_init kernel_attention_ama_addmuladd_6ns_10ns_6ns_6ns_16_4_1 kernel_attention_flow_control_loop_pipe_sequential_init kernel_attention_mul_4ns_6ns_10_1_1 kernel_attention_mac_muladd_4ns_6ns_6ns_10_4_1 kernel_attention_mul_mul_10ns_6ns_16_4_1 kernel_attention_mul_54s_67ns_120_1_1 kernel_attention_mul_13s_71s_71_1_1 kernel_attention_mul_43ns_36ns_79_1_1 kernel_attention_mul_49ns_44ns_93_1_1 kernel_attention_mul_50ns_50ns_100_1_1 kernel_attention_mac_muladd_16s_15ns_19s_31_4_1 kernel_attention_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arbkb kernel_attention_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arracud kernel_attention_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arradEe kernel_attention_fdiv_32ns_32ns_32_2_no_dsp_1 kernel_attention_mul_3ns_15ns_15_1_1 kernel_attention_mul_3ns_13ns_15_1_1 kernel_attention_mac_muladd_6ns_6ns_15ns_15_4_1 kernel_attention_flow_control_loop_pipe_sequential_init kernel_attention_flow_control_loop_pipe_sequential_init kernel_attention_ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1 kernel_attention_flow_control_loop_pipe_sequential_init kernel_attention_fcmp_32ns_32ns_1_1_no_dsp_1 kernel_attention_mul_3ns_15ns_16_1_1 kernel_attention_mac_muladd_8ns_6ns_16ns_16_4_1 kernel_attention_flow_control_loop_pipe_sequential_init kernel_attention_mul_8ns_9ns_16_1_1 kernel_attention_flow_control_loop_pipe_sequential_init kernel_attention_flow_control_loop_pipe_sequential_init kernel_attention_dsqrt_64ns_64ns_64_5_no_dsp_1 kernel_attention_gmem0_m_axi kernel_attention_gmem1_m_axi kernel_attention_gmem_m_axi kernel_attention_control_s_axi kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 DW_conv_Pipeline_In_Channel DW_conv compute_skip_Pipeline_VITIS_LOOP_584_3 compute_skip get_qk compute_multiplication_Pipeline_VITIS_LOOP_207_4 compute_multiplication pow_generic_double_s kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 kernel_attention
INFO-FLOW: Generating /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model kernel_attention_fsub_32ns_32ns_32_1_full_dsp_1
INFO-FLOW: To file: write model kernel_attention_fptrunc_64ns_32_1_no_dsp_1
INFO-FLOW: To file: write model kernel_attention_fpext_32ns_64_1_no_dsp_1
INFO-FLOW: To file: write model kernel_attention_dadd_64ns_64ns_64_1_full_dsp_1
INFO-FLOW: To file: write model kernel_attention_dmul_64ns_64ns_64_2_max_dsp_1
INFO-FLOW: To file: write model kernel_attention_ddiv_64ns_64ns_64_5_no_dsp_1
INFO-FLOW: To file: write model kernel_attention_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_attention_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_attention_mac_muladd_7ns_8ns_9s_15_4_1
INFO-FLOW: To file: write model kernel_attention_mac_muladd_7ns_6ns_7s_13_4_1
INFO-FLOW: To file: write model kernel_attention_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_attention_fadd_32ns_32ns_32_1_full_dsp_1
INFO-FLOW: To file: write model kernel_attention_fmul_32ns_32ns_32_1_max_dsp_1
INFO-FLOW: To file: write model kernel_attention_mul_62s_7ns_62_1_1
INFO-FLOW: To file: write model kernel_attention_srem_32ns_8ns_8_36_1
INFO-FLOW: To file: write model kernel_attention_mul_2ns_13ns_14_1_1
INFO-FLOW: To file: write model kernel_attention_urem_8ns_8ns_8_12_seq_1
INFO-FLOW: To file: write model kernel_attention_mac_muladd_3ns_8ns_8ns_10_4_1
INFO-FLOW: To file: write model kernel_attention_mul_3ns_8ns_10_1_1
INFO-FLOW: To file: write model kernel_attention_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_attention_mul_8ns_7ns_14_1_1
INFO-FLOW: To file: write model kernel_attention_mul_3ns_13ns_14_1_1
INFO-FLOW: To file: write model kernel_attention_mac_muladd_3ns_13ns_14ns_15_4_1
INFO-FLOW: To file: write model kernel_attention_mac_muladd_3ns_10ns_14ns_14_4_1
INFO-FLOW: To file: write model kernel_attention_mac_muladd_5ns_6ns_14ns_14_4_1
INFO-FLOW: To file: write model kernel_attention_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_attention_ama_addmuladd_6ns_10ns_6ns_6ns_16_4_1
INFO-FLOW: To file: write model kernel_attention_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_attention_mul_4ns_6ns_10_1_1
INFO-FLOW: To file: write model kernel_attention_mac_muladd_4ns_6ns_6ns_10_4_1
INFO-FLOW: To file: write model kernel_attention_mul_mul_10ns_6ns_16_4_1
INFO-FLOW: To file: write model kernel_attention_mul_54s_67ns_120_1_1
INFO-FLOW: To file: write model kernel_attention_mul_13s_71s_71_1_1
INFO-FLOW: To file: write model kernel_attention_mul_43ns_36ns_79_1_1
INFO-FLOW: To file: write model kernel_attention_mul_49ns_44ns_93_1_1
INFO-FLOW: To file: write model kernel_attention_mul_50ns_50ns_100_1_1
INFO-FLOW: To file: write model kernel_attention_mac_muladd_16s_15ns_19s_31_4_1
INFO-FLOW: To file: write model kernel_attention_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arbkb
INFO-FLOW: To file: write model kernel_attention_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arracud
INFO-FLOW: To file: write model kernel_attention_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arradEe
INFO-FLOW: To file: write model kernel_attention_fdiv_32ns_32ns_32_2_no_dsp_1
INFO-FLOW: To file: write model kernel_attention_mul_3ns_15ns_15_1_1
INFO-FLOW: To file: write model kernel_attention_mul_3ns_13ns_15_1_1
INFO-FLOW: To file: write model kernel_attention_mac_muladd_6ns_6ns_15ns_15_4_1
INFO-FLOW: To file: write model kernel_attention_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_attention_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_attention_ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1
INFO-FLOW: To file: write model kernel_attention_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_attention_fcmp_32ns_32ns_1_1_no_dsp_1
INFO-FLOW: To file: write model kernel_attention_mul_3ns_15ns_16_1_1
INFO-FLOW: To file: write model kernel_attention_mac_muladd_8ns_6ns_16ns_16_4_1
INFO-FLOW: To file: write model kernel_attention_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_attention_mul_8ns_9ns_16_1_1
INFO-FLOW: To file: write model kernel_attention_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_attention_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_attention_dsqrt_64ns_64ns_64_5_no_dsp_1
INFO-FLOW: To file: write model kernel_attention_gmem0_m_axi
INFO-FLOW: To file: write model kernel_attention_gmem1_m_axi
INFO-FLOW: To file: write model kernel_attention_gmem_m_axi
INFO-FLOW: To file: write model kernel_attention_control_s_axi
INFO-FLOW: To file: write model kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4
INFO-FLOW: To file: write model kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4
INFO-FLOW: To file: write model kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3
INFO-FLOW: To file: write model DW_conv_Pipeline_In_Channel
INFO-FLOW: To file: write model DW_conv
INFO-FLOW: To file: write model compute_skip_Pipeline_VITIS_LOOP_584_3
INFO-FLOW: To file: write model compute_skip
INFO-FLOW: To file: write model get_qk
INFO-FLOW: To file: write model compute_multiplication_Pipeline_VITIS_LOOP_207_4
INFO-FLOW: To file: write model compute_multiplication
INFO-FLOW: To file: write model pow_generic_double_s
INFO-FLOW: To file: write model kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum
INFO-FLOW: To file: write model kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT
INFO-FLOW: To file: write model kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT
INFO-FLOW: To file: write model kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4
INFO-FLOW: To file: write model kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT
INFO-FLOW: To file: write model kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4
INFO-FLOW: To file: write model kernel_attention
INFO-FLOW: Generating /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/global.setting.tcl
Execute         source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute           source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute         source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/global.setting.tcl 
Execute         source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute           source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /users/cad/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=50.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/vhdl' dstVlogDir='/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/vlog' tclDir='/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db' modelList='kernel_attention_fsub_32ns_32ns_32_1_full_dsp_1
kernel_attention_fptrunc_64ns_32_1_no_dsp_1
kernel_attention_fpext_32ns_64_1_no_dsp_1
kernel_attention_dadd_64ns_64ns_64_1_full_dsp_1
kernel_attention_dmul_64ns_64ns_64_2_max_dsp_1
kernel_attention_ddiv_64ns_64ns_64_5_no_dsp_1
kernel_attention_flow_control_loop_pipe_sequential_init
kernel_attention_flow_control_loop_pipe_sequential_init
kernel_attention_mac_muladd_7ns_8ns_9s_15_4_1
kernel_attention_mac_muladd_7ns_6ns_7s_13_4_1
kernel_attention_flow_control_loop_pipe_sequential_init
kernel_attention_fadd_32ns_32ns_32_1_full_dsp_1
kernel_attention_fmul_32ns_32ns_32_1_max_dsp_1
kernel_attention_mul_62s_7ns_62_1_1
kernel_attention_srem_32ns_8ns_8_36_1
kernel_attention_mul_2ns_13ns_14_1_1
kernel_attention_urem_8ns_8ns_8_12_seq_1
kernel_attention_mac_muladd_3ns_8ns_8ns_10_4_1
kernel_attention_mul_3ns_8ns_10_1_1
kernel_attention_flow_control_loop_pipe_sequential_init
kernel_attention_mul_8ns_7ns_14_1_1
kernel_attention_mul_3ns_13ns_14_1_1
kernel_attention_mac_muladd_3ns_13ns_14ns_15_4_1
kernel_attention_mac_muladd_3ns_10ns_14ns_14_4_1
kernel_attention_mac_muladd_5ns_6ns_14ns_14_4_1
kernel_attention_flow_control_loop_pipe_sequential_init
kernel_attention_ama_addmuladd_6ns_10ns_6ns_6ns_16_4_1
kernel_attention_flow_control_loop_pipe_sequential_init
kernel_attention_mul_4ns_6ns_10_1_1
kernel_attention_mac_muladd_4ns_6ns_6ns_10_4_1
kernel_attention_mul_mul_10ns_6ns_16_4_1
kernel_attention_mul_54s_67ns_120_1_1
kernel_attention_mul_13s_71s_71_1_1
kernel_attention_mul_43ns_36ns_79_1_1
kernel_attention_mul_49ns_44ns_93_1_1
kernel_attention_mul_50ns_50ns_100_1_1
kernel_attention_mac_muladd_16s_15ns_19s_31_4_1
kernel_attention_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arbkb
kernel_attention_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arracud
kernel_attention_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arradEe
kernel_attention_fdiv_32ns_32ns_32_2_no_dsp_1
kernel_attention_mul_3ns_15ns_15_1_1
kernel_attention_mul_3ns_13ns_15_1_1
kernel_attention_mac_muladd_6ns_6ns_15ns_15_4_1
kernel_attention_flow_control_loop_pipe_sequential_init
kernel_attention_flow_control_loop_pipe_sequential_init
kernel_attention_ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1
kernel_attention_flow_control_loop_pipe_sequential_init
kernel_attention_fcmp_32ns_32ns_1_1_no_dsp_1
kernel_attention_mul_3ns_15ns_16_1_1
kernel_attention_mac_muladd_8ns_6ns_16ns_16_4_1
kernel_attention_flow_control_loop_pipe_sequential_init
kernel_attention_mul_8ns_9ns_16_1_1
kernel_attention_flow_control_loop_pipe_sequential_init
kernel_attention_flow_control_loop_pipe_sequential_init
kernel_attention_dsqrt_64ns_64ns_64_5_no_dsp_1
kernel_attention_gmem0_m_axi
kernel_attention_gmem1_m_axi
kernel_attention_gmem_m_axi
kernel_attention_control_s_axi
kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4
kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4
kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3
DW_conv_Pipeline_In_Channel
DW_conv
compute_skip_Pipeline_VITIS_LOOP_584_3
compute_skip
get_qk
compute_multiplication_Pipeline_VITIS_LOOP_207_4
compute_multiplication
pow_generic_double_s
kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum
kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT
kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT
kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4
kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT
kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4
kernel_attention
' expOnly='0'
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/global.setting.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/global.setting.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4.compgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4.compgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/DW_conv_Pipeline_In_Channel.compgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/DW_conv.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_skip_Pipeline_VITIS_LOOP_584_3.compgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_skip.compgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/get_qk.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Command         ap_source done; 0.14 sec.
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_multiplication_Pipeline_VITIS_LOOP_207_4.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_multiplication.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'kernel_attention_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arbkb' using auto ROMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'kernel_attention_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arracud' using auto ROMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'kernel_attention_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arradEe' using auto ROMs.
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command         ap_source done; 0.33 sec.
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT.compgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT.compgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4.compgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.57 seconds. CPU system time: 0.16 seconds. Elapsed time: 5.62 seconds; current allocated memory: 1.477 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='kernel_attention_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -ignore_long_run_time 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_auto_restart_counter 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_interrupt_mode 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -deadlock_detection 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='kernel_attention_fsub_32ns_32ns_32_1_full_dsp_1
kernel_attention_fptrunc_64ns_32_1_no_dsp_1
kernel_attention_fpext_32ns_64_1_no_dsp_1
kernel_attention_dadd_64ns_64ns_64_1_full_dsp_1
kernel_attention_dmul_64ns_64ns_64_2_max_dsp_1
kernel_attention_ddiv_64ns_64ns_64_5_no_dsp_1
kernel_attention_flow_control_loop_pipe_sequential_init
kernel_attention_flow_control_loop_pipe_sequential_init
kernel_attention_mac_muladd_7ns_8ns_9s_15_4_1
kernel_attention_mac_muladd_7ns_6ns_7s_13_4_1
kernel_attention_flow_control_loop_pipe_sequential_init
kernel_attention_fadd_32ns_32ns_32_1_full_dsp_1
kernel_attention_fmul_32ns_32ns_32_1_max_dsp_1
kernel_attention_mul_62s_7ns_62_1_1
kernel_attention_srem_32ns_8ns_8_36_1
kernel_attention_mul_2ns_13ns_14_1_1
kernel_attention_urem_8ns_8ns_8_12_seq_1
kernel_attention_mac_muladd_3ns_8ns_8ns_10_4_1
kernel_attention_mul_3ns_8ns_10_1_1
kernel_attention_flow_control_loop_pipe_sequential_init
kernel_attention_mul_8ns_7ns_14_1_1
kernel_attention_mul_3ns_13ns_14_1_1
kernel_attention_mac_muladd_3ns_13ns_14ns_15_4_1
kernel_attention_mac_muladd_3ns_10ns_14ns_14_4_1
kernel_attention_mac_muladd_5ns_6ns_14ns_14_4_1
kernel_attention_flow_control_loop_pipe_sequential_init
kernel_attention_ama_addmuladd_6ns_10ns_6ns_6ns_16_4_1
kernel_attention_flow_control_loop_pipe_sequential_init
kernel_attention_mul_4ns_6ns_10_1_1
kernel_attention_mac_muladd_4ns_6ns_6ns_10_4_1
kernel_attention_mul_mul_10ns_6ns_16_4_1
kernel_attention_mul_54s_67ns_120_1_1
kernel_attention_mul_13s_71s_71_1_1
kernel_attention_mul_43ns_36ns_79_1_1
kernel_attention_mul_49ns_44ns_93_1_1
kernel_attention_mul_50ns_50ns_100_1_1
kernel_attention_mac_muladd_16s_15ns_19s_31_4_1
kernel_attention_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arbkb
kernel_attention_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arracud
kernel_attention_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arradEe
kernel_attention_fdiv_32ns_32ns_32_2_no_dsp_1
kernel_attention_mul_3ns_15ns_15_1_1
kernel_attention_mul_3ns_13ns_15_1_1
kernel_attention_mac_muladd_6ns_6ns_15ns_15_4_1
kernel_attention_flow_control_loop_pipe_sequential_init
kernel_attention_flow_control_loop_pipe_sequential_init
kernel_attention_ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1
kernel_attention_flow_control_loop_pipe_sequential_init
kernel_attention_fcmp_32ns_32ns_1_1_no_dsp_1
kernel_attention_mul_3ns_15ns_16_1_1
kernel_attention_mac_muladd_8ns_6ns_16ns_16_4_1
kernel_attention_flow_control_loop_pipe_sequential_init
kernel_attention_mul_8ns_9ns_16_1_1
kernel_attention_flow_control_loop_pipe_sequential_init
kernel_attention_flow_control_loop_pipe_sequential_init
kernel_attention_dsqrt_64ns_64ns_64_5_no_dsp_1
kernel_attention_gmem0_m_axi
kernel_attention_gmem1_m_axi
kernel_attention_gmem_m_axi
kernel_attention_control_s_axi
kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4
kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4
kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3
DW_conv_Pipeline_In_Channel
DW_conv
compute_skip_Pipeline_VITIS_LOOP_584_3
compute_skip
get_qk
compute_multiplication_Pipeline_VITIS_LOOP_207_4
compute_multiplication
pow_generic_double_s
kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum
kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT
kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT
kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4
kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT
kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4
kernel_attention
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/global.setting.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.tbgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.compgen.dataonly.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.compgen.dataonly.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.rtl_wrap.cfg.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         get_config_export -vendor 
Execute         get_config_export -library 
Execute         get_config_export -version 
Execute         get_config_export -ipname 
Execute         get_config_export -taxonomy 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4.tbgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4.tbgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3.tbgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/DW_conv_Pipeline_In_Channel.tbgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/DW_conv.tbgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_skip_Pipeline_VITIS_LOOP_584_3.tbgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_skip.tbgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/get_qk.tbgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_multiplication_Pipeline_VITIS_LOOP_207_4.tbgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/compute_multiplication.tbgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/pow_generic_double_s.tbgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum.tbgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT.tbgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT.tbgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4.tbgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT.tbgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4.tbgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.tbgen.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/kernel_attention.constraint.tcl 
Execute         sc_get_clocks kernel_attention 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/impl/misc/kernel_attention_dadd_64ns_64ns_64_1_full_dsp_1_ip.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/impl/misc/kernel_attention_ddiv_64ns_64ns_64_5_no_dsp_1_ip.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/impl/misc/kernel_attention_dmul_64ns_64ns_64_2_max_dsp_1_ip.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/impl/misc/kernel_attention_dsqrt_64ns_64ns_64_5_no_dsp_1_ip.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/impl/misc/kernel_attention_fadd_32ns_32ns_32_1_full_dsp_1_ip.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/impl/misc/kernel_attention_fcmp_32ns_32ns_1_1_no_dsp_1_ip.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/impl/misc/kernel_attention_fdiv_32ns_32ns_32_2_no_dsp_1_ip.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/impl/misc/kernel_attention_fmul_32ns_32ns_32_1_max_dsp_1_ip.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/impl/misc/kernel_attention_fpext_32ns_64_1_no_dsp_1_ip.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/impl/misc/kernel_attention_fptrunc_64ns_32_1_no_dsp_1_ip.tcl 
Execute         source /users/student/mr111/cppan22/git_ViT_HLS/ViT_HLS/kernel_attention/proj_kernel_attention/solution1/impl/misc/kernel_attention_fsub_32ns_32ns_32_1_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE kernel_attention LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE kernel_attention LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} MODULE kernel_attention LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE kernel_attention LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST kernel_attention MODULE2INSTS {kernel_attention kernel_attention kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525 kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539 kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549 DW_conv grp_DW_conv_fu_557 DW_conv_Pipeline_In_Channel grp_DW_conv_Pipeline_In_Channel_fu_316 compute_skip grp_compute_skip_fu_570 compute_skip_Pipeline_VITIS_LOOP_584_3 grp_compute_skip_Pipeline_VITIS_LOOP_584_3_fu_56 get_qk grp_get_qk_fu_581 compute_multiplication grp_compute_multiplication_fu_590 compute_multiplication_Pipeline_VITIS_LOOP_207_4 grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197 kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608 pow_generic_double_s grp_pow_generic_double_s_fu_868 kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623 kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631 kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639 kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647 kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655} INST2MODULE {kernel_attention kernel_attention grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525 kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539 kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549 kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 grp_DW_conv_fu_557 DW_conv grp_DW_conv_Pipeline_In_Channel_fu_316 DW_conv_Pipeline_In_Channel grp_compute_skip_fu_570 compute_skip grp_compute_skip_Pipeline_VITIS_LOOP_584_3_fu_56 compute_skip_Pipeline_VITIS_LOOP_584_3 grp_get_qk_fu_581 get_qk grp_compute_multiplication_fu_590 compute_multiplication grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197 compute_multiplication_Pipeline_VITIS_LOOP_207_4 grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608 kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum grp_pow_generic_double_s_fu_868 pow_generic_double_s grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623 kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631 kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639 kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647 kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655 kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4} INSTDATA {kernel_attention {DEPTH 1 CHILDREN {grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525 grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539 grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549 grp_DW_conv_fu_557 grp_compute_skip_fu_570 grp_get_qk_fu_581 grp_compute_multiplication_fu_590 grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608 grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623 grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631 grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639 grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647 grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655}} grp_kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4_fu_525 {DEPTH 2 CHILDREN {}} grp_kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4_fu_539 {DEPTH 2 CHILDREN {}} grp_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3_fu_549 {DEPTH 2 CHILDREN {}} grp_DW_conv_fu_557 {DEPTH 2 CHILDREN grp_DW_conv_Pipeline_In_Channel_fu_316} grp_DW_conv_Pipeline_In_Channel_fu_316 {DEPTH 3 CHILDREN {}} grp_compute_skip_fu_570 {DEPTH 2 CHILDREN grp_compute_skip_Pipeline_VITIS_LOOP_584_3_fu_56} grp_compute_skip_Pipeline_VITIS_LOOP_584_3_fu_56 {DEPTH 3 CHILDREN {}} grp_get_qk_fu_581 {DEPTH 2 CHILDREN {}} grp_compute_multiplication_fu_590 {DEPTH 2 CHILDREN grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197} grp_compute_multiplication_Pipeline_VITIS_LOOP_207_4_fu_197 {DEPTH 3 CHILDREN {}} grp_kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum_fu_608 {DEPTH 2 CHILDREN grp_pow_generic_double_s_fu_868} grp_pow_generic_double_s_fu_868 {DEPTH 3 CHILDREN {}} grp_kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT_fu_623 {DEPTH 2 CHILDREN {}} grp_kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT_fu_631 {DEPTH 2 CHILDREN {}} grp_kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4_fu_639 {DEPTH 2 CHILDREN {}} grp_kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT_fu_647 {DEPTH 2 CHILDREN {}} grp_kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4_fu_655 {DEPTH 2 CHILDREN {}}} MODULEDATA {kernel_attention_Pipeline_VITIS_LOOP_373_3_VITIS_LOOP_375_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln373_fu_171_p2 SOURCE kernel_attention.cpp:373 VARIABLE add_ln373 LOOP VITIS_LOOP_373_3_VITIS_LOOP_375_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U1 SOURCE kernel_attention.cpp:379 VARIABLE sub_i LOOP VITIS_LOOP_373_3_VITIS_LOOP_375_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_5_no_dsp_1_U6 SOURCE kernel_attention.cpp:379 VARIABLE div_i LOOP VITIS_LOOP_373_3_VITIS_LOOP_375_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_2_max_dsp_1_U5 SOURCE kernel_attention.cpp:379 VARIABLE mul33_i LOOP VITIS_LOOP_373_3_VITIS_LOOP_375_4 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U4 SOURCE kernel_attention.cpp:379 VARIABLE add37_i LOOP VITIS_LOOP_373_3_VITIS_LOOP_375_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}}} AREA {DSP 13 BRAM 0 URAM 0}} kernel_attention_Pipeline_VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_115_p2 SOURCE kernel_attention.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_2_VITIS_LOOP_18_3_VITIS_LOOP_19_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_698_p2 SOURCE kernel_attention.cpp:80 VARIABLE add_ln80 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_1_fu_724_p2 SOURCE kernel_attention.cpp:80 VARIABLE add_ln80_1 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_9s_15_4_1_U25 SOURCE kernel_attention.cpp:80 VARIABLE mul_ln80 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_7s_13_4_1_U26 SOURCE kernel_attention.cpp:80 VARIABLE mul_ln80_1 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_92_fu_788_p2 SOURCE kernel_attention.cpp:80 VARIABLE empty_92 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_9s_15_4_1_U25 SOURCE kernel_attention.cpp:84 VARIABLE add_ln84 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_93_fu_812_p2 SOURCE kernel_attention.cpp:80 VARIABLE empty_93 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_2_fu_833_p2 SOURCE kernel_attention.cpp:84 VARIABLE add_ln84_2 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_1_fu_843_p2 SOURCE kernel_attention.cpp:84 VARIABLE add_ln84_1 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_7s_13_4_1_U26 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_1_fu_882_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_1 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_2_fu_907_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_2 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_3_fu_924_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_3 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_4_fu_949_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_4 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_5_fu_966_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_5 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_6_fu_991_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_6 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_7_fu_1008_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_7 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_8_fu_1033_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_8 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_9_fu_1050_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_9 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_10_fu_1075_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_10 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_11_fu_1092_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_11 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_12_fu_1117_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_12 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_13_fu_1134_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_13 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_14_fu_1159_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_14 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_15_fu_1176_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_15 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_16_fu_1201_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_16 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_17_fu_1218_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_17 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_18_fu_1243_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_18 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_19_fu_1260_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_19 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_20_fu_1285_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_20 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_21_fu_1302_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_21 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_22_fu_1327_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_22 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_23_fu_1344_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_23 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_24_fu_1369_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_24 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_25_fu_1386_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_25 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_26_fu_1411_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_26 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_27_fu_1428_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_27 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_28_fu_1456_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_28 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_29_fu_1474_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_29 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_30_fu_1499_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_30 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_31_fu_1516_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_31 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_32_fu_1541_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_32 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_33_fu_1558_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_33 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_34_fu_1583_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_34 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_35_fu_1600_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_35 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_36_fu_1625_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_36 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_37_fu_1642_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_37 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_38_fu_1667_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_38 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_39_fu_1684_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_39 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_40_fu_1709_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_40 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_41_fu_1726_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_41 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_42_fu_1751_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_42 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_43_fu_1768_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_43 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_44_fu_1793_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_44 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_45_fu_1810_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_45 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_46_fu_1835_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_46 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_47_fu_1852_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_47 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_48_fu_1877_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_48 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_49_fu_1894_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_49 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_50_fu_1919_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_50 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_51_fu_1936_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_51 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_52_fu_1961_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_52 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_53_fu_1978_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_53 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_54_fu_2003_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_54 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_55_fu_2020_p2 SOURCE kernel_attention.cpp:90 VARIABLE add_ln90_55 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_fu_742_p2 SOURCE kernel_attention.cpp:82 VARIABLE add_ln82 LOOP VITIS_LOOP_80_2_VITIS_LOOP_82_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} DW_conv_Pipeline_In_Channel {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln340_fu_282_p2 SOURCE kernel_attention.cpp:340 VARIABLE add_ln340 LOOP In_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_62s_7ns_62_1_1_U34 SOURCE kernel_attention.cpp:337 VARIABLE mul_ln337 LOOP In_Channel BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_fu_341_p2 SOURCE kernel_attention.cpp:339 VARIABLE add_ln339 LOOP In_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_1_fu_384_p2 SOURCE kernel_attention.cpp:339 VARIABLE add_ln339_1 LOOP In_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U33 SOURCE kernel_attention.cpp:339 VARIABLE mul LOOP In_Channel BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_full_dsp_1_U32 SOURCE kernel_attention.cpp:339 VARIABLE add LOOP In_Channel BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln341_fu_433_p2 SOURCE kernel_attention.cpp:341 VARIABLE add_ln341 LOOP In_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_419_p0 SOURCE kernel_attention.cpp:341 VARIABLE add_ln341_1 LOOP In_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 8 BRAM 0 URAM 0}} DW_conv {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME bound31_fu_382_p2 SOURCE {} VARIABLE bound31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME bound80_fu_408_p2 SOURCE {} VARIABLE bound80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_493_p2 SOURCE kernel_attention.cpp:338 VARIABLE empty LOOP Batch_Out_Column_Kernel_Col_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_330_fu_515_p2 SOURCE kernel_attention.cpp:338 VARIABLE empty_330 LOOP Batch_Out_Column_Kernel_Col_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln309_fu_536_p2 SOURCE kernel_attention.cpp:309 VARIABLE add_ln309 LOOP Batch_Out_Column_Kernel_Col_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln309_1_fu_550_p2 SOURCE kernel_attention.cpp:309 VARIABLE add_ln309_1 LOOP Batch_Out_Column_Kernel_Col_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U55 SOURCE kernel_attention.cpp:312 VARIABLE p_mid2154 LOOP Batch_Out_Column_Kernel_Col_Output_Channel BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_2ns_13ns_14_1_1_U53 SOURCE kernel_attention.cpp:312 VARIABLE p_mid2156 LOOP Batch_Out_Column_Kernel_Col_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln312_fu_726_p2 SOURCE kernel_attention.cpp:312 VARIABLE add_ln312 LOOP Batch_Out_Column_Kernel_Col_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid1106_fu_793_p2 SOURCE kernel_attention.cpp:312 VARIABLE p_mid1106 LOOP Batch_Out_Column_Kernel_Col_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln327_fu_806_p2 SOURCE kernel_attention.cpp:327 VARIABLE add_ln327 LOOP Batch_Out_Column_Kernel_Col_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln315_fu_819_p2 SOURCE kernel_attention.cpp:315 VARIABLE add_ln315 LOOP Batch_Out_Column_Kernel_Col_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid153_fu_873_p2 SOURCE kernel_attention.cpp:312 VARIABLE p_mid153 LOOP Batch_Out_Column_Kernel_Col_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_940_p2 SOURCE kernel_attention.cpp:319 VARIABLE p_mid1 LOOP Batch_Out_Column_Kernel_Col_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid112_fu_962_p2 SOURCE kernel_attention.cpp:319 VARIABLE p_mid112 LOOP Batch_Out_Column_Kernel_Col_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln327_1_fu_1038_p2 SOURCE kernel_attention.cpp:327 VARIABLE add_ln327_1 LOOP Batch_Out_Column_Kernel_Col_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U55 SOURCE kernel_attention.cpp:332 VARIABLE add_ln332 LOOP Batch_Out_Column_Kernel_Col_Output_Channel BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME in_ch_fu_1127_p2 SOURCE kernel_attention.cpp:335 VARIABLE in_ch LOOP Batch_Out_Column_Kernel_Col_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_333_fu_1151_p2 SOURCE kernel_attention.cpp:332 VARIABLE empty_333 LOOP Batch_Out_Column_Kernel_Col_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_4_fu_1260_p2 SOURCE kernel_attention.cpp:339 VARIABLE add_ln339_4 LOOP Batch_Out_Column_Kernel_Col_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln345_fu_1291_p2 SOURCE kernel_attention.cpp:345 VARIABLE add_ln345 LOOP Batch_Out_Column_Kernel_Col_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_full_dsp_1_U52 SOURCE kernel_attention.cpp:345 VARIABLE add1 LOOP Batch_Out_Column_Kernel_Col_Output_Channel BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1347_p0 SOURCE kernel_attention.cpp:346 VARIABLE add_ln346 LOOP Batch_Out_Column_Kernel_Col_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln347_fu_1465_p2 SOURCE kernel_attention.cpp:347 VARIABLE add_ln347 LOOP Batch_Out_Column_Kernel_Col_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_fu_1352_p2 SOURCE kernel_attention.cpp:317 VARIABLE add_ln317 LOOP Batch_Out_Column_Kernel_Col_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_1_fu_1375_p2 SOURCE kernel_attention.cpp:317 VARIABLE add_ln317_1 LOOP Batch_Out_Column_Kernel_Col_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln315_1_fu_1388_p2 SOURCE kernel_attention.cpp:315 VARIABLE add_ln315_1 LOOP Batch_Out_Column_Kernel_Col_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln312_1_fu_1401_p2 SOURCE kernel_attention.cpp:312 VARIABLE add_ln312_1 LOOP Batch_Out_Column_Kernel_Col_Output_Channel BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 11 BRAM 0 URAM 0}} compute_skip_Pipeline_VITIS_LOOP_584_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_8ns_10_1_1_U65 SOURCE kernel_attention.cpp:580 VARIABLE mul_ln580 LOOP Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp2_fu_331_p2 SOURCE kernel_attention.cpp:580 VARIABLE tmp2 LOOP Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp3_fu_352_p2 SOURCE kernel_attention.cpp:580 VARIABLE tmp3 LOOP Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_362_p2 SOURCE kernel_attention.cpp:580 VARIABLE empty LOOP Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_143_fu_380_p2 SOURCE kernel_attention.cpp:580 VARIABLE empty_143 LOOP Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln578_fu_280_p2 SOURCE kernel_attention.cpp:578 VARIABLE add_ln578 LOOP Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln578_1_fu_404_p2 SOURCE kernel_attention.cpp:578 VARIABLE add_ln578_1 LOOP Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_8ns_10_1_1_U66 SOURCE kernel_attention.cpp:580 VARIABLE mul_ln580_1 LOOP Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp3_mid186_fu_440_p2 SOURCE kernel_attention.cpp:580 VARIABLE tmp3_mid186 LOOP Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid198_fu_465_p2 SOURCE kernel_attention.cpp:580 VARIABLE p_mid198 LOOP Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln580_fu_513_p2 SOURCE kernel_attention.cpp:580 VARIABLE add_ln580 LOOP Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp2_mid1_fu_542_p2 SOURCE kernel_attention.cpp:580 VARIABLE tmp2_mid1 LOOP Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp3_mid1_fu_564_p2 SOURCE kernel_attention.cpp:580 VARIABLE tmp3_mid1 LOOP Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid135_fu_590_p2 SOURCE kernel_attention.cpp:580 VARIABLE p_mid135 LOOP Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln582_fu_629_p2 SOURCE kernel_attention.cpp:582 VARIABLE add_ln582 LOOP Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_645_p2 SOURCE kernel_attention.cpp:582 VARIABLE p_mid1 LOOP Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid111_fu_663_p2 SOURCE kernel_attention.cpp:582 VARIABLE p_mid111 LOOP Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln582_1_fu_689_p2 SOURCE kernel_attention.cpp:582 VARIABLE add_ln582_1 LOOP Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln582_2_fu_704_p2 SOURCE kernel_attention.cpp:582 VARIABLE add_ln582_2 LOOP Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln584_fu_730_p2 SOURCE kernel_attention.cpp:584 VARIABLE add_ln584 LOOP Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln582_3_fu_764_p2 SOURCE kernel_attention.cpp:582 VARIABLE add_ln582_3 LOOP Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln580_1_fu_297_p2 SOURCE kernel_attention.cpp:580 VARIABLE add_ln580_1 LOOP Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_skip {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_7ns_14_1_1_U74 SOURCE {} VARIABLE bound21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 0 BRAM 0 URAM 0}} get_qk {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_2ns_13ns_14_1_1_U80 SOURCE kernel_attention.cpp:37 VARIABLE empty LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_13ns_14ns_15_4_1_U84 SOURCE {} VARIABLE empty_136 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_13ns_14ns_15_4_1_U84 SOURCE kernel_attention.cpp:37 VARIABLE empty_137 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_13ns_14_1_1_U82 SOURCE kernel_attention.cpp:41 VARIABLE mul_ln41 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_10ns_14ns_14_4_1_U86 SOURCE kernel_attention.cpp:41 VARIABLE empty_138 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_10ns_14ns_14_4_1_U86 SOURCE kernel_attention.cpp:50 VARIABLE add_ln50_1 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_5ns_6ns_14ns_14_4_1_U88 SOURCE kernel_attention.cpp:43 VARIABLE empty_139 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_5ns_6ns_14ns_14_4_1_U88 SOURCE kernel_attention.cpp:50 VARIABLE empty_140 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_2_fu_1030_p2 SOURCE kernel_attention.cpp:50 VARIABLE add_ln50_2 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln50_fu_1107_p2 SOURCE kernel_attention.cpp:50 VARIABLE sub_ln50 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_361_p2 SOURCE kernel_attention.cpp:37 VARIABLE add_ln37 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_1_fu_500_p2 SOURCE kernel_attention.cpp:37 VARIABLE add_ln37_1 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_2ns_13ns_14_1_1_U81 SOURCE kernel_attention.cpp:37 VARIABLE p_mid1183 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_405_p2 SOURCE kernel_attention.cpp:39 VARIABLE add_ln39 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_13ns_14ns_15_4_1_U85 SOURCE kernel_attention.cpp:39 VARIABLE p_mid1106 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_13ns_14ns_15_4_1_U85 SOURCE kernel_attention.cpp:39 VARIABLE p_mid1108 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_13ns_14_1_1_U83 SOURCE kernel_attention.cpp:41 VARIABLE mul_ln41_1 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_1_fu_667_p2 SOURCE kernel_attention.cpp:41 VARIABLE add_ln41_1 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_937_p2 SOURCE kernel_attention.cpp:41 VARIABLE add_ln41 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_10ns_14ns_14_4_1_U87 SOURCE kernel_attention.cpp:41 VARIABLE p_mid146 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_10ns_14ns_14_4_1_U87 SOURCE kernel_attention.cpp:50 VARIABLE add_ln50_6 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_973_p2 SOURCE kernel_attention.cpp:43 VARIABLE add_ln43 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_5ns_6ns_14ns_14_4_1_U89 SOURCE kernel_attention.cpp:43 VARIABLE p_mid1 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_5ns_6ns_14ns_14_4_1_U89 SOURCE kernel_attention.cpp:50 VARIABLE p_mid116 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_7_fu_1075_p2 SOURCE kernel_attention.cpp:50 VARIABLE add_ln50_7 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_1158_p2 SOURCE kernel_attention.cpp:45 VARIABLE add_ln45 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln50_1_fu_1180_p2 SOURCE kernel_attention.cpp:50 VARIABLE sub_ln50_1 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_1203_p2 SOURCE kernel_attention.cpp:50 VARIABLE add_ln50 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_1213_p2 SOURCE kernel_attention.cpp:57 VARIABLE add_ln57 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_1_fu_1231_p2 SOURCE kernel_attention.cpp:57 VARIABLE add_ln57_1 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_5_fu_1280_p2 SOURCE kernel_attention.cpp:50 VARIABLE add_ln50_5 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_4_fu_1290_p2 SOURCE kernel_attention.cpp:50 VARIABLE add_ln50_4 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_3_fu_1308_p2 SOURCE kernel_attention.cpp:50 VARIABLE add_ln50_3 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_858_p2 SOURCE kernel_attention.cpp:47 VARIABLE add_ln47 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_1_fu_864_p2 SOURCE kernel_attention.cpp:45 VARIABLE add_ln45_1 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_1_fu_878_p2 SOURCE kernel_attention.cpp:43 VARIABLE add_ln43_1 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_2_fu_435_p2 SOURCE kernel_attention.cpp:41 VARIABLE add_ln41_2 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_1_fu_449_p2 SOURCE kernel_attention.cpp:39 VARIABLE add_ln39_1 LOOP init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} compute_multiplication_Pipeline_VITIS_LOOP_207_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_fu_212_p2 SOURCE kernel_attention.cpp:207 VARIABLE add_ln207 LOOP VITIS_LOOP_207_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_fu_226_p2 SOURCE kernel_attention.cpp:208 VARIABLE add_ln208 LOOP VITIS_LOOP_207_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_6ns_10ns_6ns_6ns_16_4_1_U100 SOURCE kernel_attention.cpp:209 VARIABLE add_ln209 LOOP VITIS_LOOP_207_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_6ns_10ns_6ns_6ns_16_4_1_U100 SOURCE kernel_attention.cpp:209 VARIABLE mul_ln209 LOOP VITIS_LOOP_207_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_6ns_10ns_6ns_6ns_16_4_1_U100 SOURCE kernel_attention.cpp:209 VARIABLE add_ln209_1 LOOP VITIS_LOOP_207_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_2_fu_258_p2 SOURCE kernel_attention.cpp:209 VARIABLE add_ln209_2 LOOP VITIS_LOOP_207_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U99 SOURCE kernel_attention.cpp:209 VARIABLE mul LOOP VITIS_LOOP_207_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_max_dsp_1_U99 SOURCE kernel_attention.cpp:209 VARIABLE mul1 LOOP VITIS_LOOP_207_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_full_dsp_1_U98 SOURCE kernel_attention.cpp:208 VARIABLE sum_1 LOOP VITIS_LOOP_207_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 6 BRAM 0 URAM 0}} compute_multiplication {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_148_fu_281_p2 SOURCE kernel_attention.cpp:204 VARIABLE empty_148 LOOP execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln203_fu_293_p2 SOURCE kernel_attention.cpp:203 VARIABLE add_ln203 LOOP execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln203_1_fu_316_p2 SOURCE kernel_attention.cpp:203 VARIABLE add_ln203_1 LOOP execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln204_fu_376_p2 SOURCE kernel_attention.cpp:204 VARIABLE add_ln204 LOOP execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_400_p2 SOURCE kernel_attention.cpp:204 VARIABLE p_mid1 LOOP execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_6ns_10_1_1_U111 SOURCE kernel_attention.cpp:204 VARIABLE mul_ln204 LOOP execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_6ns_6ns_10_4_1_U112 SOURCE kernel_attention.cpp:204 VARIABLE mul_ln204_1 LOOP execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_6ns_6ns_10_4_1_U112 SOURCE kernel_attention.cpp:205 VARIABLE tmp2 LOOP execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_10ns_6ns_16_4_1_U113 SOURCE kernel_attention.cpp:205 VARIABLE empty_153 LOOP execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_154_fu_448_p2 SOURCE kernel_attention.cpp:205 VARIABLE empty_154 LOOP execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_10ns_6ns_16_4_1_U114 SOURCE kernel_attention.cpp:205 VARIABLE empty_155 LOOP execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_156_fu_464_p2 SOURCE kernel_attention.cpp:205 VARIABLE empty_156 LOOP execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln206_fu_504_p2 SOURCE kernel_attention.cpp:206 VARIABLE add_ln206 LOOP VITIS_LOOP_206_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln205_fu_510_p2 SOURCE kernel_attention.cpp:205 VARIABLE add_ln205 LOOP execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln204_1_fu_515_p2 SOURCE kernel_attention.cpp:204 VARIABLE add_ln204_1 LOOP execute_VITIS_LOOP_204_1_VITIS_LOOP_205_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 9 BRAM 0 URAM 0}} pow_generic_double_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_exp_fu_291_p2 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515 VARIABLE m_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME e_frac_V_1_fu_331_p2 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE e_frac_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_54s_67ns_120_1_1_U125 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE m_frac_l_V LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_fu_371_p2 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U130 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U130 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_642_p2 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_int_base.h:455 VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_13s_71s_71_1_1_U126 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_12 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME m_diff_V_fu_684_p2 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE m_diff_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_9_fu_786_p2 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_43ns_36ns_79_1_1_U127 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_14 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_fu_833_p2 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z2P_m_1_V_fu_843_p2 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE exp_Z2P_m_1_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_49ns_44ns_93_1_1_U128 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_15 LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_2_fu_911_p2 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z1P_m_1_l_V_fu_921_p2 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE exp_Z1P_m_1_l_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_11_fu_947_p2 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_50ns_50ns_100_1_1_U129 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_19 LOOP {} BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_6_fu_1011_p2 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_1_fu_1017_p2 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE add_ln1347_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_2_fu_1023_p2 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE add_ln1347_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_exp_V_fu_1037_p2 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_int.h:29 VARIABLE r_exp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_exp_V_fu_1122_p2 SOURCE /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files/ap_int_base.h:186 VARIABLE out_exp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 33 BRAM 5 URAM 0}} kernel_attention_Pipeline_VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_15ns_15_1_1_U147 SOURCE kernel_attention.cpp:231 VARIABLE mul_ln231 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_13ns_15_1_1_U149 SOURCE kernel_attention.cpp:231 VARIABLE empty LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6ns_6ns_15ns_15_4_1_U151 SOURCE kernel_attention.cpp:232 VARIABLE empty_99 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6ns_6ns_15ns_15_4_1_U151 SOURCE kernel_attention.cpp:231 VARIABLE tmp2 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_100_fu_1274_p2 SOURCE kernel_attention.cpp:231 VARIABLE empty_100 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_101_fu_1292_p2 SOURCE kernel_attention.cpp:231 VARIABLE empty_101 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln230_fu_1041_p2 SOURCE kernel_attention.cpp:230 VARIABLE add_ln230 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln230_1_fu_1062_p2 SOURCE kernel_attention.cpp:230 VARIABLE add_ln230_1 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_15ns_15_1_1_U148 SOURCE kernel_attention.cpp:231 VARIABLE mul_ln231_1 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid12597_fu_1334_p2 SOURCE kernel_attention.cpp:231 VARIABLE p_mid12597 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_fu_1240_p2 SOURCE kernel_attention.cpp:231 VARIABLE add_ln231 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_13ns_15_1_1_U150 SOURCE kernel_attention.cpp:231 VARIABLE p_mid12331 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid12343_fu_1372_p2 SOURCE kernel_attention.cpp:231 VARIABLE p_mid12343 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid12353_fu_1397_p2 SOURCE kernel_attention.cpp:231 VARIABLE p_mid12353 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_fu_1145_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6ns_6ns_15ns_15_4_1_U152 SOURCE kernel_attention.cpp:232 VARIABLE p_mid12312 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6ns_6ns_15ns_15_4_1_U152 SOURCE kernel_attention.cpp:231 VARIABLE tmp2_mid1 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid12314_fu_1438_p2 SOURCE kernel_attention.cpp:231 VARIABLE p_mid12314 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid12318_fu_1467_p2 SOURCE kernel_attention.cpp:231 VARIABLE p_mid12318 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_1_fu_1531_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_1 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_2_fu_1554_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_2 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_3_fu_1569_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_3 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_4_fu_1584_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_4 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_5_fu_1599_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_5 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_6_fu_1614_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_6 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_7_fu_1629_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_7 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_8_fu_1644_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_8 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_9_fu_1659_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_9 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_10_fu_1682_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_10 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_11_fu_1701_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_11 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_12_fu_1720_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_12 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_13_fu_1739_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_13 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_14_fu_1758_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_14 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_15_fu_1777_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_15 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_16_fu_1796_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_16 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_17_fu_1815_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_17 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_18_fu_1834_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_18 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_19_fu_1853_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_19 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_20_fu_1872_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_20 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_21_fu_1891_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_21 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_22_fu_1910_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_22 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_23_fu_1929_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_23 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_24_fu_1948_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_24 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_25_fu_1967_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_25 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_26_fu_1986_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_26 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_27_fu_2005_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_27 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_28_fu_2024_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_28 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_29_fu_2043_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_29 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_30_fu_2062_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_30 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_31_fu_2081_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_31 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_32_fu_2100_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_32 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_33_fu_2119_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_33 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_34_fu_2138_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_34 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_35_fu_2157_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_35 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_36_fu_2176_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_36 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_37_fu_2195_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_37 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_38_fu_2214_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_38 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_39_fu_2233_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_39 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_40_fu_2252_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_40 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_41_fu_2271_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_41 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_42_fu_2290_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_42 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_43_fu_2309_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_43 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_44_fu_2328_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_44 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_45_fu_2347_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_45 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_46_fu_2366_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_46 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_47_fu_2385_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_47 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_48_fu_2394_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_48 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_1 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_1 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_2 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_2 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_3 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_3 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_4 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_4 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_5 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_5 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_6 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_6 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_7 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_7 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_8 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_8 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_9 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_9 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_s LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_s LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_10 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_10 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_11 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_11 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_12 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_12 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_13 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_13 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_14 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_14 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_15 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_15 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_16 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_16 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_17 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_17 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_18 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_18 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_19 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_19 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_20 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_20 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_21 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_21 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_22 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_22 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_23 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_23 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_24 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_24 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_25 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_25 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_26 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_26 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_27 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_27 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_28 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_28 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_29 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_29 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_30 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_30 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_31 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_31 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_32 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_32 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_33 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_33 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_34 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_34 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_35 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_35 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_36 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_36 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_37 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_37 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_38 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_38 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_39 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_39 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_40 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_40 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_41 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_41 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_42 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_42 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_43 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_43 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_44 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_44 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_45 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_45 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_46 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_46 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_full_dsp_1_U141 SOURCE kernel_attention.cpp:238 VARIABLE sub_i1_47 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U146 SOURCE kernel_attention.cpp:238 VARIABLE add40_i_47 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_2_no_dsp_1_U142 SOURCE kernel_attention.cpp:240 VARIABLE div_i1 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln234_fu_1514_p2 SOURCE kernel_attention.cpp:234 VARIABLE add_ln234 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_49_fu_1163_p2 SOURCE kernel_attention.cpp:232 VARIABLE add_ln232_49 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_1_fu_1177_p2 SOURCE kernel_attention.cpp:231 VARIABLE add_ln231_1 LOOP VITIS_LOOP_230_1_VITIS_LOOP_232_3_count_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 40 BRAM 5 URAM 0}} kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_13ns_14_1_1_U161 SOURCE kernel_attention.cpp:112 VARIABLE mul_ln112 LOOP VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_10ns_14ns_14_4_1_U163 SOURCE kernel_attention.cpp:112 VARIABLE empty LOOP VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_10ns_14ns_14_4_1_U163 SOURCE kernel_attention.cpp:121 VARIABLE add_ln121_1 LOOP VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_2_fu_430_p2 SOURCE kernel_attention.cpp:120 VARIABLE add_ln120_2 LOOP VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln121_fu_451_p2 SOURCE kernel_attention.cpp:121 VARIABLE sub_ln121 LOOP VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_fu_256_p2 SOURCE kernel_attention.cpp:110 VARIABLE add_ln110 LOOP VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_1_fu_385_p2 SOURCE kernel_attention.cpp:110 VARIABLE add_ln110_1 LOOP VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_13ns_14_1_1_U162 SOURCE kernel_attention.cpp:112 VARIABLE mul_ln112_1 LOOP VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_300_p2 SOURCE kernel_attention.cpp:112 VARIABLE add_ln112 LOOP VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_10ns_14ns_14_4_1_U164 SOURCE kernel_attention.cpp:112 VARIABLE p_mid12847 LOOP VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_10ns_14ns_14_4_1_U164 SOURCE kernel_attention.cpp:121 VARIABLE add_ln121_2 LOOP VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_537_p2 SOURCE kernel_attention.cpp:114 VARIABLE add_ln114 LOOP VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_4_fu_565_p2 SOURCE kernel_attention.cpp:120 VARIABLE add_ln120_4 LOOP VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_611_p2 SOURCE kernel_attention.cpp:116 VARIABLE add_ln116 LOOP VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln121_1_fu_652_p2 SOURCE kernel_attention.cpp:121 VARIABLE sub_ln121_1 LOOP VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_678_p2 SOURCE kernel_attention.cpp:121 VARIABLE add_ln121 LOOP VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_3_fu_708_p2 SOURCE kernel_attention.cpp:120 VARIABLE add_ln120_3 LOOP VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_1_fu_718_p2 SOURCE kernel_attention.cpp:120 VARIABLE add_ln120_1 LOOP VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_fu_736_p2 SOURCE kernel_attention.cpp:120 VARIABLE add_ln120 LOOP VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_fu_761_p2 SOURCE kernel_attention.cpp:118 VARIABLE add_ln118 LOOP VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_1_fu_767_p2 SOURCE kernel_attention.cpp:116 VARIABLE add_ln116_1 LOOP VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_1_fu_324_p2 SOURCE kernel_attention.cpp:114 VARIABLE add_ln114_1 LOOP VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_1_fu_338_p2 SOURCE kernel_attention.cpp:112 VARIABLE add_ln112_1 LOOP VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} kernel_attention_Pipeline_VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VIT {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_13ns_15_1_1_U168 SOURCE kernel_attention.cpp:177 VARIABLE empty LOOP VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_107_fu_646_p2 SOURCE kernel_attention.cpp:181 VARIABLE empty_107 LOOP VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_2_fu_656_p2 SOURCE kernel_attention.cpp:185 VARIABLE add_ln185_2 LOOP VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln177_fu_272_p2 SOURCE kernel_attention.cpp:177 VARIABLE add_ln177 LOOP VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln177_1_fu_662_p2 SOURCE kernel_attention.cpp:177 VARIABLE add_ln177_1 LOOP VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_13ns_15_1_1_U169 SOURCE kernel_attention.cpp:177 VARIABLE p_mid13000 LOOP VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln179_fu_362_p2 SOURCE kernel_attention.cpp:179 VARIABLE add_ln179 LOOP VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_713_p2 SOURCE kernel_attention.cpp:181 VARIABLE add_ln181 LOOP VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid12943_fu_735_p2 SOURCE kernel_attention.cpp:181 VARIABLE p_mid12943 LOOP VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_6_fu_745_p2 SOURCE kernel_attention.cpp:185 VARIABLE add_ln185_6 LOOP VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_fu_592_p2 SOURCE kernel_attention.cpp:183 VARIABLE add_ln183 LOOP VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_1_fu_494_p2 SOURCE kernel_attention.cpp:185 VARIABLE add_ln185_1 LOOP VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1_U170 SOURCE kernel_attention.cpp:185 VARIABLE add_ln185 LOOP VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1_U170 SOURCE kernel_attention.cpp:185 VARIABLE mul_ln185 LOOP VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_5ns_6ns_6ns_3ns_12_4_1_U170 SOURCE kernel_attention.cpp:185 VARIABLE add_ln185_3 LOOP VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_5_fu_768_p2 SOURCE kernel_attention.cpp:185 VARIABLE add_ln185_5 LOOP VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_4_fu_786_p2 SOURCE kernel_attention.cpp:185 VARIABLE add_ln185_4 LOOP VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_504_p2 SOURCE kernel_attention.cpp:184 VARIABLE add_ln184 LOOP VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_1_fu_510_p2 SOURCE kernel_attention.cpp:183 VARIABLE add_ln183_1 LOOP VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_1_fu_524_p2 SOURCE kernel_attention.cpp:181 VARIABLE add_ln181_1 LOOP VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln179_1_fu_538_p2 SOURCE kernel_attention.cpp:179 VARIABLE add_ln179_1 LOOP VITIS_LOOP_177_1_VITIS_LOOP_181_3_VITIS_LOOP_183_4_VITIS_LOOP_184_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} kernel_attention_Pipeline_VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_15ns_16_1_1_U176 SOURCE kernel_attention.cpp:513 VARIABLE mul_ln513 LOOP VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6ns_16ns_16_4_1_U178 SOURCE kernel_attention.cpp:513 VARIABLE empty LOOP VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6ns_16ns_16_4_1_U178 SOURCE kernel_attention.cpp:513 VARIABLE empty_95 LOOP VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_96_fu_430_p2 SOURCE kernel_attention.cpp:515 VARIABLE empty_96 LOOP VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln511_fu_241_p2 SOURCE kernel_attention.cpp:511 VARIABLE add_ln511 LOOP VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln511_1_fu_370_p2 SOURCE kernel_attention.cpp:511 VARIABLE add_ln511_1 LOOP VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_15ns_16_1_1_U177 SOURCE kernel_attention.cpp:513 VARIABLE mul_ln513_1 LOOP VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln513_fu_285_p2 SOURCE kernel_attention.cpp:513 VARIABLE add_ln513 LOOP VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6ns_16ns_16_4_1_U179 SOURCE kernel_attention.cpp:513 VARIABLE p_mid13066 LOOP VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6ns_16ns_16_4_1_U179 SOURCE kernel_attention.cpp:513 VARIABLE p_mid13068 LOOP VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln515_fu_495_p2 SOURCE kernel_attention.cpp:515 VARIABLE add_ln515 LOOP VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid13052_fu_535_p2 SOURCE kernel_attention.cpp:515 VARIABLE p_mid13052 LOOP VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln520_2_fu_575_p2 SOURCE kernel_attention.cpp:520 VARIABLE add_ln520_2 LOOP VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln520_1_fu_585_p2 SOURCE kernel_attention.cpp:520 VARIABLE add_ln520_1 LOOP VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln520_fu_603_p2 SOURCE kernel_attention.cpp:520 VARIABLE add_ln520 LOOP VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln517_fu_628_p2 SOURCE kernel_attention.cpp:517 VARIABLE add_ln517 LOOP VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln515_1_fu_309_p2 SOURCE kernel_attention.cpp:515 VARIABLE add_ln515_1 LOOP VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln513_1_fu_323_p2 SOURCE kernel_attention.cpp:513 VARIABLE add_ln513_1 LOOP VITIS_LOOP_511_1_VITIS_LOOP_515_3_VITIS_LOOP_517_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} kernel_attention_Pipeline_VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VIT {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_9ns_16_1_1_U186 SOURCE kernel_attention.cpp:150 VARIABLE empty LOOP VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_110_fu_292_p2 SOURCE kernel_attention.cpp:150 VARIABLE empty_110 LOOP VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln157_fu_322_p2 SOURCE kernel_attention.cpp:157 VARIABLE sub_ln157 LOOP VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_fu_334_p2 SOURCE kernel_attention.cpp:146 VARIABLE add_ln146 LOOP VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_1_fu_369_p2 SOURCE kernel_attention.cpp:146 VARIABLE add_ln146_1 LOOP VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln157_1_fu_427_p2 SOURCE kernel_attention.cpp:157 VARIABLE sub_ln157_1 LOOP VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_487_p2 SOURCE kernel_attention.cpp:148 VARIABLE add_ln148 LOOP VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln157_2_fu_551_p2 SOURCE kernel_attention.cpp:157 VARIABLE sub_ln157_2 LOOP VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_601_p2 SOURCE kernel_attention.cpp:150 VARIABLE add_ln150 LOOP VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_9ns_16_1_1_U187 SOURCE kernel_attention.cpp:150 VARIABLE p_mid13146 LOOP VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_fu_695_p2 SOURCE kernel_attention.cpp:152 VARIABLE add_ln152 LOOP VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid13133_fu_729_p2 SOURCE kernel_attention.cpp:152 VARIABLE p_mid13133 LOOP VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln157_3_fu_759_p2 SOURCE kernel_attention.cpp:157 VARIABLE sub_ln157_3 LOOP VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_fu_793_p2 SOURCE kernel_attention.cpp:157 VARIABLE add_ln157 LOOP VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_1_fu_803_p2 SOURCE kernel_attention.cpp:157 VARIABLE add_ln157_1 LOOP VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_2_fu_821_p2 SOURCE kernel_attention.cpp:157 VARIABLE add_ln157_2 LOOP VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_846_p2 SOURCE kernel_attention.cpp:154 VARIABLE add_ln154 LOOP VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_1_fu_852_p2 SOURCE kernel_attention.cpp:152 VARIABLE add_ln152_1 LOOP VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_1_fu_866_p2 SOURCE kernel_attention.cpp:150 VARIABLE add_ln150_1 LOOP VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_1_fu_880_p2 SOURCE kernel_attention.cpp:148 VARIABLE add_ln148_1 LOOP VITIS_LOOP_146_2_VITIS_LOOP_150_4_VITIS_LOOP_152_5_VITIS_LOOP_154_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_attention_Pipeline_VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln268_fu_115_p2 SOURCE kernel_attention.cpp:268 VARIABLE add_ln268 LOOP VITIS_LOOP_268_2_VITIS_LOOP_269_3_VITIS_LOOP_270_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_attention {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln371_fu_794_p2 SOURCE kernel_attention.cpp:371 VARIABLE add_ln371 LOOP VITIS_LOOP_371_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_115_fu_804_p2 SOURCE kernel_attention.cpp:371 VARIABLE empty_115 LOOP VITIS_LOOP_371_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_117_fu_819_p2 SOURCE kernel_attention.cpp:371 VARIABLE empty_117 LOOP VITIS_LOOP_371_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U198 SOURCE kernel_attention.cpp:371 VARIABLE add29_i LOOP VITIS_LOOP_371_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE dsqrt PRAGMA {} RTLNAME dsqrt_64ns_64ns_64_5_no_dsp_1_U199 SOURCE kernel_attention.cpp:379 VARIABLE tmp LOOP VITIS_LOOP_371_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsqrt}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_119_fu_834_p2 SOURCE kernel_attention.cpp:371 VARIABLE empty_119 LOOP VITIS_LOOP_371_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_121_fu_849_p2 SOURCE kernel_attention.cpp:371 VARIABLE empty_121 LOOP VITIS_LOOP_371_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 89 BRAM 5 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.68 seconds; current allocated memory: 1.539 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_attention.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_attention.
Execute         syn_report -model kernel_attention -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 27.40 MHz
Command       autosyn done; 39.62 sec.
Command     csynth_design done; 77.79 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 65.21 seconds. CPU system time: 3.71 seconds. Elapsed time: 77.79 seconds; current allocated memory: 800.004 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.14 sec.
